Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 11 00:09:56 2020
| Host         : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.193        0.000                      0                16651        0.027        0.000                      0                16651        3.000        0.000                       0                  6336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                              {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_cpu_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.956        0.000                      0                  406        0.104        0.000                      0                  406       15.686        0.000                       0                   382  
cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        8.584        0.000                      0                  113        0.266        0.000                      0                  113       16.166        0.000                       0                   105  
sys_clock                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpu_clk_wiz_1_0                                   0.193        0.000                      0                16131        0.027        0.000                      0                16131        3.750        0.000                       0                  5845  
  clkfbout_cpu_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.607        0.000                      0                    1       17.628        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[4]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[4]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.056%)  route 2.651ns (78.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.538    23.578    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X40Y62         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.578    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.326%)  route 2.518ns (76.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 19.828 - 16.667 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.551     3.552    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y59         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDCE (Prop_fdce_C_Q)         0.518     4.070 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=4, routed)           1.163     5.233    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.867     6.224    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.488     6.836    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.434    19.828    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.367    20.195    
                         clock uncertainty           -0.035    20.160    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.202    19.958    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.217ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.097ns  (logic 0.707ns (22.827%)  route 2.390ns (77.173%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.278    23.317    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y64         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y64         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X45Y64         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.317    
  -------------------------------------------------------------------
                         slack                                 13.217    

Slack (MET) :             13.217ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.097ns  (logic 0.707ns (22.827%)  route 2.390ns (77.173%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 20.220 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.552    20.220    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y57         FDRE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.459    20.679 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.514    21.193    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.317 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.599    21.915    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.039 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.278    23.317    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y64         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         1.433    36.493    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y64         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X45Y64         FDCE (Setup_fdce_C_CE)      -0.205    36.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]
  -------------------------------------------------------------------
                         required time                         36.534    
                         arrival time                         -23.317    
  -------------------------------------------------------------------
                         slack                                 13.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.595     1.380    cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y44         FDPE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.115     1.637    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X60Y44         SRL16E                                       r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.864     1.772    cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y44         SRL16E                                       r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.357     1.415    
    SLICE_X60Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.532    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.504%)  route 0.236ns (61.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.561     1.346    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X38Y55         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.148     1.494 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/Q
                         net (fo=6, routed)           0.236     1.731    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]_0[7]
    SLICE_X33Y59         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.828     1.737    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y59         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/C
                         clock pessimism             -0.128     1.609    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.017     1.626    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.100%)  route 0.312ns (68.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.567     1.352    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=3, routed)           0.312     1.805    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[5]
    SLICE_X47Y51         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.833     1.741    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y51         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.123     1.618    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.070     1.688    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.560     1.345    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/Q
                         net (fo=1, routed)           0.056     1.542    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/access_idle_1
    SLICE_X29Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.830     1.738    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
                         clock pessimism             -0.393     1.345    
    SLICE_X29Y57         FDCE (Hold_fdce_C_D)         0.071     1.416    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.289%)  route 0.325ns (69.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.560     1.345    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y59         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/Q
                         net (fo=5, routed)           0.325     1.811    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]_0[3]
    SLICE_X42Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.827     1.735    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y62         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/C
                         clock pessimism             -0.128     1.607    
    SLICE_X42Y62         FDCE (Hold_fdce_C_D)         0.076     1.683    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.068%)  route 0.344ns (70.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.567     1.352    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=3, routed)           0.344     1.837    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[21]
    SLICE_X47Y51         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.833     1.741    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y51         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.123     1.618    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.070     1.688    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.595     1.380    cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y44         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.070     1.591    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X62Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.636 r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.636    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X62Y44         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.866     1.774    cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y44         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.381     1.393    
    SLICE_X62Y44         FDCE (Hold_fdce_C_D)         0.092     1.485    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.132%)  route 0.329ns (63.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.559     1.344    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[11]/Q
                         net (fo=1, routed)           0.329     1.814    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/output[11]
    SLICE_X36Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[12]_i_1/O
                         net (fo=1, routed)           0.000     1.859    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[12]_i_1_n_0
    SLICE_X36Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.828     1.737    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[12]/C
                         clock pessimism             -0.128     1.609    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.091     1.700    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.191%)  route 0.342ns (70.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.567     1.352    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=3, routed)           0.342     1.835    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[5]
    SLICE_X48Y54         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.833     1.742    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y54         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
                         clock pessimism             -0.123     1.619    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.057     1.676    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.595     1.380    cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y45         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.103     1.624    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X64Y44         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=381, routed)         0.866     1.774    cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y44         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.378     1.396    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.063     1.459    cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y42   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X50Y43   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y32   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y33   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y32   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y33   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y33   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y33   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y32   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[16]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y40   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y45   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y47   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y44   cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y44   cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y44   cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y56   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y56   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y58   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y55   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y56   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y56   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y56   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y40   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        8.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.841ns  (logic 1.061ns (13.531%)  route 6.780ns (86.469%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 36.573 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          3.155    28.064    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X60Y52         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.509    36.573    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X60Y52         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.280    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X60Y52         FDCE (Setup_fdce_C_CE)      -0.169    36.648    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -28.064    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.629ns  (logic 1.061ns (13.908%)  route 6.568ns (86.092%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.942    27.852    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X59Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.519    36.583    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X59Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[29]/C
                         clock pessimism              0.273    36.856    
                         clock uncertainty           -0.035    36.821    
    SLICE_X59Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.616    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                         -27.852    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.629ns  (logic 1.061ns (13.908%)  route 6.568ns (86.092%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.942    27.852    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X59Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.519    36.583    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X59Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
                         clock pessimism              0.273    36.856    
                         clock uncertainty           -0.035    36.821    
    SLICE_X59Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.616    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                         -27.852    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.260ns  (logic 1.061ns (14.615%)  route 6.199ns (85.385%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.518 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.573    27.483    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X56Y48         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.454    36.518    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X56Y48         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[30]/C
                         clock pessimism              0.273    36.791    
                         clock uncertainty           -0.035    36.756    
    SLICE_X56Y48         FDCE (Setup_fdce_C_CE)      -0.169    36.587    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         36.587    
                         arrival time                         -27.483    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.347ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.980ns  (logic 1.061ns (15.200%)  route 5.919ns (84.799%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.517 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.294    27.204    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.453    36.517    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[10]/C
                         clock pessimism              0.273    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X51Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.550    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -27.204    
  -------------------------------------------------------------------
                         slack                                  9.347    

Slack (MET) :             9.347ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.980ns  (logic 1.061ns (15.200%)  route 5.919ns (84.799%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.517 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.294    27.204    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.453    36.517    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]/C
                         clock pessimism              0.273    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X51Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.550    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -27.204    
  -------------------------------------------------------------------
                         slack                                  9.347    

Slack (MET) :             9.347ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.980ns  (logic 1.061ns (15.200%)  route 5.919ns (84.799%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.517 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.294    27.204    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.453    36.517    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[8]/C
                         clock pessimism              0.273    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X51Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.550    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -27.204    
  -------------------------------------------------------------------
                         slack                                  9.347    

Slack (MET) :             9.347ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.980ns  (logic 1.061ns (15.200%)  route 5.919ns (84.799%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.517 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          2.294    27.204    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.453    36.517    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X51Y49         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[9]/C
                         clock pessimism              0.273    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X51Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.550    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -27.204    
  -------------------------------------------------------------------
                         slack                                  9.347    

Slack (MET) :             9.720ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.603ns  (logic 1.061ns (16.069%)  route 5.542ns (83.931%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.916    26.826    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X53Y51         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.443    36.507    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X53Y51         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[26]/C
                         clock pessimism              0.280    36.787    
                         clock uncertainty           -0.035    36.751    
    SLICE_X53Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.546    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  9.720    

Slack (MET) :             9.731ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.628ns  (logic 1.061ns (16.007%)  route 5.567ns (83.993%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.557ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.553    20.223    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=17, routed)          1.479    22.162    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.314 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=14, routed)          1.327    23.641    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.967 f  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.819    24.786    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.124    24.910 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.942    26.852    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X50Y50         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.443    36.507    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X50Y50         FDCE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[22]/C
                         clock pessimism              0.280    36.787    
                         clock uncertainty           -0.035    36.751    
    SLICE_X50Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.582    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                         -26.852    
  -------------------------------------------------------------------
                         slack                                  9.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769     0.769    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.795 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.355    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDCE (Prop_fdce_C_Q)         0.164     1.519 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.177     1.695    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.740    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_39
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888     0.888    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.917 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828     1.745    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.355    
    SLICE_X30Y57         FDCE (Hold_fdce_C_D)         0.120     1.475    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.110%)  route 0.235ns (52.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769     0.769    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.795 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.355    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDCE (Prop_fdce_C_Q)         0.164     1.519 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.235     1.753    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.798    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888     0.888    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.917 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828     1.745    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.355    
    SLICE_X30Y57         FDCE (Hold_fdce_C_D)         0.121     1.476    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769     0.769    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.795 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.355    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDCE (Prop_fdce_C_Q)         0.148     1.503 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.747    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.099     1.846 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888     0.888    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.917 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828     1.745    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.355    
    SLICE_X30Y57         FDCE (Hold_fdce_C_D)         0.131     1.486    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.512ns  (logic 0.191ns (37.275%)  route 0.321ns (62.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 18.412 - 16.667 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 18.021 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.560    18.021    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.146    18.167 f  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.193    18.361    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.045    18.406 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.128    18.534    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X31Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828    18.412    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.391    18.021    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.077    18.098    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.534    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.191ns (29.971%)  route 0.446ns (70.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 18.413 - 16.667 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 18.023 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.562    18.023    cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y52         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.146    18.169 f  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.223    18.393    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.660    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.830    18.413    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.057    
    SLICE_X29Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.025    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.660    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.191ns (29.971%)  route 0.446ns (70.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 18.413 - 16.667 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 18.023 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.562    18.023    cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y52         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.146    18.169 f  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.223    18.393    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.660    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.830    18.413    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.057    
    SLICE_X29Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.025    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.660    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.191ns (29.971%)  route 0.446ns (70.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 18.413 - 16.667 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 18.023 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.562    18.023    cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y52         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.146    18.169 f  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.223    18.393    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.660    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.830    18.413    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.057    
    SLICE_X29Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.025    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.660    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.676ns  (logic 0.191ns (28.265%)  route 0.485ns (71.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 18.412 - 16.667 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 18.023 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.562    18.023    cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y52         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.146    18.169 f  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.223    18.393    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.699    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828    18.412    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.037    
    SLICE_X32Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.005    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.676ns  (logic 0.191ns (28.265%)  route 0.485ns (71.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 18.412 - 16.667 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 18.023 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.562    18.023    cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y52         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.146    18.169 f  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.223    18.393    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.699    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828    18.412    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.037    
    SLICE_X32Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.005    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.676ns  (logic 0.191ns (28.265%)  route 0.485ns (71.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 18.412 - 16.667 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 18.023 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.562    18.023    cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y52         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.146    18.169 f  cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.223    18.393    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.699    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888    17.555    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.583 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828    18.412    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.037    
    SLICE_X32Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.005    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.694    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y46   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y46   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y47   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X49Y50   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y46   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y46   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y47   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y50   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y47   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y47   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y49   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y47   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y62   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y62   cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk_wiz_1_0
  To Clock:  clk_out1_cpu_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.819ns  (logic 4.350ns (44.304%)  route 5.469ns (55.696%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.391 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[1]
                         net (fo=5, routed)           0.617     6.008    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[13]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.303     6.311 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.478     6.789    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.187 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.187    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.301    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.415    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.529    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.863 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[1]
                         net (fo=1, routed)           0.665     8.528    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A0[29]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.329     8.857 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A[29]_i_1/O
                         net (fo=1, routed)           0.000     8.857    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[29]
    SLICE_X10Y92         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.440     8.444    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X10Y92         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[29]/C
                         clock pessimism              0.562     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.118     9.050    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[29]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 4.064ns (43.062%)  route 5.374ns (56.939%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.171 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.171    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.285 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.285    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.619 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.950     6.569    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.303     6.872 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8/O
                         net (fo=1, routed)           0.000     6.872    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.405 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.761 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.714     8.476    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_i_1_n_5
    SLICE_X7Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.501     8.505    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X7Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[30]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)       -0.235     8.758    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[30]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 4.239ns (43.950%)  route 5.406ns (56.050%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.391 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[1]
                         net (fo=5, routed)           0.617     6.008    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[13]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.303     6.311 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.478     6.789    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.187 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.187    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.301    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.415    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.749 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[1]
                         net (fo=1, routed)           0.602     8.351    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A0[25]
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.332     8.683 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A[25]_i_1/O
                         net (fo=1, routed)           0.000     8.683    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[25]
    SLICE_X8Y91          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.439     8.443    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y91          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[25]/C
                         clock pessimism              0.576     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.118     9.063    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[25]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 4.218ns (43.849%)  route 5.401ns (56.151%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.391 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[1]
                         net (fo=5, routed)           0.617     6.008    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[13]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.303     6.311 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.478     6.789    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.187 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.187    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.301    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.415    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.728 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[3]
                         net (fo=1, routed)           0.598     8.326    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A0[27]
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.332     8.658 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A[27]_i_1/O
                         net (fo=1, routed)           0.000     8.658    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[27]
    SLICE_X10Y93         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.441     8.445    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[27]/C
                         clock pessimism              0.562     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.118     9.051    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[27]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 4.044ns (43.709%)  route 5.208ns (56.291%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.171 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.171    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.285 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.285    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.619 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.950     6.569    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.303     6.872 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8/O
                         net (fo=1, routed)           0.000     6.872    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.405 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.741 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.549     8.290    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_i_1_n_7
    SLICE_X15Y84         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.434     8.438    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X15Y84         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[28]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)       -0.232     8.694    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[28]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 4.031ns (43.229%)  route 5.294ns (56.771%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.171 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.171    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.285 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.285    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.619 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.950     6.569    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.303     6.872 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8/O
                         net (fo=1, routed)           0.000     6.872    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.405 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.728 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.634     8.363    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1_n_6
    SLICE_X7Y81          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.497     8.501    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X7Y81          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[25]/C
                         clock pessimism              0.562     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)       -0.222     8.767    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[25]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 4.228ns (44.245%)  route 5.328ns (55.755%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.391 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[1]
                         net (fo=5, routed)           0.617     6.008    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[13]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.303     6.311 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.478     6.789    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.187 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.187    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.301    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.415    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.529    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.768 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[2]
                         net (fo=1, routed)           0.524     8.292    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A0[30]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.302     8.594 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A[30]_i_1/O
                         net (fo=1, routed)           0.000     8.594    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[30]
    SLICE_X10Y92         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.440     8.444    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X10Y92         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[30]/C
                         clock pessimism              0.562     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.077     9.009    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[30]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 4.023ns (43.169%)  route 5.296ns (56.831%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.171 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.171    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.285 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.285    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.619 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.950     6.569    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.303     6.872 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8/O
                         net (fo=1, routed)           0.000     6.872    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[23]_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.405 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.720 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.637     8.357    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1_n_4
    SLICE_X6Y82          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.499     8.503    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X6Y82          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                         clock pessimism              0.562     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.211     8.780    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[27]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 3.920ns (42.311%)  route 5.345ns (57.689%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.391 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[1]
                         net (fo=5, routed)           0.938     6.329    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[13]
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.303     6.632 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[15]_i_8/O
                         net (fo=1, routed)           0.000     6.632    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[15]_i_8_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.165 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[15]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[19]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.697     8.303    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_6
    SLICE_X7Y85          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.502     8.506    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X7Y85          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[21]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)       -0.263     8.731    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[21]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@10.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.581ns  (logic 3.993ns (41.677%)  route 5.588ns (58.323%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.550    -0.962    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X8Y84          FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[13]/Q
                         net (fo=8, routed)           0.817     0.373    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[13]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.124     0.497 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.786     1.283    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.407 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.630     2.037    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.433 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.433    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.748 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[3]
                         net (fo=3, routed)           0.670     3.417    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[3]
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.307     3.724 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_4/O
                         net (fo=1, routed)           0.807     4.531    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.057 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.057    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.391 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[1]
                         net (fo=5, routed)           0.617     6.008    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/p_1_in[13]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.303     6.311 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.478     6.789    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.187 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.187    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.500 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/O[3]
                         net (fo=1, routed)           0.784     8.284    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A0[19]
    SLICE_X10Y91         LUT3 (Prop_lut3_I2_O)        0.335     8.619 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/A[19]_i_1/O
                         net (fo=1, routed)           0.000     8.619    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[19]
    SLICE_X10Y91         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        1.440     8.444    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/s_axi_aclk
    SLICE_X10Y91         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[19]/C
                         clock pessimism              0.562     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.118     9.050    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/comp_inst/A_reg[19]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[14][24]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[15][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.809%)  route 0.120ns (42.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.644    -0.537    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/s_axi_aclk
    SLICE_X30Y100        FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[14][24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[14][24]__0/Q
                         net (fo=7, routed)           0.120    -0.253    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/p_5_in[17]
    SLICE_X33Y99         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[15][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.830    -0.859    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/s_axi_aclk
    SLICE_X33Y99         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[15][24]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.075    -0.280    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[15][24]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.550    -0.631    cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y71         FDRE                                         r  cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.199    -0.291    cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[27]
    SLICE_X36Y71         LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X36Y71         FDRE                                         r  cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.817    -0.872    cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y71         FDRE                                         r  cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092    -0.276    cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.558    -0.623    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Clk
    SLICE_X49Y30         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[48]/Q
                         net (fo=1, routed)           0.107    -0.376    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[59]
    RAMB36_X1Y6          RAMB36E1                                     r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.871    -0.818    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.409    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.559    -0.622    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Clk
    SLICE_X49Y31         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[111]/Q
                         net (fo=1, routed)           0.106    -0.375    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[32]
    RAMB36_X1Y6          RAMB36E1                                     r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.869    -0.820    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.155    -0.411    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.258%)  route 0.110ns (43.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.564    -0.617    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Clk
    SLICE_X48Y38         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all_reg[24]/Q
                         net (fo=1, routed)           0.110    -0.367    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_0[47]
    RAMB36_X1Y7          RAMB36E1                                     r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.876    -0.813    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y7          RAMB36E1                                     r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.404    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Unsigned_Op_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.265ns (63.196%)  route 0.154ns (36.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.562    -0.619    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y51         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Unsigned_Op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Unsigned_Op_reg/Q
                         net (fo=1, routed)           0.154    -0.324    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Unsigned_Op
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.200 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Using_FPGA.Native_CARRY4/O[1]
                         net (fo=4, routed)           0.000    -0.200    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]_0[67]
    SLICE_X37Y49         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.833    -0.857    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X37Y49         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.102    -0.246    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/hash2_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg23_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.842%)  route 0.331ns (70.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.563    -0.618    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/s_axi_aclk
    SLICE_X15Y92         FDSE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/hash2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/hasher_inst/hash2_reg[27]/Q
                         net (fo=3, routed)           0.331    -0.146    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/sha256_hash2[27]
    SLICE_X24Y100        FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg23_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.919    -0.770    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X24Y100        FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg23_reg[27]/C
                         clock pessimism              0.503    -0.267    
    SLICE_X24Y100        FDRE (Hold_fdre_C_D)         0.071    -0.196    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg23_reg[27]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.292%)  route 0.248ns (63.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.561    -0.620    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[0][21]/Q
                         net (fo=4, routed)           0.248    -0.232    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[0][30]_0[21]
    SLICE_X33Y95         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.829    -0.860    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[1][21]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.070    -0.286    cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256/sch_inst/cir_buf_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.669%)  route 0.230ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.565    -0.616    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Clk
    SLICE_X50Y51         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i_reg[29]/Q
                         net (fo=2, routed)           0.230    -0.223    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/cycle_count[2]
    SLICE_X56Y47         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.838    -0.852    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X56Y47         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[6][29]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.063    -0.280    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[6][29]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Access_Count_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk_wiz_1_0 rise@0.000ns - clk_out1_cpu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.565    -0.616    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Clk
    SLICE_X49Y51         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Access_Count_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Access_Count_i_reg[27]/Q
                         net (fo=2, routed)           0.268    -0.207    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i_n_32
    SLICE_X54Y48         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    cpu_i/clk_wiz_1/inst/clk_in1_cpu_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    cpu_i/clk_wiz_1/inst/clk_out1_cpu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5843, routed)        0.838    -0.852    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X54Y48         FDRE                                         r  cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[4][27]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.075    -0.268    cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[4][27]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44     cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk_wiz_1_0
  To Clock:  clkfbout_cpu_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    cpu_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.607ns  (required time - arrival time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.391ns  (logic 0.613ns (25.635%)  route 1.778ns (74.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.556ns = ( 20.222 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.908    18.574    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.670 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.552    20.222    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.459    20.681 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.145    21.827    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I0_O)        0.154    21.981 f  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.633    22.614    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X33Y58         FDCE                                         f  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.640    34.973    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         1.434    36.498    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.366    36.864    
                         clock uncertainty           -0.035    36.829    
    SLICE_X33Y58         FDCE (Recov_fdce_C_CLR)     -0.608    36.221    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         36.221    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                 13.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.628ns  (arrival time - required time)
  Source:                 cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.856ns  (logic 0.190ns (22.189%)  route 0.666ns (77.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.355ns = ( 18.021 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.769    17.435    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.461 f  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.560    18.021    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y57         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.146    18.167 r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.438    18.605    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I0_O)        0.044    18.649 f  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.228    18.877    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X33Y58         FDCE                                         f  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.888     0.888    cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.917 r  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=104, routed)         0.828     1.745    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y58         FDCE                                         r  cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.375     1.371    
                         clock uncertainty            0.035     1.406    
    SLICE_X33Y58         FDCE (Remov_fdce_C_CLR)     -0.157     1.249    cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                          18.877    
  -------------------------------------------------------------------
                         slack                                 17.628    





