digraph "merge-dfg" {
conv2d_3x3_Input4 [offset="0, 0", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_SHL5 [opcode=shl];
conv2d_3x3_Input8 [offset="0, 128", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL9 [opcode=mul];
conv2d_3x3_ADD10 [opcode=add];
conv2d_3x3_Input13 [offset="0, 256", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_SHL14 [opcode=shl];
conv2d_3x3_ADD15 [opcode=add];
conv2d_3x3_Input18 [offset="0, 4", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL19 [opcode=mul];
conv2d_3x3_ADD20 [opcode=add];
conv2d_3x3_Input23 [offset="0, 132", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL24 [opcode=mul];
conv2d_3x3_ADD25 [opcode=add];
conv2d_3x3_Input28 [offset="0, 260", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL29 [opcode=mul];
conv2d_3x3_ADD30 [opcode=add];
conv2d_3x3_Input34 [offset="0, 8", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL35 [opcode=mul];
conv2d_3x3_ADD36 [opcode=add];
conv2d_3x3_Input39 [offset="0, 136", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL40 [opcode=mul];
conv2d_3x3_ADD41 [opcode=add];
conv2d_3x3_Input44 [offset="0, 264", opcode=input, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_A", size=4096];
conv2d_3x3_MUL45 [opcode=mul];
conv2d_3x3_ADD46 [opcode=add];
conv2d_3x3_Output48 [offset="128, 4", opcode=output, pattern="4, 30, 12, 30", ref_name="conv2d_3x3_B", size=3836];
conv2d_3x3_CONST53 [opcode=const, value=1];
conv2d_3x3_CONST55 [opcode=const, value="-3"];
conv2d_3x3_CONST57 [opcode=const, value=2];
conv2d_3x3_CONST58 [opcode=const, value=5];
conv2d_3x3_CONST59 [opcode=const, value=6];
conv2d_3x3_CONST60 [opcode=const, value=7];
conv2d_3x3_CONST62 [opcode=const, value="-8"];
conv2d_3x3_CONST63 [opcode=const, value="-9"];
conv2d_3x3_CONST64 [opcode=const, value=10];
conv2d_3x3_Input4 -> conv2d_3x3_SHL5  [operand=0];
conv2d_3x3_CONST53 -> conv2d_3x3_SHL5  [operand=1];
conv2d_3x3_SHL5 -> conv2d_3x3_ADD10  [operand=1];
conv2d_3x3_Input8 -> conv2d_3x3_MUL9  [operand=0];
conv2d_3x3_CONST55 -> conv2d_3x3_MUL9  [operand=1];
conv2d_3x3_MUL9 -> conv2d_3x3_ADD10  [operand=0];
conv2d_3x3_ADD10 -> conv2d_3x3_ADD15  [operand=0];
conv2d_3x3_Input13 -> conv2d_3x3_SHL14  [operand=0];
conv2d_3x3_CONST57 -> conv2d_3x3_SHL14  [operand=1];
conv2d_3x3_SHL14 -> conv2d_3x3_ADD15  [operand=1];
conv2d_3x3_ADD15 -> conv2d_3x3_ADD20  [operand=0];
conv2d_3x3_Input18 -> conv2d_3x3_MUL19  [operand=0];
conv2d_3x3_CONST58 -> conv2d_3x3_MUL19  [operand=1];
conv2d_3x3_MUL19 -> conv2d_3x3_ADD20  [operand=1];
conv2d_3x3_ADD20 -> conv2d_3x3_ADD25  [operand=0];
conv2d_3x3_Input23 -> conv2d_3x3_MUL24  [operand=0];
conv2d_3x3_CONST59 -> conv2d_3x3_MUL24  [operand=1];
conv2d_3x3_MUL24 -> conv2d_3x3_ADD25  [operand=1];
conv2d_3x3_ADD25 -> conv2d_3x3_ADD30  [operand=0];
conv2d_3x3_Input28 -> conv2d_3x3_MUL29  [operand=0];
conv2d_3x3_CONST60 -> conv2d_3x3_MUL29  [operand=1];
conv2d_3x3_MUL29 -> conv2d_3x3_ADD30  [operand=1];
conv2d_3x3_ADD30 -> conv2d_3x3_ADD36  [operand=0];
conv2d_3x3_Input34 -> conv2d_3x3_MUL35  [operand=0];
conv2d_3x3_CONST62 -> conv2d_3x3_MUL35  [operand=1];
conv2d_3x3_MUL35 -> conv2d_3x3_ADD36  [operand=1];
conv2d_3x3_ADD36 -> conv2d_3x3_ADD41  [operand=0];
conv2d_3x3_Input39 -> conv2d_3x3_MUL40  [operand=0];
conv2d_3x3_CONST63 -> conv2d_3x3_MUL40  [operand=1];
conv2d_3x3_MUL40 -> conv2d_3x3_ADD41  [operand=1];
conv2d_3x3_ADD41 -> conv2d_3x3_ADD46  [operand=0];
conv2d_3x3_Input44 -> conv2d_3x3_MUL45  [operand=0];
conv2d_3x3_CONST64 -> conv2d_3x3_MUL45  [operand=1];
conv2d_3x3_MUL45 -> conv2d_3x3_ADD46  [operand=1];
conv2d_3x3_ADD46 -> conv2d_3x3_Output48  [operand=0];
fir_unroll4_Input4 [offset="0, 0", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_input", size=128];
fir_unroll4_Input6 [offset="0, 0", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_coefficients", size=128];
fir_unroll4_MUL7 [opcode=mul];
fir_unroll4_Input11 [offset="0, 4", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_input", size=128];
fir_unroll4_Input13 [offset="0, 4", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_coefficients", size=128];
fir_unroll4_MUL14 [opcode=mul];
fir_unroll4_ADD15 [opcode=add];
fir_unroll4_Input19 [offset="0, 8", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_input", size=128];
fir_unroll4_Input21 [offset="0, 8", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_coefficients", size=128];
fir_unroll4_MUL22 [opcode=mul];
fir_unroll4_ADD23 [opcode=add];
fir_unroll4_Input26 [offset="0, 12", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_input", size=128];
fir_unroll4_Input28 [offset="0, 12", opcode=input, pattern="16, 8, -112, 32", ref_name="fir_unroll4_coefficients", size=128];
fir_unroll4_MUL29 [opcode=mul];
fir_unroll4_ADD30 [opcode=add];
fir_unroll4_ADD41 [opcode=add];
fir_unroll4_Input42 [offset="0, 0", opcode=input, pattern="0, 8, 4, 32", ref_name="fir_unroll4_output", size=128];
fir_unroll4_Output48 [offset="0, 0", opcode=output, pattern="0, 8, 4, 32", ref_name="fir_unroll4_output", size=128];
fir_unroll4_ACC70 [acc_first=1, acc_params="0, 8, 1, 32", opcode=acc];
fir_unroll4_Input4 -> fir_unroll4_MUL7  [operand=1];
fir_unroll4_Input6 -> fir_unroll4_MUL7  [operand=0];
fir_unroll4_MUL7 -> fir_unroll4_ADD15  [operand=1];
fir_unroll4_Input11 -> fir_unroll4_MUL14  [operand=1];
fir_unroll4_Input13 -> fir_unroll4_MUL14  [operand=0];
fir_unroll4_MUL14 -> fir_unroll4_ADD15  [operand=0];
fir_unroll4_ADD15 -> fir_unroll4_ADD23  [operand=1];
fir_unroll4_Input19 -> fir_unroll4_MUL22  [operand=1];
fir_unroll4_Input21 -> fir_unroll4_MUL22  [operand=0];
fir_unroll4_MUL22 -> fir_unroll4_ADD23  [operand=0];
fir_unroll4_ADD23 -> fir_unroll4_ADD30  [operand=1];
fir_unroll4_Input26 -> fir_unroll4_MUL29  [operand=1];
fir_unroll4_Input28 -> fir_unroll4_MUL29  [operand=0];
fir_unroll4_MUL29 -> fir_unroll4_ADD30  [operand=0];
fir_unroll4_Input42 -> fir_unroll4_ADD41  [operand=0];
fir_unroll4_ADD41 -> fir_unroll4_Output48  [operand=0];
fir_unroll4_ADD30 -> fir_unroll4_ACC70  [operand=0];
fir_unroll4_ACC70 -> fir_unroll4_ADD41  [operand=1];
}
