/*
 * Copyright (c) 2020 Gerson Fernando Budke <nandojve@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* This file is a temporary workaround for mapping of the generated information
 * to the current driver definitions.  This will be removed when the drivers
 * are modified to handle the generated information, or the mapping of
 * generated data matches the driver definitions.
 */

/* SoC level DTS fixup file */

#define DT_NUM_IRQ_PRIO_BITS              DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_NUM_MPU_REGIONS                DT_ARM_ARMV7M_MPU_E000ED90_ARM_NUM_MPU_REGIONS

#define DT_FLASH_DEV_NAME                 DT_INST_0_SOC_NV_FLASH_LABEL

#define DT_GPIO_SAM_PORTA_LABEL           DT_ATMEL_SAM_GPIO_400E1000_LABEL
#define DT_GPIO_SAM_PORTA_BASE_ADDRESS    DT_ATMEL_SAM_GPIO_400E1000_BASE_ADDRESS
#define DT_GPIO_SAM_PORTA_IRQ             DT_ATMEL_SAM_GPIO_400E1000_IRQ_0
#define DT_GPIO_SAM_PORTA_IRQ_PRIO        DT_ATMEL_SAM_GPIO_400E1000_IRQ_0_PRIORITY
#define DT_GPIO_SAM_PORTA_PERIPHERAL_ID   DT_ATMEL_SAM_GPIO_400E1000_PERIPHERAL_ID
#define DT_GPIO_SAM_PORTB_LABEL           DT_ATMEL_SAM_GPIO_400E1200_LABEL
#define DT_GPIO_SAM_PORTB_BASE_ADDRESS    DT_ATMEL_SAM_GPIO_400E1200_BASE_ADDRESS
#define DT_GPIO_SAM_PORTB_IRQ             DT_ATMEL_SAM_GPIO_400E1200_IRQ_0
#define DT_GPIO_SAM_PORTB_IRQ_PRIO        DT_ATMEL_SAM_GPIO_400E1200_IRQ_0_PRIORITY
#define DT_GPIO_SAM_PORTB_PERIPHERAL_ID   DT_ATMEL_SAM_GPIO_400E1200_PERIPHERAL_ID
#define DT_GPIO_SAM_PORTC_LABEL           DT_ATMEL_SAM_GPIO_400E1400_LABEL
#define DT_GPIO_SAM_PORTC_BASE_ADDRESS    DT_ATMEL_SAM_GPIO_400E1400_BASE_ADDRESS
#define DT_GPIO_SAM_PORTC_IRQ             DT_ATMEL_SAM_GPIO_400E1400_IRQ_0
#define DT_GPIO_SAM_PORTC_IRQ_PRIO        DT_ATMEL_SAM_GPIO_400E1400_IRQ_0_PRIORITY
#define DT_GPIO_SAM_PORTC_PERIPHERAL_ID   DT_ATMEL_SAM_GPIO_400E1400_PERIPHERAL_ID

#define DT_I2C_0_BASE_ADDRESS             DT_ATMEL_SAM_I2C_TWIM_40018000_BASE_ADDRESS
#define DT_I2C_0_NAME                     DT_ATMEL_SAM_I2C_TWIM_40018000_LABEL
#define DT_I2C_0_BITRATE                  DT_ATMEL_SAM_I2C_TWIM_40018000_CLOCK_FREQUENCY
#define DT_I2C_0_IRQ                      DT_ATMEL_SAM_I2C_TWIM_40018000_IRQ_0
#define DT_I2C_0_IRQ_PRI                  DT_ATMEL_SAM_I2C_TWIM_40018000_IRQ_0_PRIORITY
#define DT_I2C_0_PERIPHERAL_ID            DT_ATMEL_SAM_I2C_TWIM_40018000_PERIPHERAL_ID
#define DT_I2C_1_BASE_ADDRESS             DT_ATMEL_SAM_I2C_TWIM_4001C000_BASE_ADDRESS
#define DT_I2C_1_NAME                     DT_ATMEL_SAM_I2C_TWIM_4001C000_LABEL
#define DT_I2C_1_BITRATE                  DT_ATMEL_SAM_I2C_TWIM_4001C000_CLOCK_FREQUENCY
#define DT_I2C_1_IRQ                      DT_ATMEL_SAM_I2C_TWIM_4001C000_IRQ_0
#define DT_I2C_1_IRQ_PRI                  DT_ATMEL_SAM_I2C_TWIM_4001C000_IRQ_0_PRIORITY
#define DT_I2C_1_PERIPHERAL_ID            DT_ATMEL_SAM_I2C_TWIM_4001C000_PERIPHERAL_ID
#define DT_I2C_2_BASE_ADDRESS             DT_ATMEL_SAM_I2C_TWIM_40078000_BASE_ADDRESS
#define DT_I2C_2_NAME                     DT_ATMEL_SAM_I2C_TWIM_40078000_LABEL
#define DT_I2C_2_BITRATE                  DT_ATMEL_SAM_I2C_TWIM_40078000_CLOCK_FREQUENCY
#define DT_I2C_2_IRQ                      DT_ATMEL_SAM_I2C_TWIM_40078000_IRQ_0
#define DT_I2C_2_IRQ_PRI                  DT_ATMEL_SAM_I2C_TWIM_40078000_IRQ_0_PRIORITY
#define DT_I2C_2_PERIPHERAL_ID            DT_ATMEL_SAM_I2C_TWIM_40078000_PERIPHERAL_ID
#define DT_I2C_3_BASE_ADDRESS             DT_ATMEL_SAM_I2C_TWIM_4007C000_BASE_ADDRESS
#define DT_I2C_3_NAME                     DT_ATMEL_SAM_I2C_TWIM_4007C000_LABEL
#define DT_I2C_3_BITRATE                  DT_ATMEL_SAM_I2C_TWIM_4007C000_CLOCK_FREQUENCY
#define DT_I2C_3_IRQ                      DT_ATMEL_SAM_I2C_TWIM_4007C000_IRQ_0
#define DT_I2C_3_IRQ_PRI                  DT_ATMEL_SAM_I2C_TWIM_4007C000_IRQ_0_PRIORITY
#define DT_I2C_3_PERIPHERAL_ID            DT_ATMEL_SAM_I2C_TWIM_4007C000_PERIPHERAL_ID

#define DT_SPI_0_BASE_ADDRESS             DT_ATMEL_SAM_SPI_40008000_BASE_ADDRESS
#define DT_SPI_0_NAME                     DT_ATMEL_SAM_SPI_40008000_LABEL
#define DT_SPI_0_IRQ                      DT_ATMEL_SAM_SPI_40008000_IRQ_0
#define DT_SPI_0_IRQ_PRI                  DT_ATMEL_SAM_SPI_40008000_IRQ_0_PRIORITY
#define DT_SPI_0_PERIPHERAL_ID            DT_ATMEL_SAM_SPI_40008000_PERIPHERAL_ID

#define DT_USART_SAM_PORT_0_NAME          DT_ATMEL_SAM_USART_40024000_LABEL
#define DT_USART_SAM_PORT_0_BAUD_RATE     DT_ATMEL_SAM_USART_40024000_CURRENT_SPEED
#define DT_USART_SAM_PORT_0_IRQ           DT_ATMEL_SAM_USART_40024000_IRQ_0
#define DT_USART_SAM_PORT_0_IRQ_PRIO      DT_ATMEL_SAM_USART_40024000_IRQ_0_PRIORITY
#define DT_USART_SAM_PORT_0_PERIPHERAL_ID DT_ATMEL_SAM_USART_40024000_PERIPHERAL_ID
#define DT_USART_SAM_PORT_1_NAME          DT_ATMEL_SAM_USART_40028000_LABEL
#define DT_USART_SAM_PORT_1_BAUD_RATE     DT_ATMEL_SAM_USART_40028000_CURRENT_SPEED
#define DT_USART_SAM_PORT_1_IRQ           DT_ATMEL_SAM_USART_40028000_IRQ_0
#define DT_USART_SAM_PORT_1_IRQ_PRIO      DT_ATMEL_SAM_USART_40028000_IRQ_0_PRIORITY
#define DT_USART_SAM_PORT_1_PERIPHERAL_ID DT_ATMEL_SAM_USART_40028000_PERIPHERAL_ID
#define DT_USART_SAM_PORT_2_NAME          DT_ATMEL_SAM_USART_4002C000_LABEL
#define DT_USART_SAM_PORT_2_BAUD_RATE     DT_ATMEL_SAM_USART_4002C000_CURRENT_SPEED
#define DT_USART_SAM_PORT_2_IRQ           DT_ATMEL_SAM_USART_4002C000_IRQ_0
#define DT_USART_SAM_PORT_2_IRQ_PRIO      DT_ATMEL_SAM_USART_4002C000_IRQ_0_PRIORITY
#define DT_USART_SAM_PORT_2_PERIPHERAL_ID DT_ATMEL_SAM_USART_4002C000_PERIPHERAL_ID
#define DT_USART_SAM_PORT_3_NAME          DT_ATMEL_SAM_USART_40030000_LABEL
#define DT_USART_SAM_PORT_3_BAUD_RATE     DT_ATMEL_SAM_USART_40030000_CURRENT_SPEED
#define DT_USART_SAM_PORT_3_IRQ           DT_ATMEL_SAM_USART_40030000_IRQ_0
#define DT_USART_SAM_PORT_3_IRQ_PRIO      DT_ATMEL_SAM_USART_40030000_IRQ_0_PRIORITY
#define DT_USART_SAM_PORT_3_PERIPHERAL_ID DT_ATMEL_SAM_USART_40030000_PERIPHERAL_ID

#define DT_WDT_SAM_BASE_ADDRESS           DT_ATMEL_SAM_TW_WATCHDOG_400F0C00_BASE_ADDRESS
#define DT_WDT_SAM_NAME                   DT_ATMEL_SAM_TW_WATCHDOG_400F0C00_LABEL
#define DT_WDT_SAM_IRQ                    DT_ATMEL_SAM_TW_WATCHDOG_400F0C00_IRQ_0
#define DT_WDT_SAM_IRQ_PRIORITY           DT_ATMEL_SAM_TW_WATCHDOG_400F0C00_IRQ_0_PRIORITY

/* End of SoC Level DTS fixup file */
