module tests.Counter;

interface {
    in clock clk;
    in bit selector;
    out vector[3] output;
}

register vector[3] counter = 0;
do(clk) counter = counter + 1;
do(*) output = counter;
