<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: prcm_regs_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <h3>üê∏üîé</h3>
                <h4>Search</h4>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structprcm__regs__t.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">prcm_regs_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>PRCM registers.  
 <a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PRCM registers. </p>
</div>
<p><code>#include &lt;cc26x2_cc13x2_prcm.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a791b8f66ee913ee26e46ad8685bf6fad" id="r_a791b8f66ee913ee26e46ad8685bf6fad"><td class="memItemLeft" align="right" valign="top"><a id="a791b8f66ee913ee26e46ad8685bf6fad" name="a791b8f66ee913ee26e46ad8685bf6fad"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INFRCLKDIVR</b></td></tr>
<tr class="memdesc:a791b8f66ee913ee26e46ad8685bf6fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">infrastructure clock division factor for run mode <br /></td></tr>
<tr class="separator:a791b8f66ee913ee26e46ad8685bf6fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3770e6f245f27249ff2cf3618fb5ffcb" id="r_a3770e6f245f27249ff2cf3618fb5ffcb"><td class="memItemLeft" align="right" valign="top"><a id="a3770e6f245f27249ff2cf3618fb5ffcb" name="a3770e6f245f27249ff2cf3618fb5ffcb"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INFRCLKDIVS</b></td></tr>
<tr class="memdesc:a3770e6f245f27249ff2cf3618fb5ffcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">infrastructure clock division factor for sleep mode <br /></td></tr>
<tr class="separator:a3770e6f245f27249ff2cf3618fb5ffcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb67725210b3203522249bb70e0d066f" id="r_adb67725210b3203522249bb70e0d066f"><td class="memItemLeft" align="right" valign="top"><a id="adb67725210b3203522249bb70e0d066f" name="adb67725210b3203522249bb70e0d066f"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INFRCLKDIVDS</b></td></tr>
<tr class="memdesc:adb67725210b3203522249bb70e0d066f"><td class="mdescLeft">&#160;</td><td class="mdescRight">infrastructure clock division factor for deep sleep mode <br /></td></tr>
<tr class="separator:adb67725210b3203522249bb70e0d066f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21fb44bb70f192bb09a50c1929601369" id="r_a21fb44bb70f192bb09a50c1929601369"><td class="memItemLeft" align="right" valign="top"><a id="a21fb44bb70f192bb09a50c1929601369" name="a21fb44bb70f192bb09a50c1929601369"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VDCTL</b></td></tr>
<tr class="memdesc:a21fb44bb70f192bb09a50c1929601369"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU voltage domain control. <br /></td></tr>
<tr class="separator:a21fb44bb70f192bb09a50c1929601369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95137fb3aa28fed72302e70431fed1d" id="r_ad95137fb3aa28fed72302e70431fed1d"><td class="memItemLeft" align="right" valign="top"><a id="ad95137fb3aa28fed72302e70431fed1d" name="ad95137fb3aa28fed72302e70431fed1d"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved1</b> [6]</td></tr>
<tr class="memdesc:ad95137fb3aa28fed72302e70431fed1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ad95137fb3aa28fed72302e70431fed1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1486ab448bb67791403d9a70357536f" id="r_af1486ab448bb67791403d9a70357536f"><td class="memItemLeft" align="right" valign="top"><a id="af1486ab448bb67791403d9a70357536f" name="af1486ab448bb67791403d9a70357536f"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLKLOADCTL</b></td></tr>
<tr class="memdesc:af1486ab448bb67791403d9a70357536f"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock load control <br /></td></tr>
<tr class="separator:af1486ab448bb67791403d9a70357536f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9d938d1e02c940fe3caac305037adf" id="r_a6d9d938d1e02c940fe3caac305037adf"><td class="memItemLeft" align="right" valign="top"><a id="a6d9d938d1e02c940fe3caac305037adf" name="a6d9d938d1e02c940fe3caac305037adf"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RFCCLKG</b></td></tr>
<tr class="memdesc:a6d9d938d1e02c940fe3caac305037adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC clock gate. <br /></td></tr>
<tr class="separator:a6d9d938d1e02c940fe3caac305037adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2158d0dfd5ab5b46b8383c97b91bb635" id="r_a2158d0dfd5ab5b46b8383c97b91bb635"><td class="memItemLeft" align="right" valign="top"><a id="a2158d0dfd5ab5b46b8383c97b91bb635" name="a2158d0dfd5ab5b46b8383c97b91bb635"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VIMSCLKG</b></td></tr>
<tr class="memdesc:a2158d0dfd5ab5b46b8383c97b91bb635"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS clock gate. <br /></td></tr>
<tr class="separator:a2158d0dfd5ab5b46b8383c97b91bb635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafd4a229f20ac5beb97342a162bd0a8" id="r_aeafd4a229f20ac5beb97342a162bd0a8"><td class="memItemLeft" align="right" valign="top"><a id="aeafd4a229f20ac5beb97342a162bd0a8" name="aeafd4a229f20ac5beb97342a162bd0a8"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved2</b> [2]</td></tr>
<tr class="memdesc:aeafd4a229f20ac5beb97342a162bd0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:aeafd4a229f20ac5beb97342a162bd0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc186ed9433a262db330cf335bde49c" id="r_a5cc186ed9433a262db330cf335bde49c"><td class="memItemLeft" align="right" valign="top"><a id="a5cc186ed9433a262db330cf335bde49c" name="a5cc186ed9433a262db330cf335bde49c"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SECDMACLKGR</b></td></tr>
<tr class="memdesc:a5cc186ed9433a262db330cf335bde49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG, CRYPTO, and UDMA clock gate for run mode. <br /></td></tr>
<tr class="separator:a5cc186ed9433a262db330cf335bde49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c3297fc73fd5714ef4f5b797f53b37" id="r_af2c3297fc73fd5714ef4f5b797f53b37"><td class="memItemLeft" align="right" valign="top"><a id="af2c3297fc73fd5714ef4f5b797f53b37" name="af2c3297fc73fd5714ef4f5b797f53b37"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SECDMACLKGS</b></td></tr>
<tr class="memdesc:af2c3297fc73fd5714ef4f5b797f53b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG, CRYPTO, and UDMA clock gate for sleep mode. <br /></td></tr>
<tr class="separator:af2c3297fc73fd5714ef4f5b797f53b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca386259feb737c9a3e6c5d610649efe" id="r_aca386259feb737c9a3e6c5d610649efe"><td class="memItemLeft" align="right" valign="top"><a id="aca386259feb737c9a3e6c5d610649efe" name="aca386259feb737c9a3e6c5d610649efe"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SECDMACLKGDS</b></td></tr>
<tr class="memdesc:aca386259feb737c9a3e6c5d610649efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG, CRYPTO, and UDMA clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:aca386259feb737c9a3e6c5d610649efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e5e31aa4f14e0b77cb0f45555c7698" id="r_ab1e5e31aa4f14e0b77cb0f45555c7698"><td class="memItemLeft" align="right" valign="top"><a id="ab1e5e31aa4f14e0b77cb0f45555c7698" name="ab1e5e31aa4f14e0b77cb0f45555c7698"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOCLKGR</b></td></tr>
<tr class="memdesc:ab1e5e31aa4f14e0b77cb0f45555c7698"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO clock gate for run mode. <br /></td></tr>
<tr class="separator:ab1e5e31aa4f14e0b77cb0f45555c7698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec684a4aa6d63488127a71fda6e0a99d" id="r_aec684a4aa6d63488127a71fda6e0a99d"><td class="memItemLeft" align="right" valign="top"><a id="aec684a4aa6d63488127a71fda6e0a99d" name="aec684a4aa6d63488127a71fda6e0a99d"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOCLKGS</b></td></tr>
<tr class="memdesc:aec684a4aa6d63488127a71fda6e0a99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO clock gate for sleep mode. <br /></td></tr>
<tr class="separator:aec684a4aa6d63488127a71fda6e0a99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a565e4e431e3cb4f88006d678dfd21e" id="r_a5a565e4e431e3cb4f88006d678dfd21e"><td class="memItemLeft" align="right" valign="top"><a id="a5a565e4e431e3cb4f88006d678dfd21e" name="a5a565e4e431e3cb4f88006d678dfd21e"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOCLKGDS</b></td></tr>
<tr class="memdesc:a5a565e4e431e3cb4f88006d678dfd21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a5a565e4e431e3cb4f88006d678dfd21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529b44980b3a561911b917c2b8520818" id="r_a529b44980b3a561911b917c2b8520818"><td class="memItemLeft" align="right" valign="top"><a id="a529b44980b3a561911b917c2b8520818" name="a529b44980b3a561911b917c2b8520818"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPTCLKGR</b></td></tr>
<tr class="memdesc:a529b44980b3a561911b917c2b8520818"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT clock gate for run mode. <br /></td></tr>
<tr class="separator:a529b44980b3a561911b917c2b8520818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93280415f871c8fafe60f0fc303c194c" id="r_a93280415f871c8fafe60f0fc303c194c"><td class="memItemLeft" align="right" valign="top"><a id="a93280415f871c8fafe60f0fc303c194c" name="a93280415f871c8fafe60f0fc303c194c"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPTCLKGS</b></td></tr>
<tr class="memdesc:a93280415f871c8fafe60f0fc303c194c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a93280415f871c8fafe60f0fc303c194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177193f14e3f31189629aa92a1c86ad4" id="r_a177193f14e3f31189629aa92a1c86ad4"><td class="memItemLeft" align="right" valign="top"><a id="a177193f14e3f31189629aa92a1c86ad4" name="a177193f14e3f31189629aa92a1c86ad4"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPTCLKGDS</b></td></tr>
<tr class="memdesc:a177193f14e3f31189629aa92a1c86ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a177193f14e3f31189629aa92a1c86ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661363423c9ecd5d3e1286b000e5a570" id="r_a661363423c9ecd5d3e1286b000e5a570"><td class="memItemLeft" align="right" valign="top"><a id="a661363423c9ecd5d3e1286b000e5a570" name="a661363423c9ecd5d3e1286b000e5a570"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2CCLKGR</b></td></tr>
<tr class="memdesc:a661363423c9ecd5d3e1286b000e5a570"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock gate for run mode. <br /></td></tr>
<tr class="separator:a661363423c9ecd5d3e1286b000e5a570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3ed9260dc37bf570b208a5aa8333d5" id="r_aaa3ed9260dc37bf570b208a5aa8333d5"><td class="memItemLeft" align="right" valign="top"><a id="aaa3ed9260dc37bf570b208a5aa8333d5" name="aaa3ed9260dc37bf570b208a5aa8333d5"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2CCLKGS</b></td></tr>
<tr class="memdesc:aaa3ed9260dc37bf570b208a5aa8333d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock gate for sleep mode. <br /></td></tr>
<tr class="separator:aaa3ed9260dc37bf570b208a5aa8333d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0fe24b7547fa3bedf86437573657d8" id="r_afe0fe24b7547fa3bedf86437573657d8"><td class="memItemLeft" align="right" valign="top"><a id="afe0fe24b7547fa3bedf86437573657d8" name="afe0fe24b7547fa3bedf86437573657d8"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2CCLKGDS</b></td></tr>
<tr class="memdesc:afe0fe24b7547fa3bedf86437573657d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:afe0fe24b7547fa3bedf86437573657d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94156999a374dd0f4bdc4a7e1afe8fc" id="r_ae94156999a374dd0f4bdc4a7e1afe8fc"><td class="memItemLeft" align="right" valign="top"><a id="ae94156999a374dd0f4bdc4a7e1afe8fc" name="ae94156999a374dd0f4bdc4a7e1afe8fc"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UARTCLKGR</b></td></tr>
<tr class="memdesc:ae94156999a374dd0f4bdc4a7e1afe8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock gate for run mode. <br /></td></tr>
<tr class="separator:ae94156999a374dd0f4bdc4a7e1afe8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c99018ce00d89e7f5ef64eb466c3da7" id="r_a5c99018ce00d89e7f5ef64eb466c3da7"><td class="memItemLeft" align="right" valign="top"><a id="a5c99018ce00d89e7f5ef64eb466c3da7" name="a5c99018ce00d89e7f5ef64eb466c3da7"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UARTCLKGS</b></td></tr>
<tr class="memdesc:a5c99018ce00d89e7f5ef64eb466c3da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a5c99018ce00d89e7f5ef64eb466c3da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a65e6ba81eb7d85c833529d4e5d07b" id="r_a27a65e6ba81eb7d85c833529d4e5d07b"><td class="memItemLeft" align="right" valign="top"><a id="a27a65e6ba81eb7d85c833529d4e5d07b" name="a27a65e6ba81eb7d85c833529d4e5d07b"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UARTCLKGDS</b></td></tr>
<tr class="memdesc:a27a65e6ba81eb7d85c833529d4e5d07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a27a65e6ba81eb7d85c833529d4e5d07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c57becb44ac289b01a9f575e66f5bbe" id="r_a9c57becb44ac289b01a9f575e66f5bbe"><td class="memItemLeft" align="right" valign="top"><a id="a9c57becb44ac289b01a9f575e66f5bbe" name="a9c57becb44ac289b01a9f575e66f5bbe"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSICLKGR</b></td></tr>
<tr class="memdesc:a9c57becb44ac289b01a9f575e66f5bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI clock gate for run mode. <br /></td></tr>
<tr class="separator:a9c57becb44ac289b01a9f575e66f5bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621e2410afe7c2350f968b658497ec59" id="r_a621e2410afe7c2350f968b658497ec59"><td class="memItemLeft" align="right" valign="top"><a id="a621e2410afe7c2350f968b658497ec59" name="a621e2410afe7c2350f968b658497ec59"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSICLKGS</b></td></tr>
<tr class="memdesc:a621e2410afe7c2350f968b658497ec59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a621e2410afe7c2350f968b658497ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51ec8578167ff8059b4bb67ef2bf1d3" id="r_af51ec8578167ff8059b4bb67ef2bf1d3"><td class="memItemLeft" align="right" valign="top"><a id="af51ec8578167ff8059b4bb67ef2bf1d3" name="af51ec8578167ff8059b4bb67ef2bf1d3"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSICLKGDS</b></td></tr>
<tr class="memdesc:af51ec8578167ff8059b4bb67ef2bf1d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:af51ec8578167ff8059b4bb67ef2bf1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369df875ec1d10da9d8fa20e065cb64b" id="r_a369df875ec1d10da9d8fa20e065cb64b"><td class="memItemLeft" align="right" valign="top"><a id="a369df875ec1d10da9d8fa20e065cb64b" name="a369df875ec1d10da9d8fa20e065cb64b"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SCLKGR</b></td></tr>
<tr class="memdesc:a369df875ec1d10da9d8fa20e065cb64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock gate for run mode. <br /></td></tr>
<tr class="separator:a369df875ec1d10da9d8fa20e065cb64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8316acdbe407c6c2dec593fd01366971" id="r_a8316acdbe407c6c2dec593fd01366971"><td class="memItemLeft" align="right" valign="top"><a id="a8316acdbe407c6c2dec593fd01366971" name="a8316acdbe407c6c2dec593fd01366971"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SCLKGS</b></td></tr>
<tr class="memdesc:a8316acdbe407c6c2dec593fd01366971"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock gate for sleep mode. <br /></td></tr>
<tr class="separator:a8316acdbe407c6c2dec593fd01366971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e72cc8f7f035d137d166b801f1302c" id="r_a87e72cc8f7f035d137d166b801f1302c"><td class="memItemLeft" align="right" valign="top"><a id="a87e72cc8f7f035d137d166b801f1302c" name="a87e72cc8f7f035d137d166b801f1302c"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SCLKGDS</b></td></tr>
<tr class="memdesc:a87e72cc8f7f035d137d166b801f1302c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock gate for deep sleep mode. <br /></td></tr>
<tr class="separator:a87e72cc8f7f035d137d166b801f1302c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac93d4ecb1b3254dfbe03d1ea1a2fe87" id="r_aac93d4ecb1b3254dfbe03d1ea1a2fe87"><td class="memItemLeft" align="right" valign="top"><a id="aac93d4ecb1b3254dfbe03d1ea1a2fe87" name="aac93d4ecb1b3254dfbe03d1ea1a2fe87"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved3</b> [10]</td></tr>
<tr class="memdesc:aac93d4ecb1b3254dfbe03d1ea1a2fe87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:aac93d4ecb1b3254dfbe03d1ea1a2fe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b1023c724991d47aa456f4f7ae5522" id="r_a36b1023c724991d47aa456f4f7ae5522"><td class="memItemLeft" align="right" valign="top"><a id="a36b1023c724991d47aa456f4f7ae5522" name="a36b1023c724991d47aa456f4f7ae5522"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CPUCLKDIV</b></td></tr>
<tr class="memdesc:a36b1023c724991d47aa456f4f7ae5522"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock division factor. <br /></td></tr>
<tr class="separator:a36b1023c724991d47aa456f4f7ae5522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88143959475347f251b85fa505d9278" id="r_ac88143959475347f251b85fa505d9278"><td class="memItemLeft" align="right" valign="top"><a id="ac88143959475347f251b85fa505d9278" name="ac88143959475347f251b85fa505d9278"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved4</b> [3]</td></tr>
<tr class="memdesc:ac88143959475347f251b85fa505d9278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ac88143959475347f251b85fa505d9278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3662384fc3e08c6d9ec732b2d45a05e6" id="r_a3662384fc3e08c6d9ec732b2d45a05e6"><td class="memItemLeft" align="right" valign="top"><a id="a3662384fc3e08c6d9ec732b2d45a05e6" name="a3662384fc3e08c6d9ec732b2d45a05e6"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SBCLKSEL</b></td></tr>
<tr class="memdesc:a3662384fc3e08c6d9ec732b2d45a05e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock select. <br /></td></tr>
<tr class="separator:a3662384fc3e08c6d9ec732b2d45a05e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af627b503ead1ae5678335c51569cd944" id="r_af627b503ead1ae5678335c51569cd944"><td class="memItemLeft" align="right" valign="top"><a id="af627b503ead1ae5678335c51569cd944" name="af627b503ead1ae5678335c51569cd944"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GPTCLKDIV</b></td></tr>
<tr class="memdesc:af627b503ead1ae5678335c51569cd944"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT scalar. <br /></td></tr>
<tr class="separator:af627b503ead1ae5678335c51569cd944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2959d4b11826a557f05eb86265b233" id="r_a6e2959d4b11826a557f05eb86265b233"><td class="memItemLeft" align="right" valign="top"><a id="a6e2959d4b11826a557f05eb86265b233" name="a6e2959d4b11826a557f05eb86265b233"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SCLKCTL</b></td></tr>
<tr class="memdesc:a6e2959d4b11826a557f05eb86265b233"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock control. <br /></td></tr>
<tr class="separator:a6e2959d4b11826a557f05eb86265b233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af58cca190d299893c92a689f78b0f8" id="r_a7af58cca190d299893c92a689f78b0f8"><td class="memItemLeft" align="right" valign="top"><a id="a7af58cca190d299893c92a689f78b0f8" name="a7af58cca190d299893c92a689f78b0f8"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SMCLKDIV</b></td></tr>
<tr class="memdesc:a7af58cca190d299893c92a689f78b0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCLK division ratio. <br /></td></tr>
<tr class="separator:a7af58cca190d299893c92a689f78b0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0283d96bd04f98132670ee2297780239" id="r_a0283d96bd04f98132670ee2297780239"><td class="memItemLeft" align="right" valign="top"><a id="a0283d96bd04f98132670ee2297780239" name="a0283d96bd04f98132670ee2297780239"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SBCLKDIV</b></td></tr>
<tr class="memdesc:a0283d96bd04f98132670ee2297780239"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCLK division ratio. <br /></td></tr>
<tr class="separator:a0283d96bd04f98132670ee2297780239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37a72fe311925014bff7a73a7265b8c" id="r_ad37a72fe311925014bff7a73a7265b8c"><td class="memItemLeft" align="right" valign="top"><a id="ad37a72fe311925014bff7a73a7265b8c" name="ad37a72fe311925014bff7a73a7265b8c"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I2SWCLKDIV</b></td></tr>
<tr class="memdesc:ad37a72fe311925014bff7a73a7265b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">WCLK division ratio. <br /></td></tr>
<tr class="separator:ad37a72fe311925014bff7a73a7265b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959cdd7880849189561b8996df59d364" id="r_a959cdd7880849189561b8996df59d364"><td class="memItemLeft" align="right" valign="top"><a id="a959cdd7880849189561b8996df59d364" name="a959cdd7880849189561b8996df59d364"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved5</b> [11]</td></tr>
<tr class="memdesc:a959cdd7880849189561b8996df59d364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:a959cdd7880849189561b8996df59d364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b12bc3060c0741f5f9fbf28af730c1" id="r_a28b12bc3060c0741f5f9fbf28af730c1"><td class="memItemLeft" align="right" valign="top"><a id="a28b12bc3060c0741f5f9fbf28af730c1" name="a28b12bc3060c0741f5f9fbf28af730c1"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SWRESET</b></td></tr>
<tr class="memdesc:a28b12bc3060c0741f5f9fbf28af730c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SW initiated resets. <br /></td></tr>
<tr class="separator:a28b12bc3060c0741f5f9fbf28af730c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89edde7c14da1d0973d02c919fc6d00" id="r_ab89edde7c14da1d0973d02c919fc6d00"><td class="memItemLeft" align="right" valign="top"><a id="ab89edde7c14da1d0973d02c919fc6d00" name="ab89edde7c14da1d0973d02c919fc6d00"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WARMRESET</b></td></tr>
<tr class="memdesc:ab89edde7c14da1d0973d02c919fc6d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">WARM reset control and status. <br /></td></tr>
<tr class="separator:ab89edde7c14da1d0973d02c919fc6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87c6c5e33d3e3397faa1935d0c58ec0" id="r_ae87c6c5e33d3e3397faa1935d0c58ec0"><td class="memItemLeft" align="right" valign="top"><a id="ae87c6c5e33d3e3397faa1935d0c58ec0" name="ae87c6c5e33d3e3397faa1935d0c58ec0"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved6</b> [6]</td></tr>
<tr class="memdesc:ae87c6c5e33d3e3397faa1935d0c58ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ae87c6c5e33d3e3397faa1935d0c58ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6d13e7a881c0d425a789a217e9b17" id="r_abfc6d13e7a881c0d425a789a217e9b17"><td class="memItemLeft" align="right" valign="top"><a id="abfc6d13e7a881c0d425a789a217e9b17" name="abfc6d13e7a881c0d425a789a217e9b17"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0</b></td></tr>
<tr class="memdesc:abfc6d13e7a881c0d425a789a217e9b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain control <br /></td></tr>
<tr class="separator:abfc6d13e7a881c0d425a789a217e9b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a6caba8511d17e8eccbee1b4b19d29" id="r_a89a6caba8511d17e8eccbee1b4b19d29"><td class="memItemLeft" align="right" valign="top"><a id="a89a6caba8511d17e8eccbee1b4b19d29" name="a89a6caba8511d17e8eccbee1b4b19d29"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0RFC</b></td></tr>
<tr class="memdesc:a89a6caba8511d17e8eccbee1b4b19d29"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain control. <br /></td></tr>
<tr class="separator:a89a6caba8511d17e8eccbee1b4b19d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916c25f3eaedf55286a93610e0d3979c" id="r_a916c25f3eaedf55286a93610e0d3979c"><td class="memItemLeft" align="right" valign="top"><a id="a916c25f3eaedf55286a93610e0d3979c" name="a916c25f3eaedf55286a93610e0d3979c"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0SERIAL</b></td></tr>
<tr class="memdesc:a916c25f3eaedf55286a93610e0d3979c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIAL power domain control. <br /></td></tr>
<tr class="separator:a916c25f3eaedf55286a93610e0d3979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e80f5f9caf31ec6d6359c0a15add52" id="r_ab3e80f5f9caf31ec6d6359c0a15add52"><td class="memItemLeft" align="right" valign="top"><a id="ab3e80f5f9caf31ec6d6359c0a15add52" name="ab3e80f5f9caf31ec6d6359c0a15add52"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0PERIPH</b></td></tr>
<tr class="memdesc:ab3e80f5f9caf31ec6d6359c0a15add52"><td class="mdescLeft">&#160;</td><td class="mdescRight">PERIPH power domain control. <br /></td></tr>
<tr class="separator:ab3e80f5f9caf31ec6d6359c0a15add52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b0e04783fa55affb2768dec7b31559" id="r_a71b0e04783fa55affb2768dec7b31559"><td class="memItemLeft" align="right" valign="top"><a id="a71b0e04783fa55affb2768dec7b31559" name="a71b0e04783fa55affb2768dec7b31559"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved7</b></td></tr>
<tr class="memdesc:a71b0e04783fa55affb2768dec7b31559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:a71b0e04783fa55affb2768dec7b31559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d314b089f07bb46e971f111ed358bb7" id="r_a5d314b089f07bb46e971f111ed358bb7"><td class="memItemLeft" align="right" valign="top"><a id="a5d314b089f07bb46e971f111ed358bb7" name="a5d314b089f07bb46e971f111ed358bb7"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0</b></td></tr>
<tr class="memdesc:a5d314b089f07bb46e971f111ed358bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain status <br /></td></tr>
<tr class="separator:a5d314b089f07bb46e971f111ed358bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452bcd721f733db1bd17144d226acb36" id="r_a452bcd721f733db1bd17144d226acb36"><td class="memItemLeft" align="right" valign="top"><a id="a452bcd721f733db1bd17144d226acb36" name="a452bcd721f733db1bd17144d226acb36"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0RFC</b></td></tr>
<tr class="memdesc:a452bcd721f733db1bd17144d226acb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain status. <br /></td></tr>
<tr class="separator:a452bcd721f733db1bd17144d226acb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e242c84912de210f09d60eb658e2a8" id="r_a55e242c84912de210f09d60eb658e2a8"><td class="memItemLeft" align="right" valign="top"><a id="a55e242c84912de210f09d60eb658e2a8" name="a55e242c84912de210f09d60eb658e2a8"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0SERIAL</b></td></tr>
<tr class="memdesc:a55e242c84912de210f09d60eb658e2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIAL power domain status. <br /></td></tr>
<tr class="separator:a55e242c84912de210f09d60eb658e2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02e40b3907dcb5b5f6687ecfcdab9be" id="r_ac02e40b3907dcb5b5f6687ecfcdab9be"><td class="memItemLeft" align="right" valign="top"><a id="ac02e40b3907dcb5b5f6687ecfcdab9be" name="ac02e40b3907dcb5b5f6687ecfcdab9be"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0PERIPH</b></td></tr>
<tr class="memdesc:ac02e40b3907dcb5b5f6687ecfcdab9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">PERIPH power domain status. <br /></td></tr>
<tr class="separator:ac02e40b3907dcb5b5f6687ecfcdab9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e9b063a354983e2a5f906a6b5d1821" id="r_a11e9b063a354983e2a5f906a6b5d1821"><td class="memItemLeft" align="right" valign="top"><a id="a11e9b063a354983e2a5f906a6b5d1821" name="a11e9b063a354983e2a5f906a6b5d1821"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved8</b> [11]</td></tr>
<tr class="memdesc:a11e9b063a354983e2a5f906a6b5d1821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:a11e9b063a354983e2a5f906a6b5d1821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175ab1a770de9397a8da6a255ee42455" id="r_a175ab1a770de9397a8da6a255ee42455"><td class="memItemLeft" align="right" valign="top"><a id="a175ab1a770de9397a8da6a255ee42455" name="a175ab1a770de9397a8da6a255ee42455"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1</b></td></tr>
<tr class="memdesc:a175ab1a770de9397a8da6a255ee42455"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain control <br /></td></tr>
<tr class="separator:a175ab1a770de9397a8da6a255ee42455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6520c9c6288c847d523e10acccd6f5b4" id="r_a6520c9c6288c847d523e10acccd6f5b4"><td class="memItemLeft" align="right" valign="top"><a id="a6520c9c6288c847d523e10acccd6f5b4" name="a6520c9c6288c847d523e10acccd6f5b4"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved9</b></td></tr>
<tr class="memdesc:a6520c9c6288c847d523e10acccd6f5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain control <br /></td></tr>
<tr class="separator:a6520c9c6288c847d523e10acccd6f5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aff6fc1c10aba537d27de8a9b7febf8" id="r_a6aff6fc1c10aba537d27de8a9b7febf8"><td class="memItemLeft" align="right" valign="top"><a id="a6aff6fc1c10aba537d27de8a9b7febf8" name="a6aff6fc1c10aba537d27de8a9b7febf8"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1CPU</b></td></tr>
<tr class="memdesc:a6aff6fc1c10aba537d27de8a9b7febf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU power domain control. <br /></td></tr>
<tr class="separator:a6aff6fc1c10aba537d27de8a9b7febf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb9d4f1bfbd06bd34f28297991f0791" id="r_afdb9d4f1bfbd06bd34f28297991f0791"><td class="memItemLeft" align="right" valign="top"><a id="afdb9d4f1bfbd06bd34f28297991f0791" name="afdb9d4f1bfbd06bd34f28297991f0791"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1RFC</b></td></tr>
<tr class="memdesc:afdb9d4f1bfbd06bd34f28297991f0791"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain control. <br /></td></tr>
<tr class="separator:afdb9d4f1bfbd06bd34f28297991f0791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924b1cb221ee35f72666701c6c45b20" id="r_a0924b1cb221ee35f72666701c6c45b20"><td class="memItemLeft" align="right" valign="top"><a id="a0924b1cb221ee35f72666701c6c45b20" name="a0924b1cb221ee35f72666701c6c45b20"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1VIMS</b></td></tr>
<tr class="memdesc:a0924b1cb221ee35f72666701c6c45b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS power domain control. <br /></td></tr>
<tr class="separator:a0924b1cb221ee35f72666701c6c45b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9be7ddfac984b4eeec2c810584481e7" id="r_ad9be7ddfac984b4eeec2c810584481e7"><td class="memItemLeft" align="right" valign="top"><a id="ad9be7ddfac984b4eeec2c810584481e7" name="ad9be7ddfac984b4eeec2c810584481e7"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved10</b></td></tr>
<tr class="memdesc:ad9be7ddfac984b4eeec2c810584481e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ad9be7ddfac984b4eeec2c810584481e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad450395710538928ca7b241d8ff17192" id="r_ad450395710538928ca7b241d8ff17192"><td class="memItemLeft" align="right" valign="top"><a id="ad450395710538928ca7b241d8ff17192" name="ad450395710538928ca7b241d8ff17192"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1</b></td></tr>
<tr class="memdesc:ad450395710538928ca7b241d8ff17192"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain status <br /></td></tr>
<tr class="separator:ad450395710538928ca7b241d8ff17192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df6c6eaefd4c15d5a34de49622c7e2e" id="r_a9df6c6eaefd4c15d5a34de49622c7e2e"><td class="memItemLeft" align="right" valign="top"><a id="a9df6c6eaefd4c15d5a34de49622c7e2e" name="a9df6c6eaefd4c15d5a34de49622c7e2e"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1BUS</b></td></tr>
<tr class="memdesc:a9df6c6eaefd4c15d5a34de49622c7e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS power domain status. <br /></td></tr>
<tr class="separator:a9df6c6eaefd4c15d5a34de49622c7e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99b638d551b14037658f94287591ab3" id="r_ae99b638d551b14037658f94287591ab3"><td class="memItemLeft" align="right" valign="top"><a id="ae99b638d551b14037658f94287591ab3" name="ae99b638d551b14037658f94287591ab3"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1RFC</b></td></tr>
<tr class="memdesc:ae99b638d551b14037658f94287591ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC power domain status. <br /></td></tr>
<tr class="separator:ae99b638d551b14037658f94287591ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a2b90559f3b9378ac8bb7219c6c8c2" id="r_ab7a2b90559f3b9378ac8bb7219c6c8c2"><td class="memItemLeft" align="right" valign="top"><a id="ab7a2b90559f3b9378ac8bb7219c6c8c2" name="ab7a2b90559f3b9378ac8bb7219c6c8c2"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1CPU</b></td></tr>
<tr class="memdesc:ab7a2b90559f3b9378ac8bb7219c6c8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU power domain status. <br /></td></tr>
<tr class="separator:ab7a2b90559f3b9378ac8bb7219c6c8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc0fe8a8b40cef38a1547de3cc7cf7b" id="r_aafc0fe8a8b40cef38a1547de3cc7cf7b"><td class="memItemLeft" align="right" valign="top"><a id="aafc0fe8a8b40cef38a1547de3cc7cf7b" name="aafc0fe8a8b40cef38a1547de3cc7cf7b"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1VIMS</b></td></tr>
<tr class="memdesc:aafc0fe8a8b40cef38a1547de3cc7cf7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS power domain status. <br /></td></tr>
<tr class="separator:aafc0fe8a8b40cef38a1547de3cc7cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05be3f27a5d6acdfc42b554cd717b37e" id="r_a05be3f27a5d6acdfc42b554cd717b37e"><td class="memItemLeft" align="right" valign="top"><a id="a05be3f27a5d6acdfc42b554cd717b37e" name="a05be3f27a5d6acdfc42b554cd717b37e"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved11</b> [10]</td></tr>
<tr class="memdesc:a05be3f27a5d6acdfc42b554cd717b37e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:a05be3f27a5d6acdfc42b554cd717b37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bc97a3d934897b22e9f64f045d5adc" id="r_af9bc97a3d934897b22e9f64f045d5adc"><td class="memItemLeft" align="right" valign="top"><a id="af9bc97a3d934897b22e9f64f045d5adc" name="af9bc97a3d934897b22e9f64f045d5adc"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RFCMODESEL</b></td></tr>
<tr class="memdesc:af9bc97a3d934897b22e9f64f045d5adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">selected RFC mode <br /></td></tr>
<tr class="separator:af9bc97a3d934897b22e9f64f045d5adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58e7f9dfdea22aa68425cfe1c70b4f5" id="r_aa58e7f9dfdea22aa68425cfe1c70b4f5"><td class="memItemLeft" align="right" valign="top"><a id="aa58e7f9dfdea22aa68425cfe1c70b4f5" name="aa58e7f9dfdea22aa68425cfe1c70b4f5"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved12</b> [20]</td></tr>
<tr class="memdesc:aa58e7f9dfdea22aa68425cfe1c70b4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:aa58e7f9dfdea22aa68425cfe1c70b4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95e382a99e60b86988a498a970cdd4a" id="r_ad95e382a99e60b86988a498a970cdd4a"><td class="memItemLeft" align="right" valign="top"><a id="ad95e382a99e60b86988a498a970cdd4a" name="ad95e382a99e60b86988a498a970cdd4a"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAMRETEN</b></td></tr>
<tr class="memdesc:ad95e382a99e60b86988a498a970cdd4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">memory retention control <br /></td></tr>
<tr class="separator:ad95e382a99e60b86988a498a970cdd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aed40484f3f64ced30e4248a6742025" id="r_a6aed40484f3f64ced30e4248a6742025"><td class="memItemLeft" align="right" valign="top"><a id="a6aed40484f3f64ced30e4248a6742025" name="a6aed40484f3f64ced30e4248a6742025"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved13</b></td></tr>
<tr class="memdesc:a6aed40484f3f64ced30e4248a6742025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:a6aed40484f3f64ced30e4248a6742025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07d6c14c209158e4730460d7e99397a" id="r_ab07d6c14c209158e4730460d7e99397a"><td class="memItemLeft" align="right" valign="top"><a id="ab07d6c14c209158e4730460d7e99397a" name="ab07d6c14c209158e4730460d7e99397a"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PDRETEN</b></td></tr>
<tr class="memdesc:ab07d6c14c209158e4730460d7e99397a"><td class="mdescLeft">&#160;</td><td class="mdescRight">power domain retention (undocumented) <br /></td></tr>
<tr class="separator:ab07d6c14c209158e4730460d7e99397a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4ac9225ce6e8b3aabbfbc1a93a233d" id="r_a6d4ac9225ce6e8b3aabbfbc1a93a233d"><td class="memItemLeft" align="right" valign="top"><a id="a6d4ac9225ce6e8b3aabbfbc1a93a233d" name="a6d4ac9225ce6e8b3aabbfbc1a93a233d"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved14</b> [8]</td></tr>
<tr class="memdesc:a6d4ac9225ce6e8b3aabbfbc1a93a233d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:a6d4ac9225ce6e8b3aabbfbc1a93a233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3890c820de885c911dab9ce8b10ee1a" id="r_ab3890c820de885c911dab9ce8b10ee1a"><td class="memItemLeft" align="right" valign="top"><a id="ab3890c820de885c911dab9ce8b10ee1a" name="ab3890c820de885c911dab9ce8b10ee1a"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAMHWOPT</b></td></tr>
<tr class="memdesc:ab3890c820de885c911dab9ce8b10ee1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">undocumented <br /></td></tr>
<tr class="separator:ab3890c820de885c911dab9ce8b10ee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc7d6bade3f0d622daf7aa4e169925d" id="r_a8fc7d6bade3f0d622daf7aa4e169925d"><td class="memItemLeft" align="right" valign="top"><a id="a8fc7d6bade3f0d622daf7aa4e169925d" name="a8fc7d6bade3f0d622daf7aa4e169925d"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SYSBUSCLKDIV</b></td></tr>
<tr class="memdesc:a8fc7d6bade3f0d622daf7aa4e169925d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System bus clock division factor. <br /></td></tr>
<tr class="separator:a8fc7d6bade3f0d622daf7aa4e169925d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff5d96ca54731aecbcacd3010267cb5" id="r_afff5d96ca54731aecbcacd3010267cb5"><td class="memItemLeft" align="right" valign="top"><a id="afff5d96ca54731aecbcacd3010267cb5" name="afff5d96ca54731aecbcacd3010267cb5"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PERBUSCPUCLKDIV</b></td></tr>
<tr class="memdesc:afff5d96ca54731aecbcacd3010267cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral bus division factor. <br /></td></tr>
<tr class="separator:afff5d96ca54731aecbcacd3010267cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64d1265dab919a8c3e3d823a8cb0704" id="r_af64d1265dab919a8c3e3d823a8cb0704"><td class="memItemLeft" align="right" valign="top"><a id="af64d1265dab919a8c3e3d823a8cb0704" name="af64d1265dab919a8c3e3d823a8cb0704"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PERDMACLKDIV</b></td></tr>
<tr class="memdesc:af64d1265dab919a8c3e3d823a8cb0704"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA clock division factor. <br /></td></tr>
<tr class="separator:af64d1265dab919a8c3e3d823a8cb0704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e507e0b962441a21b4cd69843b98fbc" id="r_a5e507e0b962441a21b4cd69843b98fbc"><td class="memItemLeft" align="right" valign="top"><a id="a5e507e0b962441a21b4cd69843b98fbc" name="a5e507e0b962441a21b4cd69843b98fbc"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETSECDMA</b></td></tr>
<tr class="memdesc:a5e507e0b962441a21b4cd69843b98fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SEC and UDMA. <br /></td></tr>
<tr class="separator:a5e507e0b962441a21b4cd69843b98fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d3725bcffedd734baee6e20ef4bc27" id="r_a09d3725bcffedd734baee6e20ef4bc27"><td class="memItemLeft" align="right" valign="top"><a id="a09d3725bcffedd734baee6e20ef4bc27" name="a09d3725bcffedd734baee6e20ef4bc27"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETGPIO</b></td></tr>
<tr class="memdesc:a09d3725bcffedd734baee6e20ef4bc27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIO. <br /></td></tr>
<tr class="separator:a09d3725bcffedd734baee6e20ef4bc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa233840c980c898aa47cda83da786cd7" id="r_aa233840c980c898aa47cda83da786cd7"><td class="memItemLeft" align="right" valign="top"><a id="aa233840c980c898aa47cda83da786cd7" name="aa233840c980c898aa47cda83da786cd7"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETGPT</b></td></tr>
<tr class="memdesc:aa233840c980c898aa47cda83da786cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPTs. <br /></td></tr>
<tr class="separator:aa233840c980c898aa47cda83da786cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d57d0af55c34decd400193cbfa1c80" id="r_a75d57d0af55c34decd400193cbfa1c80"><td class="memItemLeft" align="right" valign="top"><a id="a75d57d0af55c34decd400193cbfa1c80" name="a75d57d0af55c34decd400193cbfa1c80"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETI2C</b></td></tr>
<tr class="memdesc:a75d57d0af55c34decd400193cbfa1c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset I2C. <br /></td></tr>
<tr class="separator:a75d57d0af55c34decd400193cbfa1c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2080a1730289c68018a09aeaf7b6ab0a" id="r_a2080a1730289c68018a09aeaf7b6ab0a"><td class="memItemLeft" align="right" valign="top"><a id="a2080a1730289c68018a09aeaf7b6ab0a" name="a2080a1730289c68018a09aeaf7b6ab0a"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETUART</b></td></tr>
<tr class="memdesc:a2080a1730289c68018a09aeaf7b6ab0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset UART. <br /></td></tr>
<tr class="separator:a2080a1730289c68018a09aeaf7b6ab0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01051769b5bae89a9891fe89b43c1f3b" id="r_a01051769b5bae89a9891fe89b43c1f3b"><td class="memItemLeft" align="right" valign="top"><a id="a01051769b5bae89a9891fe89b43c1f3b" name="a01051769b5bae89a9891fe89b43c1f3b"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETSSI</b></td></tr>
<tr class="memdesc:a01051769b5bae89a9891fe89b43c1f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SSI. <br /></td></tr>
<tr class="separator:a01051769b5bae89a9891fe89b43c1f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537da8fa76f66c6084571717a6b982e1" id="r_a537da8fa76f66c6084571717a6b982e1"><td class="memItemLeft" align="right" valign="top"><a id="a537da8fa76f66c6084571717a6b982e1" name="a537da8fa76f66c6084571717a6b982e1"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESETI2S</b></td></tr>
<tr class="memdesc:a537da8fa76f66c6084571717a6b982e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset I2S. <br /></td></tr>
<tr class="separator:a537da8fa76f66c6084571717a6b982e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67660a6a3bda8766640b66a3ef25478f" id="r_a67660a6a3bda8766640b66a3ef25478f"><td class="memItemLeft" align="right" valign="top"><a id="a67660a6a3bda8766640b66a3ef25478f" name="a67660a6a3bda8766640b66a3ef25478f"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RFCBITS</b></td></tr>
<tr class="memdesc:a67660a6a3bda8766640b66a3ef25478f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control to RFC. <br /></td></tr>
<tr class="separator:a67660a6a3bda8766640b66a3ef25478f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f3e1ba5724e44f495bbf4731070269" id="r_a32f3e1ba5724e44f495bbf4731070269"><td class="memItemLeft" align="right" valign="top"><a id="a32f3e1ba5724e44f495bbf4731070269" name="a32f3e1ba5724e44f495bbf4731070269"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RFCMODEHWOPT</b></td></tr>
<tr class="memdesc:a32f3e1ba5724e44f495bbf4731070269"><td class="mdescLeft">&#160;</td><td class="mdescRight">allowed RFC modes <br /></td></tr>
<tr class="separator:a32f3e1ba5724e44f495bbf4731070269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef661c232a61fce8ffd9c5b00a6ac055" id="r_aef661c232a61fce8ffd9c5b00a6ac055"><td class="memItemLeft" align="right" valign="top"><a id="aef661c232a61fce8ffd9c5b00a6ac055" name="aef661c232a61fce8ffd9c5b00a6ac055"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PWRPROFSTAT</b></td></tr>
<tr class="memdesc:aef661c232a61fce8ffd9c5b00a6ac055"><td class="mdescLeft">&#160;</td><td class="mdescRight">power profiler register <br /></td></tr>
<tr class="separator:aef661c232a61fce8ffd9c5b00a6ac055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d6a4c6a49e3532c471417ecebe50b7" id="r_ae0d6a4c6a49e3532c471417ecebe50b7"><td class="memItemLeft" align="right" valign="top"><a id="ae0d6a4c6a49e3532c471417ecebe50b7" name="ae0d6a4c6a49e3532c471417ecebe50b7"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MCUSRAMCFG</b></td></tr>
<tr class="memdesc:ae0d6a4c6a49e3532c471417ecebe50b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU SRAM configuration. <br /></td></tr>
<tr class="separator:ae0d6a4c6a49e3532c471417ecebe50b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61e60b8816580fe40686d9816a446fc" id="r_ae61e60b8816580fe40686d9816a446fc"><td class="memItemLeft" align="right" valign="top"><a id="ae61e60b8816580fe40686d9816a446fc" name="ae61e60b8816580fe40686d9816a446fc"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__reserved15</b> [27]</td></tr>
<tr class="memdesc:ae61e60b8816580fe40686d9816a446fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ae61e60b8816580fe40686d9816a446fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546a1375c03fc948fce54c029f5ae834" id="r_a546a1375c03fc948fce54c029f5ae834"><td class="memItemLeft" align="right" valign="top"><a id="a546a1375c03fc948fce54c029f5ae834" name="a546a1375c03fc948fce54c029f5ae834"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSCIMSC</b></td></tr>
<tr class="memdesc:a546a1375c03fc948fce54c029f5ae834"><td class="mdescLeft">&#160;</td><td class="mdescRight">oscillator interrupt mask <br /></td></tr>
<tr class="separator:a546a1375c03fc948fce54c029f5ae834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57600d664d774222f326a6f85502b749" id="r_a57600d664d774222f326a6f85502b749"><td class="memItemLeft" align="right" valign="top"><a id="a57600d664d774222f326a6f85502b749" name="a57600d664d774222f326a6f85502b749"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSCRIS</b></td></tr>
<tr class="memdesc:a57600d664d774222f326a6f85502b749"><td class="mdescLeft">&#160;</td><td class="mdescRight">oscillator raw interrupt status <br /></td></tr>
<tr class="separator:a57600d664d774222f326a6f85502b749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c5b84c61c7e02312b124ca543f64a3" id="r_ac2c5b84c61c7e02312b124ca543f64a3"><td class="memItemLeft" align="right" valign="top"><a id="ac2c5b84c61c7e02312b124ca543f64a3" name="ac2c5b84c61c7e02312b124ca543f64a3"></a>
<a class="el" href="group__CC13x2__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSCICR</b></td></tr>
<tr class="memdesc:ac2c5b84c61c7e02312b124ca543f64a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">oscillator raw interrupt clear <br /></td></tr>
<tr class="separator:ac2c5b84c61c7e02312b124ca543f64a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/cc26x0_cc13x0/include/<a class="el" href="cc26x0__cc13x0__prcm_8h.html">cc26x0_cc13x0_prcm.h</a></li>
<li>cpu/cc26x2_cc13x2/include/<a class="el" href="cc26x2__cc13x2__prcm_8h.html">cc26x2_cc13x2_prcm.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structprcm__regs__t.html">prcm_regs_t</a></li>
    <li class="footer">Generated on Tue Oct 8 2024 11:15:56 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
