Quartus Prime Archive log --	D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.qarlog

Archive:	D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.qar
Date:		Tue Apr 09 17:27:46 2024
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.qpf
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.qsf
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sdc
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios.qsys
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios.sopcinfo
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/Lab1_nios.cmp
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.debuginfo
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.qip
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.regmap
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_irq_mapper.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux_001.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux_001.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_demux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux_001.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_rf_ram_a.mif
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_rf_ram_b.mif
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_test_bench.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_pio_LED.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_pio_SW.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.sdc
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/software/Lab1_sw/mem_init/meminit.qip
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/software/Lab1_sw/mem_init/onchip_mem.hex
d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/assignment_defaults.qdf
	======= Total: 47 files to archive =======

	================ Status: ===============
All files archived successfully.
