 module sap_output_register(
	input clk,
	input reset,
	inout [7:0] DATA,
	output [7:0] REG_OUT,
	output [12:0] DEC_OUT,
	input latch,
	input enable
);


/*

sap_register sap_register_inst0(
	.clk(),
	.reset(),
	.DATA(),
	.REG_OUT(),
	.DEC_OUT(),
	.latch(),
	.enable()
);

*/


reg [7:0] r;

always @(posedge clk) begin
	if (reset) begin
		r <= 0;
	end else begin
		if (latch) begin
			r <= DATA;
		end
	end
end

assign DATA = (enable) ? r : 8'bZZZZZZZZ;
assign REG_OUT = r;

endmodule
 
 
 
 
 
 
 
 
 
 
 function [15:0] driveBCD(input integer val);
    begin
      driveBCD[3:0] = val % 10;
      driveBCD[7:4] = (val / 10) % 10;
      driveBCD[11:8] = (val / 100) % 10;
      driveBCD[15:12] = (val / 1000) % 10;
    end
  endfunction