Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 20 22:18:31 2022
| Host         : starssslegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.977  -323321.531                  38897                39150        0.046        0.000                      0                39150        3.750        0.000                       0                  5256  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -15.977  -323321.531                  38897                39150        0.046        0.000                      0                39150        3.750        0.000                       0                  5256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        38897  Failing Endpoints,  Worst Slack      -15.977ns,  Total Violation  -323321.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.977ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.808ns  (logic 7.269ns (28.166%)  route 18.539ns (71.834%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.815    31.221    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X16Y178        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.670    15.092    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X16Y178        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[1][0]/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X16Y178        FDRE (Setup_fdre_C_D)       -0.081    15.244    single_cycle_riscv_0/regfile0/rf_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                -15.977    

Slack (VIOLATED) :        -15.941ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.791ns  (logic 7.269ns (28.184%)  route 18.522ns (71.816%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.798    31.205    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X18Y178        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.670    15.092    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X18Y178        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[24][0]/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X18Y178        FDRE (Setup_fdre_C_D)       -0.062    15.263    single_cycle_riscv_0/regfile0/rf_reg[24][0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -31.205    
  -------------------------------------------------------------------
                         slack                                -15.941    

Slack (VIOLATED) :        -15.916ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.761ns  (logic 7.269ns (28.217%)  route 18.492ns (71.783%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.768    31.175    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X20Y178        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.670    15.092    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X20Y178        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[15][0]/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X20Y178        FDRE (Setup_fdre_C_D)       -0.067    15.258    single_cycle_riscv_0/regfile0/rf_reg[15][0]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -31.175    
  -------------------------------------------------------------------
                         slack                                -15.916    

Slack (VIOLATED) :        -15.913ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.755ns  (logic 7.269ns (28.224%)  route 18.486ns (71.776%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.762    31.169    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X16Y176        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.667    15.089    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X16Y176        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[20][0]/C
                         clock pessimism              0.268    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X16Y176        FDRE (Setup_fdre_C_D)       -0.067    15.255    single_cycle_riscv_0/regfile0/rf_reg[20][0]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -31.169    
  -------------------------------------------------------------------
                         slack                                -15.913    

Slack (VIOLATED) :        -15.909ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.775ns  (logic 7.269ns (28.201%)  route 18.506ns (71.799%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.783    31.189    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X16Y181        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.672    15.094    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X16Y181        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[9][0]/C
                         clock pessimism              0.268    15.363    
                         clock uncertainty           -0.035    15.327    
    SLICE_X16Y181        FDRE (Setup_fdre_C_D)       -0.047    15.280    single_cycle_riscv_0/regfile0/rf_reg[9][0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -31.189    
  -------------------------------------------------------------------
                         slack                                -15.909    

Slack (VIOLATED) :        -15.907ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.749ns  (logic 7.269ns (28.230%)  route 18.480ns (71.770%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.756    31.163    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X17Y176        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.667    15.089    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X17Y176        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[23][0]/C
                         clock pessimism              0.268    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X17Y176        FDRE (Setup_fdre_C_D)       -0.067    15.255    single_cycle_riscv_0/regfile0/rf_reg[23][0]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -31.163    
  -------------------------------------------------------------------
                         slack                                -15.907    

Slack (VIOLATED) :        -15.896ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.741ns  (logic 7.269ns (28.238%)  route 18.472ns (71.762%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.749    31.155    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X19Y179        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.671    15.093    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X19Y179        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[17][0]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X19Y179        FDRE (Setup_fdre_C_D)       -0.067    15.259    single_cycle_riscv_0/regfile0/rf_reg[17][0]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -31.155    
  -------------------------------------------------------------------
                         slack                                -15.896    

Slack (VIOLATED) :        -15.884ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.756ns  (logic 7.269ns (28.222%)  route 18.487ns (71.778%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.764    31.170    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X13Y177        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.671    15.093    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y177        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[18][0]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X13Y177        FDRE (Setup_fdre_C_D)       -0.040    15.286    single_cycle_riscv_0/regfile0/rf_reg[18][0]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -31.170    
  -------------------------------------------------------------------
                         slack                                -15.884    

Slack (VIOLATED) :        -15.876ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.745ns  (logic 7.269ns (28.234%)  route 18.476ns (71.766%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          0.756    22.035    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.124    22.159 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_8/O
                         net (fo=194, routed)         2.646    24.805    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/A1
    SLICE_X12Y128        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.929 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/SPO0
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    25.170 r  single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.241    26.411    single_cycle_riscv_0/RAM_1/mem_reg_256_383_0_0_n_11
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.298    26.709 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_11/O
                         net (fo=1, routed)           1.111    27.820    single_cycle_riscv_0/RAM_1/rf[30][0]_i_11_n_10
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.124    27.944 r  single_cycle_riscv_0/RAM_1/rf[30][0]_i_6/O
                         net (fo=1, routed)           0.000    27.944    single_cycle_riscv_0/RAM_1/rf[30][0]_i_6_n_10
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    28.182 r  single_cycle_riscv_0/RAM_1/rf_reg[30][0]_i_5/O
                         net (fo=2, routed)           1.218    29.400    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]
    SLICE_X13Y178        LUT4 (Prop_lut4_I2_O)        0.298    29.698 r  single_cycle_riscv_0/MUX_2/rf[30][0]_i_2/O
                         net (fo=1, routed)           0.584    30.282    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[0]
    SLICE_X17Y178        LUT5 (Prop_lut5_I0_O)        0.124    30.406 r  single_cycle_riscv_0/MUX_8/rf[30][0]_i_1/O
                         net (fo=30, routed)          0.753    31.159    single_cycle_riscv_0/regfile0/D[0]
    SLICE_X21Y177        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.668    15.090    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X21Y177        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[10][0]/C
                         clock pessimism              0.268    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X21Y177        FDRE (Setup_fdre_C_D)       -0.040    15.283    single_cycle_riscv_0/regfile0/rf_reg[10][0]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -31.159    
  -------------------------------------------------------------------
                         slack                                -15.876    

Slack (VIOLATED) :        -15.870ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg[24][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.733ns  (logic 7.269ns (28.248%)  route 18.464ns (71.752%))
  Logic Levels:           19  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=10 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.811     5.414    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X27Y191        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y191        FDCE (Prop_fdce_C_Q)         0.456     5.870 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[13]/Q
                         net (fo=6, routed)           1.059     6.928    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[12]
    SLICE_X26Y191        LUT4 (Prop_lut4_I1_O)        0.124     7.052 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248/O
                         net (fo=1, routed)           0.773     7.826    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_248_n_10
    SLICE_X29Y191        LUT6 (Prop_lut6_I4_O)        0.124     7.950 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_95/O
                         net (fo=96, routed)          1.100     9.050    single_cycle_riscv_0/REGISTER_FILE_1/ROM_1/p_0_in
    SLICE_X29Y189        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_99/O
                         net (fo=18, routed)          1.161    10.335    single_cycle_riscv_0/REGISTER_FILE_1/DataA[9]
    SLICE_X33Y190        LUT6 (Prop_lut6_I5_O)        0.124    10.459 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277/O
                         net (fo=1, routed)           0.713    11.172    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_277_n_10
    SLICE_X32Y190        LUT6 (Prop_lut6_I2_O)        0.124    11.296 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_106/O
                         net (fo=12, routed)          0.422    11.719    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_29
    SLICE_X31Y190        LUT2 (Prop_lut2_I1_O)        0.124    11.843 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_14/O
                         net (fo=128, routed)         1.164    13.007    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_0
    SLICE_X25Y182        MUXF7 (Prop_muxf7_S_O)       0.296    13.303 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2/O
                         net (fo=1, routed)           1.049    14.352    single_cycle_riscv_0/regfile0/s_state_reg_reg[0]_i_2_n_10
    SLICE_X24Y182        LUT6 (Prop_lut6_I0_O)        0.298    14.650 r  single_cycle_riscv_0/regfile0/s_state_reg[0]_i_1/O
                         net (fo=132, routed)         0.663    15.313    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_88_0[0]
    SLICE_X21Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.437 r  single_cycle_riscv_0/MUX_12/Result_i_32/O
                         net (fo=74, routed)          1.220    16.657    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[0]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    20.313 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=1, routed)           0.841    21.154    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.124    21.278 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36/O
                         net (fo=32, routed)          1.711    22.989    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_36_n_10
    SLICE_X51Y153        LUT6 (Prop_lut6_I4_O)        0.124    23.113 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_10_10_i_6/O
                         net (fo=192, routed)         1.664    24.777    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_10_10/A1
    SLICE_X62Y157        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    24.901 r  single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_10_10/SP.LOW/O
                         net (fo=1, routed)           0.000    24.901    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_10_10/SPO0
    SLICE_X62Y157        MUXF7 (Prop_muxf7_I0_O)      0.241    25.142 r  single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_10_10/F7.SP/O
                         net (fo=1, routed)           1.066    26.208    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_10_10_n_11
    SLICE_X53Y157        LUT6 (Prop_lut6_I0_O)        0.298    26.506 r  single_cycle_riscv_0/RAM_1/rf[30][10]_i_8/O
                         net (fo=1, routed)           0.934    27.440    single_cycle_riscv_0/RAM_1/rf[30][10]_i_8_n_10
    SLICE_X55Y155        LUT6 (Prop_lut6_I1_O)        0.124    27.564 r  single_cycle_riscv_0/RAM_1/rf[30][10]_i_5/O
                         net (fo=1, routed)           0.000    27.564    single_cycle_riscv_0/RAM_1/rf[30][10]_i_5_n_10
    SLICE_X55Y155        MUXF7 (Prop_muxf7_I0_O)      0.238    27.802 r  single_cycle_riscv_0/RAM_1/rf_reg[30][10]_i_3/O
                         net (fo=2, routed)           1.401    29.203    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_57[10]
    SLICE_X31Y178        LUT4 (Prop_lut4_I3_O)        0.298    29.501 r  single_cycle_riscv_0/REGISTER_FILE_1/rf[30][2]_i_2/O
                         net (fo=1, routed)           0.586    30.087    single_cycle_riscv_0/MUX_8/rf_reg[1][2]
    SLICE_X28Y178        LUT6 (Prop_lut6_I2_O)        0.124    30.211 r  single_cycle_riscv_0/MUX_8/rf[30][2]_i_1/O
                         net (fo=30, routed)          0.936    31.146    single_cycle_riscv_0/regfile0/D[2]
    SLICE_X26Y180        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        1.670    15.092    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X26Y180        FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[24][2]/C
                         clock pessimism              0.286    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X26Y180        FDRE (Setup_fdre_C_D)       -0.067    15.276    single_cycle_riscv_0/regfile0/rf_reg[24][2]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -31.146    
  -------------------------------------------------------------------
                         slack                                -15.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.359ns (19.423%)  route 1.489ns (80.577%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.651     1.571    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y196         FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/Q
                         net (fo=2, routed)           0.285     1.997    single_cycle_riscv_0/regfile0/rf_reg[30]_0[26]
    SLICE_X9Y197         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0/O
                         net (fo=1, routed)           0.000     2.042    single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0_n_10
    SLICE_X9Y197         MUXF7 (Prop_muxf7_I1_O)      0.065     2.107 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4/O
                         net (fo=1, routed)           0.255     2.362    single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4_n_10
    SLICE_X11Y194        LUT6 (Prop_lut6_I3_O)        0.108     2.470 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_1/O
                         net (fo=130, routed)         0.949     3.419    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/D
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.730     2.168    CLOCKGEN_0/FPGA_GlobalClock_IBUF
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.056     2.224 r  CLOCKGEN_0/mem_reg_0_127_26_26_i_1/O
                         net (fo=128, routed)         1.193     3.417    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/WCLK
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.LOW/CLK
                         clock pessimism             -0.188     3.229    
    SLICE_X8Y195         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     3.373    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.LOW
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.359ns (19.423%)  route 1.489ns (80.577%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.651     1.571    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y196         FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/Q
                         net (fo=2, routed)           0.285     1.997    single_cycle_riscv_0/regfile0/rf_reg[30]_0[26]
    SLICE_X9Y197         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0/O
                         net (fo=1, routed)           0.000     2.042    single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0_n_10
    SLICE_X9Y197         MUXF7 (Prop_muxf7_I1_O)      0.065     2.107 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4/O
                         net (fo=1, routed)           0.255     2.362    single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4_n_10
    SLICE_X11Y194        LUT6 (Prop_lut6_I3_O)        0.108     2.470 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_1/O
                         net (fo=130, routed)         0.949     3.419    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/D
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.730     2.168    CLOCKGEN_0/FPGA_GlobalClock_IBUF
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.056     2.224 r  CLOCKGEN_0/mem_reg_0_127_26_26_i_1/O
                         net (fo=128, routed)         1.193     3.417    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/WCLK
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.LOW/CLK
                         clock pessimism             -0.188     3.229    
    SLICE_X8Y195         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     3.334    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.LOW
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.359ns (19.423%)  route 1.489ns (80.577%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.651     1.571    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y196         FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/Q
                         net (fo=2, routed)           0.285     1.997    single_cycle_riscv_0/regfile0/rf_reg[30]_0[26]
    SLICE_X9Y197         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0/O
                         net (fo=1, routed)           0.000     2.042    single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0_n_10
    SLICE_X9Y197         MUXF7 (Prop_muxf7_I1_O)      0.065     2.107 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4/O
                         net (fo=1, routed)           0.255     2.362    single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4_n_10
    SLICE_X11Y194        LUT6 (Prop_lut6_I3_O)        0.108     2.470 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_1/O
                         net (fo=130, routed)         0.949     3.419    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/D
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.730     2.168    CLOCKGEN_0/FPGA_GlobalClock_IBUF
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.056     2.224 r  CLOCKGEN_0/mem_reg_0_127_26_26_i_1/O
                         net (fo=128, routed)         1.193     3.417    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/WCLK
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.HIGH/CLK
                         clock pessimism             -0.188     3.229    
    SLICE_X8Y195         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     3.330    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.527%)  route 0.267ns (65.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.652     1.572    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y152        FDRE                                         r  single_cycle_riscv_0/colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  single_cycle_riscv_0/colour_reg[6]/Q
                         net (fo=1, routed)           0.267     1.980    single_cycle_riscv_0/colour_reg_n_10_[6]
    SLICE_X13Y146        FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.840     2.005    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y146        FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[2]/C
                         clock pessimism             -0.250     1.754    
    SLICE_X13Y146        FDRE (Hold_fdre_C_D)         0.070     1.824    single_cycle_riscv_0/VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.585%)  route 0.352ns (71.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.634     1.554    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X48Y169        FDRE                                         r  single_cycle_riscv_0/colour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y169        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  single_cycle_riscv_0/colour_reg[4]/Q
                         net (fo=1, routed)           0.352     2.047    single_cycle_riscv_0/colour_reg_n_10_[4]
    SLICE_X55Y168        FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.905     2.070    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X55Y168        FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[0]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X55Y168        FDRE (Hold_fdre_C_D)         0.070     1.886    single_cycle_riscv_0/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.564     1.483    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X36Y146        FDRE                                         r  single_cycle_riscv_0/colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  single_cycle_riscv_0/colour_reg[0]/Q
                         net (fo=1, routed)           0.119     1.744    single_cycle_riscv_0/colour_reg_n_10_[0]
    SLICE_X36Y145        FDRE                                         r  single_cycle_riscv_0/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.835     2.000    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X36Y145        FDRE                                         r  single_cycle_riscv_0/VGA_B_reg[0]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X36Y145        FDRE (Hold_fdre_C_D)         0.070     1.569    single_cycle_riscv_0/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/vgainstance/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/vgainstance/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.565     1.484    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  single_cycle_riscv_0/vgainstance/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  single_cycle_riscv_0/vgainstance/h_count_reg[0]/Q
                         net (fo=7, routed)           0.123     1.748    single_cycle_riscv_0/vgainstance/h_count_reg[0]
    SLICE_X30Y106        LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  single_cycle_riscv_0/vgainstance/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    single_cycle_riscv_0/vgainstance/p_0_in__0[4]
    SLICE_X30Y106        FDRE                                         r  single_cycle_riscv_0/vgainstance/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.836     2.001    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X30Y106        FDRE                                         r  single_cycle_riscv_0/vgainstance/h_count_reg[4]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.120     1.617    single_cycle_riscv_0/vgainstance/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.359ns (19.423%)  route 1.489ns (80.577%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.651     1.571    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y196         FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/Q
                         net (fo=2, routed)           0.285     1.997    single_cycle_riscv_0/regfile0/rf_reg[30]_0[26]
    SLICE_X9Y197         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0/O
                         net (fo=1, routed)           0.000     2.042    single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0_n_10
    SLICE_X9Y197         MUXF7 (Prop_muxf7_I1_O)      0.065     2.107 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4/O
                         net (fo=1, routed)           0.255     2.362    single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4_n_10
    SLICE_X11Y194        LUT6 (Prop_lut6_I3_O)        0.108     2.470 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_1/O
                         net (fo=130, routed)         0.949     3.419    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/D
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.730     2.168    CLOCKGEN_0/FPGA_GlobalClock_IBUF
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.056     2.224 r  CLOCKGEN_0/mem_reg_0_127_26_26_i_1/O
                         net (fo=128, routed)         1.193     3.417    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/WCLK
    SLICE_X8Y195         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.HIGH/CLK
                         clock pessimism             -0.188     3.229    
    SLICE_X8Y195         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.011     3.240    single_cycle_riscv_0/RAM_1/mem_reg_384_511_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.565     1.484    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X32Y143        FDRE                                         r  single_cycle_riscv_0/colour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  single_cycle_riscv_0/colour_reg[3]/Q
                         net (fo=1, routed)           0.126     1.751    single_cycle_riscv_0/colour_reg_n_10_[3]
    SLICE_X32Y141        FDRE                                         r  single_cycle_riscv_0/VGA_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.835     2.000    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X32Y141        FDRE                                         r  single_cycle_riscv_0/VGA_B_reg[3]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X32Y141        FDRE (Hold_fdre_C_D)         0.070     1.569    single_cycle_riscv_0/VGA_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/RAM_1/mem_reg_2048_2175_26_26/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.359ns (18.617%)  route 1.569ns (81.383%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=1148, routed)        0.651     1.571    single_cycle_riscv_0/regfile0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y196         FDRE                                         r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  single_cycle_riscv_0/regfile0/rf_reg[30][26]/Q
                         net (fo=2, routed)           0.285     1.997    single_cycle_riscv_0/regfile0/rf_reg[30]_0[26]
    SLICE_X9Y197         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0/O
                         net (fo=1, routed)           0.000     2.042    single_cycle_riscv_0/regfile0/s_state_reg[26]_i_11__0_n_10
    SLICE_X9Y197         MUXF7 (Prop_muxf7_I1_O)      0.065     2.107 r  single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4/O
                         net (fo=1, routed)           0.255     2.362    single_cycle_riscv_0/regfile0/s_state_reg_reg[26]_i_4_n_10
    SLICE_X11Y194        LUT6 (Prop_lut6_I3_O)        0.108     2.470 r  single_cycle_riscv_0/regfile0/s_state_reg[26]_i_1/O
                         net (fo=130, routed)         1.029     3.499    single_cycle_riscv_0/RAM_1/mem_reg_2048_2175_26_26/D
    SLICE_X8Y194         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_2048_2175_26_26/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.730     2.168    CLOCKGEN_0/FPGA_GlobalClock_IBUF
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.056     2.224 r  CLOCKGEN_0/mem_reg_0_127_26_26_i_1/O
                         net (fo=128, routed)         1.126     3.350    single_cycle_riscv_0/RAM_1/mem_reg_2048_2175_26_26/WCLK
    SLICE_X8Y194         RAMD64E                                      r  single_cycle_riscv_0/RAM_1/mem_reg_2048_2175_26_26/SP.LOW/CLK
                         clock pessimism             -0.188     3.162    
    SLICE_X8Y194         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     3.306    single_cycle_riscv_0/RAM_1/mem_reg_2048_2175_26_26/SP.LOW
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   mem_reg_0_127_0_0_i_1/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   n_0_2574_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   n_1_2575_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   n_2_2576_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   n_3_2582_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   n_4_2584_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   n_5_2586_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   n_6_2588_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8   n_7_2590_BUFG_inst/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y187   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_25_25/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y187   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_25_25/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y187   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_25_25/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y187   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_25_25/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y138    single_cycle_riscv_0/RAM_1/mem_reg_2560_2687_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y138    single_cycle_riscv_0/RAM_1/mem_reg_2560_2687_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y138    single_cycle_riscv_0/RAM_1/mem_reg_2560_2687_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y138    single_cycle_riscv_0/RAM_1/mem_reg_2560_2687_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y156   single_cycle_riscv_0/RAM_1/mem_reg_512_639_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y156   single_cycle_riscv_0/RAM_1/mem_reg_512_639_13_13/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y159   single_cycle_riscv_0/RAM_1/mem_reg_3072_3199_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y159   single_cycle_riscv_0/RAM_1/mem_reg_3072_3199_5_5/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y159   single_cycle_riscv_0/RAM_1/mem_reg_3072_3199_5_5/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y159   single_cycle_riscv_0/RAM_1/mem_reg_3072_3199_5_5/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y161   single_cycle_riscv_0/RAM_1/mem_reg_384_511_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y161   single_cycle_riscv_0/RAM_1/mem_reg_384_511_5_5/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y161   single_cycle_riscv_0/RAM_1/mem_reg_384_511_5_5/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y161   single_cycle_riscv_0/RAM_1/mem_reg_384_511_5_5/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y159   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y159   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_5_5/DP.LOW/CLK



