# Non-core-specific verification documents for the CORE-V family of RISC-V cores
* **OpenHWGroupWorkflow**: Discussion document to develop the highly distributed, collabraitve workflow used by the openHW Group and its members.
* **StateOfCoresVerif**: a review of the verification status of previous generations of RISC-V cores.
