<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C control"><meta name="keywords" content="rust, rustlang, rust-lang, i2c_ctrl"><title>psoc6_01_pac::scb5::i2c_ctrl - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module i2c_ctrl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="i2c_ctrl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">scb5</a>::<wbr><a class="mod" href="#">i2c_ctrl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/scb5/i2c_ctrl.rs.html#1-614" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.HIGH_PHASE_OVS_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::HIGH_PHASE_OVS_R struct">HIGH_PHASE_OVS_R</a></td><td class="docblock-short"><p>Field <code>HIGH_PHASE_OVS</code> reader - Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 peripheral clock periods constitute the high phase of a bit period. The valid range is [5, 15]
with input signal median filtering and [4, 15]
without input signal median filtering. The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be &gt;= 6 IP clock cycles and &lt;= 16 IP clock cycles. Without input signal median filtering, the IF high time should be &gt;= 5 IP clock cycles and &lt;= 16 IP clock cycles.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.HIGH_PHASE_OVS_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::HIGH_PHASE_OVS_W struct">HIGH_PHASE_OVS_W</a></td><td class="docblock-short"><p>Field <code>HIGH_PHASE_OVS</code> writer - Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 peripheral clock periods constitute the high phase of a bit period. The valid range is [5, 15]
with input signal median filtering and [4, 15]
without input signal median filtering. The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be &gt;= 6 IP clock cycles and &lt;= 16 IP clock cycles. Without input signal median filtering, the IF high time should be &gt;= 5 IP clock cycles and &lt;= 16 IP clock cycles.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.I2C_CTRL_SPEC.html" title="psoc6_01_pac::scb5::i2c_ctrl::I2C_CTRL_SPEC struct">I2C_CTRL_SPEC</a></td><td class="docblock-short"><p>I2C control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LOOPBACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::LOOPBACK_R struct">LOOPBACK_R</a></td><td class="docblock-short"><p>Field <code>LOOPBACK</code> reader - Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When ‘0’, the I2C SCL and SDA lines are connected to the I2C SCL and SDA pins. When ‘1’, I2C SCL and SDA lines are routed internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LOOPBACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::LOOPBACK_W struct">LOOPBACK_W</a></td><td class="docblock-short"><p>Field <code>LOOPBACK</code> writer - Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When ‘0’, the I2C SCL and SDA lines are connected to the I2C SCL and SDA pins. When ‘1’, I2C SCL and SDA lines are routed internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LOW_PHASE_OVS_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::LOW_PHASE_OVS_R struct">LOW_PHASE_OVS_R</a></td><td class="docblock-short"><p>Field <code>LOW_PHASE_OVS</code> reader - Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 peripheral clock periods constitute the low phase of a bit period. The valid range is [7, 15]
with input signal median filtering and [6, 15]
without input signal median filtering. The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular (no stretching) interface (IF) low time to guarantee functional correct behavior. With input signal median filtering, the IF low time should be &gt;= 8 IP clock cycles and &lt;= 16 IP clock cycles. Without input signal median filtering, the IF low time should be &gt;= 7 IP clock cycles and &lt;= 16 IP clock cycles.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LOW_PHASE_OVS_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::LOW_PHASE_OVS_W struct">LOW_PHASE_OVS_W</a></td><td class="docblock-short"><p>Field <code>LOW_PHASE_OVS</code> writer - Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 peripheral clock periods constitute the low phase of a bit period. The valid range is [7, 15]
with input signal median filtering and [6, 15]
without input signal median filtering. The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular (no stretching) interface (IF) low time to guarantee functional correct behavior. With input signal median filtering, the IF low time should be &gt;= 8 IP clock cycles and &lt;= 16 IP clock cycles. Without input signal median filtering, the IF low time should be &gt;= 7 IP clock cycles and &lt;= 16 IP clock cycles.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MASTER_MODE_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::MASTER_MODE_R struct">MASTER_MODE_R</a></td><td class="docblock-short"><p>Field <code>MASTER_MODE</code> reader - Master mode enabled (‘1’) or not (‘0’). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MASTER_MODE_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::MASTER_MODE_W struct">MASTER_MODE_W</a></td><td class="docblock-short"><p>Field <code>MASTER_MODE</code> writer - Master mode enabled (‘1’) or not (‘0’). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.M_NOT_READY_DATA_NACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::M_NOT_READY_DATA_NACK_R struct">M_NOT_READY_DATA_NACK_R</a></td><td class="docblock-short"><p>Field <code>M_NOT_READY_DATA_NACK</code> reader - When ‘1’, a received data element byte the master is immediately NACK’d when the receiver FIFO is full. When ‘0’, clock stretching is used instead (till the receiver FIFO is no longer full).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.M_NOT_READY_DATA_NACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::M_NOT_READY_DATA_NACK_W struct">M_NOT_READY_DATA_NACK_W</a></td><td class="docblock-short"><p>Field <code>M_NOT_READY_DATA_NACK</code> writer - When ‘1’, a received data element byte the master is immediately NACK’d when the receiver FIFO is full. When ‘0’, clock stretching is used instead (till the receiver FIFO is no longer full).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.M_READY_DATA_ACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::M_READY_DATA_ACK_R struct">M_READY_DATA_ACK_R</a></td><td class="docblock-short"><p>Field <code>M_READY_DATA_ACK</code> reader - When ‘1’, a received data element by the master is immediately ACK’d when the receiver FIFO is not full.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.M_READY_DATA_ACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::M_READY_DATA_ACK_W struct">M_READY_DATA_ACK_W</a></td><td class="docblock-short"><p>Field <code>M_READY_DATA_ACK</code> writer - When ‘1’, a received data element by the master is immediately ACK’d when the receiver FIFO is not full.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::scb5::i2c_ctrl::R struct">R</a></td><td class="docblock-short"><p>Register <code>I2C_CTRL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SLAVE_MODE_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::SLAVE_MODE_R struct">SLAVE_MODE_R</a></td><td class="docblock-short"><p>Field <code>SLAVE_MODE</code> reader - Slave mode enabled (‘1’) or not (‘0’).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SLAVE_MODE_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::SLAVE_MODE_W struct">SLAVE_MODE_W</a></td><td class="docblock-short"><p>Field <code>SLAVE_MODE</code> writer - Slave mode enabled (‘1’) or not (‘0’).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_GENERAL_IGNORE_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_GENERAL_IGNORE_R struct">S_GENERAL_IGNORE_R</a></td><td class="docblock-short"><p>Field <code>S_GENERAL_IGNORE</code> reader - When ‘1’, a received general call slave address is immediately NACK’d (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_GENERAL_IGNORE_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_GENERAL_IGNORE_W struct">S_GENERAL_IGNORE_W</a></td><td class="docblock-short"><p>Field <code>S_GENERAL_IGNORE</code> writer - When ‘1’, a received general call slave address is immediately NACK’d (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_NOT_READY_ADDR_NACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_NOT_READY_ADDR_NACK_R struct">S_NOT_READY_ADDR_NACK_R</a></td><td class="docblock-short"><p>Field <code>S_NOT_READY_ADDR_NACK</code> reader - For internally clocked logic (EC_AM is ‘0’ and EC_OP is ‘0’) on an address match or general call address (and S_GENERAL_IGNORE is ‘0’). Only used when: - EC_AM is ‘0’, EC_OP is ‘0’ and non EZ mode. Functionality is as follows: - 1: a received (matching) slave address is immediately NACK’d when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full). For externally clocked logic (EC_AM is ‘1’) on an address match or general call address (and S_GENERAL_IGNORE is ‘0’). Only used when (NOT used when EC_AM is ‘1’ and EC_OP is ‘1’ and address match and EZ mode): - EC_AM is ‘1’ and EC_OP is ‘0’. - EC_AM is ‘1’ and general call address match. - EC_AM is ‘1’ and non EZ mode. Functionality is as follows: - 1: a received (matching or general) slave address is always immediately NACK’d. There are two possibilities: 1). the internally clocked logic is enabled (we are in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2). the internally clocked logic is not enabled (we are in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode). - 0: clock stretching is performed (till the internally clocked logic takes over). The internally clocked logic will handle the ongoing transfer as soon as it is enabled.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_NOT_READY_ADDR_NACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_NOT_READY_ADDR_NACK_W struct">S_NOT_READY_ADDR_NACK_W</a></td><td class="docblock-short"><p>Field <code>S_NOT_READY_ADDR_NACK</code> writer - For internally clocked logic (EC_AM is ‘0’ and EC_OP is ‘0’) on an address match or general call address (and S_GENERAL_IGNORE is ‘0’). Only used when: - EC_AM is ‘0’, EC_OP is ‘0’ and non EZ mode. Functionality is as follows: - 1: a received (matching) slave address is immediately NACK’d when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full). For externally clocked logic (EC_AM is ‘1’) on an address match or general call address (and S_GENERAL_IGNORE is ‘0’). Only used when (NOT used when EC_AM is ‘1’ and EC_OP is ‘1’ and address match and EZ mode): - EC_AM is ‘1’ and EC_OP is ‘0’. - EC_AM is ‘1’ and general call address match. - EC_AM is ‘1’ and non EZ mode. Functionality is as follows: - 1: a received (matching or general) slave address is always immediately NACK’d. There are two possibilities: 1). the internally clocked logic is enabled (we are in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2). the internally clocked logic is not enabled (we are in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode). - 0: clock stretching is performed (till the internally clocked logic takes over). The internally clocked logic will handle the ongoing transfer as soon as it is enabled.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_NOT_READY_DATA_NACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_NOT_READY_DATA_NACK_R struct">S_NOT_READY_DATA_NACK_R</a></td><td class="docblock-short"><p>Field <code>S_NOT_READY_DATA_NACK</code> reader - For internally clocked logic only. Only used when: - non EZ mode. Functionality is as follows: - 1: a received data element byte the slave is immediately NACK’d when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_NOT_READY_DATA_NACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_NOT_READY_DATA_NACK_W struct">S_NOT_READY_DATA_NACK_W</a></td><td class="docblock-short"><p>Field <code>S_NOT_READY_DATA_NACK</code> writer - For internally clocked logic only. Only used when: - non EZ mode. Functionality is as follows: - 1: a received data element byte the slave is immediately NACK’d when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_READY_ADDR_ACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_READY_ADDR_ACK_R struct">S_READY_ADDR_ACK_R</a></td><td class="docblock-short"><p>Field <code>S_READY_ADDR_ACK</code> reader - When ‘1’, a received (matching) slave address is immediately ACK’d when the receiver FIFO is not full. In EZ mode, this field should be set to ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_READY_ADDR_ACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_READY_ADDR_ACK_W struct">S_READY_ADDR_ACK_W</a></td><td class="docblock-short"><p>Field <code>S_READY_ADDR_ACK</code> writer - When ‘1’, a received (matching) slave address is immediately ACK’d when the receiver FIFO is not full. In EZ mode, this field should be set to ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_READY_DATA_ACK_R.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_READY_DATA_ACK_R struct">S_READY_DATA_ACK_R</a></td><td class="docblock-short"><p>Field <code>S_READY_DATA_ACK</code> reader - When ‘1’, a received data element by the slave is immediately ACK’d when the receiver FIFO is not full. In EZ mode, this field should be set to ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.S_READY_DATA_ACK_W.html" title="psoc6_01_pac::scb5::i2c_ctrl::S_READY_DATA_ACK_W struct">S_READY_DATA_ACK_W</a></td><td class="docblock-short"><p>Field <code>S_READY_DATA_ACK</code> writer - When ‘1’, a received data element by the slave is immediately ACK’d when the receiver FIFO is not full. In EZ mode, this field should be set to ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::scb5::i2c_ctrl::W struct">W</a></td><td class="docblock-short"><p>Register <code>I2C_CTRL</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>