#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e7906fb9d0 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v000001e7907b5420_0 .var "btn1", 0 0;
v000001e7907b3760_0 .var "btn2", 0 0;
v000001e7907b4ac0_0 .var "clk", 0 0;
v000001e7907b3e40_0 .var/i "i", 31 0;
v000001e7907b34e0_0 .net "led", 5 0, v000001e7907b2e00_0;  1 drivers
v000001e7907b3800_0 .var "reset", 0 0;
S_000001e79059bc40 .scope module, "TOP" "top" 2 13, 3 3 0, S_000001e7906fb9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "led";
    .port_info 2 /INOUT 1 "io_sda";
    .port_info 3 /OUTPUT 1 "io_scl";
    .port_info 4 /OUTPUT 1 "LCD_CLK";
    .port_info 5 /OUTPUT 1 "LCD_HYNC";
    .port_info 6 /OUTPUT 1 "LCD_SYNC";
    .port_info 7 /OUTPUT 1 "LCD_DEN";
    .port_info 8 /OUTPUT 5 "LCD_R";
    .port_info 9 /OUTPUT 6 "LCD_G";
    .port_info 10 /OUTPUT 5 "LCD_B";
    .port_info 11 /INPUT 1 "flashMiso";
    .port_info 12 /OUTPUT 1 "flashClk";
    .port_info 13 /OUTPUT 1 "flashMosi";
    .port_info 14 /OUTPUT 1 "flashCs";
    .port_info 15 /INPUT 1 "btn1";
    .port_info 16 /INPUT 1 "btn2";
P_000001e79054a340 .param/l "STATE_DEBOUNCE" 1 3 225, +C4<00000000000000000000000000000010>;
P_000001e79054a378 .param/l "STATE_INIT" 1 3 223, +C4<00000000000000000000000000000000>;
P_000001e79054a3b0 .param/l "STATE_START" 1 3 226, +C4<00000000000000000000000000000011>;
P_000001e79054a3e8 .param/l "STATE_WAITING_BUTTON" 1 3 224, +C4<00000000000000000000000000000001>;
L_000001e7906e6680 .functor BUFZ 1, v000001e7907b4ac0_0, C4<0>, C4<0>, C4<0>;
L_000001e7907b60d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6140 .functor XNOR 1, v000001e7907b2ae0_0, L_000001e7907b60d8, C4<0>, C4<0>;
L_000001e7907b7680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6fb0 .functor XNOR 1, L_000001e790812610, L_000001e7907b7680, C4<0>, C4<0>;
L_000001e7907b76c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e4b60 .functor XNOR 1, L_000001e790812b10, L_000001e7907b76c8, C4<0>, C4<0>;
L_000001e7907b7710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e32e0 .functor XNOR 1, L_000001e7908121b0, L_000001e7907b7710, C4<0>, C4<0>;
o000001e79074a748 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001e7907ad450_0 .net "LCD_B", 4 0, o000001e79074a748;  0 drivers
o000001e79074a778 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7907b2220_0 .net "LCD_CLK", 0 0, o000001e79074a778;  0 drivers
o000001e79074a7a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7907b1fa0_0 .net "LCD_DEN", 0 0, o000001e79074a7a8;  0 drivers
o000001e79074a7d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000001e7907b1dc0_0 .net "LCD_G", 5 0, o000001e79074a7d8;  0 drivers
o000001e79074a808 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7907b1e60_0 .net "LCD_HYNC", 0 0, o000001e79074a808;  0 drivers
o000001e79074a838 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001e7907b1640_0 .net "LCD_R", 4 0, o000001e79074a838;  0 drivers
o000001e79074a868 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7907b1140_0 .net "LCD_SYNC", 0 0, o000001e79074a868;  0 drivers
v000001e7907b0f60_0 .net "PC", 31 0, L_000001e7906e5c70;  1 drivers
v000001e7907b2680_0 .net *"_ivl_13", 7 0, L_000001e790811fd0;  1 drivers
L_000001e7907b7488 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e7907b25e0_0 .net *"_ivl_17", 23 0, L_000001e7907b7488;  1 drivers
v000001e7907b2720_0 .net/2u *"_ivl_2", 0 0, L_000001e7907b60d8;  1 drivers
v000001e7907b3080_0 .net *"_ivl_24", 0 0, L_000001e790812610;  1 drivers
v000001e7907b16e0_0 .net/2u *"_ivl_25", 0 0, L_000001e7907b7680;  1 drivers
v000001e7907b1c80_0 .net *"_ivl_27", 0 0, L_000001e7906e6fb0;  1 drivers
v000001e7907b18c0_0 .net *"_ivl_30", 7 0, L_000001e790810e50;  1 drivers
v000001e7907b15a0_0 .net *"_ivl_32", 0 0, L_000001e790812b10;  1 drivers
v000001e7907b0e20_0 .net/2u *"_ivl_33", 0 0, L_000001e7907b76c8;  1 drivers
v000001e7907b1f00_0 .net *"_ivl_35", 0 0, L_000001e7906e4b60;  1 drivers
v000001e7907b1320_0 .net *"_ivl_38", 7 0, L_000001e790812cf0;  1 drivers
v000001e7907b13c0_0 .net *"_ivl_4", 0 0, L_000001e7906e6140;  1 drivers
v000001e7907b1000_0 .net *"_ivl_40", 0 0, L_000001e7908121b0;  1 drivers
v000001e7907b10a0_0 .net/2u *"_ivl_41", 0 0, L_000001e7907b7710;  1 drivers
v000001e7907b0ec0_0 .net *"_ivl_43", 0 0, L_000001e7906e32e0;  1 drivers
v000001e7907b0ce0_0 .net *"_ivl_46", 7 0, L_000001e7908126b0;  1 drivers
v000001e7907b0d80_0 .net *"_ivl_48", 7 0, L_000001e790813010;  1 drivers
v000001e7907b1780_0 .net *"_ivl_49", 7 0, L_000001e7908122f0;  1 drivers
v000001e7907b22c0_0 .net *"_ivl_51", 7 0, L_000001e790811850;  1 drivers
v000001e7907b2400_0 .net "btn1", 0 0, v000001e7907b5420_0;  1 drivers
v000001e7907b2a40_0 .net "btn2", 0 0, v000001e7907b3760_0;  1 drivers
v000001e7907b29a0_0 .net "btn_out", 0 0, v000001e7907218c0_0;  1 drivers
v000001e7907b2fe0_0 .net "btn_ren", 0 0, v000001e790721500_0;  1 drivers
v000001e7907b27c0_0 .net "byte_select", 3 0, L_000001e7906e4f50;  1 drivers
v000001e7907b1d20_0 .net "clk", 0 0, v000001e7907b4ac0_0;  1 drivers
v000001e7907b2ae0_0 .var "clk_btn", 0 0;
v000001e7907b2b80_0 .net "clkout", 0 0, L_000001e7906e6680;  1 drivers
v000001e7907b11e0_0 .var "counter", 23 0;
v000001e7907b2040_0 .net "counter1M", 31 0, v000001e7907220e0_0;  1 drivers
v000001e7907b0920_0 .net "counter27M", 31 0, v000001e7906dd8a0_0;  1 drivers
v000001e7907b1820_0 .net "cpu_clk", 0 0, L_000001e7907b3d00;  1 drivers
v000001e7907b2540_0 .var "cpuclk", 0 0;
v000001e7907b2ea0_0 .net "data_addr", 31 0, L_000001e7907b4980;  1 drivers
v000001e7907b1960_0 .net "data_read", 31 0, v000001e790721d20_0;  1 drivers
v000001e7907b24a0_0 .net "data_to_write", 31 0, L_000001e7906e6370;  1 drivers
o000001e79074ace8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7907b0b00_0 .net "debug", 0 0, o000001e79074ace8;  0 drivers
v000001e7907b1a00_0 .net "error", 0 0, v000001e7907acaf0_0;  1 drivers
v000001e7907b2c20_0 .net "flashClk", 0 0, v000001e7907a8180_0;  1 drivers
v000001e7907b2180_0 .net "flashCs", 0 0, v000001e7907a6f60_0;  1 drivers
o000001e790748978 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7907b2f40_0 .net "flashMiso", 0 0, o000001e790748978;  0 drivers
v000001e7907b1280_0 .net "flashMosi", 0 0, v000001e7907a6560_0;  1 drivers
v000001e7907b1460_0 .net "flash_data_out", 31 0, v000001e7907a89a0_0;  1 drivers
v000001e7907b09c0_0 .net "flash_ren", 0 0, v000001e790722040_0;  1 drivers
v000001e7907b20e0_0 .net "flash_wen", 0 0, v000001e790722180_0;  1 drivers
v000001e7907b1500_0 .var "holdWEN", 4 0;
v000001e7907b0ba0_0 .net "instr", 31 0, v000001e7907a9d00_0;  1 drivers
v000001e7907b1aa0_0 .net "io_scl", 0 0, L_000001e7906e36d0;  1 drivers
v000001e7907b0c40_0 .net "io_sda", 0 0, L_000001e790812930;  1 drivers
v000001e7907b2e00_0 .var "led", 5 0;
v000001e7907b2860_0 .net "memReady", 0 0, v000001e7907a9ee0_0;  1 drivers
v000001e7907b2900_0 .net "mem_ren", 0 0, v000001e790720ce0_0;  1 drivers
v000001e7907b0a60_0 .net "mem_wen", 0 0, v000001e790721dc0_0;  1 drivers
v000001e7907b2360_0 .net "memory_out", 31 0, v000001e7907a9440_0;  1 drivers
v000001e7907b1b40_0 .net "overflow", 0 0, L_000001e7907b0380;  1 drivers
v000001e7907b2cc0_0 .net "pixelAddress", 9 0, L_000001e7908118f0;  1 drivers
v000001e7907b2d60_0 .net "pixelData", 7 0, L_000001e7906e6f40;  1 drivers
v000001e7907b1be0_0 .net "ren", 0 0, L_000001e7906e5ff0;  1 drivers
v000001e7907b43e0_0 .var "reset", 0 0;
v000001e7907b4480_0 .net "screen_ren", 0 0, v000001e790720f60_0;  1 drivers
v000001e7907b5880_0 .net "screen_wen", 0 0, v000001e790721000_0;  1 drivers
v000001e7907b3ee0_0 .var "state", 2 0;
v000001e7907b4520_0 .var "txCounter", 22 0;
v000001e7907b3bc0_0 .net "wen", 0 0, L_000001e7906e61b0;  1 drivers
E_000001e79070bc00 .event posedge, v000001e7907b2b80_0;
L_000001e7907b3d00 .functor MUXZ 1, L_000001e7906e6680, v000001e7907b2540_0, L_000001e7906e6140, C4<>;
L_000001e790810950 .part L_000001e7906e5c70, 2, 18;
L_000001e790810ef0 .part L_000001e7907b4980, 2, 18;
L_000001e790811fd0 .part L_000001e7907b4980, 0, 8;
L_000001e7908124d0 .concat [ 8 24 0 0], L_000001e790811fd0, L_000001e7907b7488;
L_000001e7908129d0 .part L_000001e7907b4980, 0, 8;
L_000001e790812110 .part L_000001e7907b4980, 0, 6;
L_000001e790812610 .part L_000001e7906e4f50, 0, 1;
L_000001e790810e50 .part L_000001e7906e6370, 0, 8;
L_000001e790812b10 .part L_000001e7906e4f50, 1, 1;
L_000001e790812cf0 .part L_000001e7906e6370, 8, 8;
L_000001e7908121b0 .part L_000001e7906e4f50, 2, 1;
L_000001e7908126b0 .part L_000001e7906e6370, 16, 8;
L_000001e790813010 .part L_000001e7906e6370, 24, 8;
L_000001e7908122f0 .functor MUXZ 8, L_000001e790813010, L_000001e7908126b0, L_000001e7906e32e0, C4<>;
L_000001e790811850 .functor MUXZ 8, L_000001e7908122f0, L_000001e790812cf0, L_000001e7906e4b60, C4<>;
L_000001e7908127f0 .functor MUXZ 8, L_000001e790811850, L_000001e790810e50, L_000001e7906e6fb0, C4<>;
S_000001e7905ccdd0 .scope module, "bm" "buttonModule" 3 105, 4 1 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn1";
    .port_info 2 /INPUT 1 "btn2";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /OUTPUT 1 "data_out";
P_000001e790598c70 .param/l "STATE_DEBOUNCE" 1 4 10, C4<01>;
P_000001e790598ca8 .param/l "STATE_IDLE" 1 4 9, C4<00>;
v000001e7907207e0_0 .net "address", 31 0, L_000001e7908124d0;  1 drivers
v000001e790720a60_0 .net "btn1", 0 0, v000001e7907b5420_0;  alias, 1 drivers
v000001e790721780_0 .var "btn1reg", 0 0;
v000001e790720560_0 .net "btn2", 0 0, v000001e7907b3760_0;  alias, 1 drivers
v000001e790720ec0_0 .var "btn2reg", 0 0;
v000001e790720600_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7907218c0_0 .var "data_out", 0 0;
v000001e7907211e0_0 .net "ren", 0 0, v000001e790721500_0;  alias, 1 drivers
v000001e790721c80_0 .var "state", 1 0;
v000001e790720c40_0 .var "txCounter", 21 0;
E_000001e79070b500 .event posedge, v000001e790720600_0;
S_000001e7905ccf60 .scope module, "bu" "bus" 3 70, 5 3 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "data_addr";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 1 "btn_out";
    .port_info 6 /INPUT 32 "memory_out";
    .port_info 7 /INPUT 32 "flash_out";
    .port_info 8 /INPUT 32 "counter27M";
    .port_info 9 /INPUT 32 "counter1M";
    .port_info 10 /OUTPUT 1 "mem_ren";
    .port_info 11 /OUTPUT 1 "mem_wen";
    .port_info 12 /OUTPUT 1 "screen_ren";
    .port_info 13 /OUTPUT 1 "screen_wen";
    .port_info 14 /OUTPUT 1 "flash_ren";
    .port_info 15 /OUTPUT 1 "flash_wen";
    .port_info 16 /OUTPUT 1 "btn_ren";
    .port_info 17 /OUTPUT 32 "data_out";
v000001e790721960_0 .net "PC", 31 0, L_000001e7906e5c70;  alias, 1 drivers
v000001e790720ba0_0 .net "btn_out", 0 0, v000001e7907218c0_0;  alias, 1 drivers
v000001e790721500_0 .var "btn_ren", 0 0;
v000001e790720880_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e790721a00_0 .net "counter1M", 31 0, v000001e7907220e0_0;  alias, 1 drivers
v000001e790721aa0_0 .net "counter27M", 31 0, v000001e7906dd8a0_0;  alias, 1 drivers
v000001e790721be0_0 .net "data_addr", 31 0, L_000001e7907b4980;  alias, 1 drivers
v000001e790721d20_0 .var "data_out", 31 0;
v000001e7907209c0_0 .net "flash_out", 31 0, v000001e7907a89a0_0;  alias, 1 drivers
v000001e790722040_0 .var "flash_ren", 0 0;
v000001e790722180_0 .var "flash_wen", 0 0;
v000001e790720ce0_0 .var "mem_ren", 0 0;
v000001e790721dc0_0 .var "mem_wen", 0 0;
v000001e790720d80_0 .net "memory_out", 31 0, v000001e7907a9440_0;  alias, 1 drivers
v000001e790721f00_0 .net "ren", 0 0, L_000001e7906e5ff0;  alias, 1 drivers
v000001e790720f60_0 .var "screen_ren", 0 0;
v000001e790721000_0 .var "screen_wen", 0 0;
v000001e790721140_0 .net "wen", 0 0, L_000001e7906e61b0;  alias, 1 drivers
E_000001e79070bd40/0 .event anyedge, v000001e790721be0_0, v000001e790721140_0, v000001e790720d80_0, v000001e790721f00_0;
E_000001e79070bd40/1 .event anyedge, v000001e7907218c0_0, v000001e790721a00_0, v000001e790721aa0_0, v000001e7907209c0_0;
E_000001e79070bd40 .event/or E_000001e79070bd40/0, E_000001e79070bd40/1;
S_000001e790567370 .scope module, "counter1mhz" "cpuTimer" 3 192, 6 1 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "counter";
P_000001e79070be80 .param/l "DIVISION" 0 6 6, +C4<00000000000000000000000000011011>;
v000001e790721320_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7907220e0_0 .var "counter", 31 0;
v000001e7907213c0_0 .net "reset", 0 0, v000001e7907b43e0_0;  1 drivers
v000001e7906de200_0 .var "subCounter", 10 0;
E_000001e79070f280/0 .event negedge, v000001e7907213c0_0;
E_000001e79070f280/1 .event posedge, v000001e790720600_0;
E_000001e79070f280 .event/or E_000001e79070f280/0, E_000001e79070f280/1;
S_000001e790567500 .scope module, "counter27mhz" "cpuTimer" 3 199, 6 1 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "counter";
P_000001e790712b00 .param/l "DIVISION" 0 6 6, +C4<00000000000000000000000000000001>;
v000001e7906de3e0_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7906dd8a0_0 .var "counter", 31 0;
v000001e7906dda80_0 .net "reset", 0 0, v000001e7907b43e0_0;  alias, 1 drivers
v000001e7906ddee0_0 .var "subCounter", 10 0;
S_000001e79053ca80 .scope module, "cpu_1" "cpu" 3 51, 7 9 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 32 "PC_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "data_addr";
    .port_info 6 /OUTPUT 1 "ren";
    .port_info 7 /OUTPUT 1 "wen";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 32 "data_in";
    .port_info 10 /OUTPUT 4 "byte_select";
    .port_info 11 /INPUT 1 "memReady";
L_000001e7906e5c70 .functor BUFZ 32, v000001e7907a0220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7906e5ea0 .functor BUFZ 32, v000001e7907a9d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7907b6120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e4d90 .functor XNOR 1, L_000001e7906e5ff0, L_000001e7907b6120, C4<0>, C4<0>;
L_000001e7906e5ff0 .functor BUFZ 1, v000001e7907a1620_0, C4<0>, C4<0>, C4<0>;
L_000001e7906e61b0 .functor BUFZ 1, v000001e7907a0fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e7906e6370 .functor BUFZ 32, v000001e79079c660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7906e63e0 .functor BUFZ 32, v000001e790721d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7906e4f50 .functor BUFZ 4, v000001e79079b1c0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e7907b61b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6450 .functor XNOR 1, L_000001e790811030, L_000001e7907b61b0, C4<0>, C4<0>;
L_000001e7907b61f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e7906e67d0 .functor XNOR 1, v000001e7907931a0_0, L_000001e7907b61f8, C4<0>, C4<0>;
L_000001e7907b65e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6ae0 .functor XNOR 1, v000001e7907a14e0_0, L_000001e7907b65e8, C4<0>, C4<0>;
L_000001e7907b6630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6a00 .functor XNOR 1, v000001e7907a0360_0, L_000001e7907b6630, C4<0>, C4<0>;
L_000001e7907b6678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6c30 .functor XNOR 1, v000001e7907a11c0_0, L_000001e7907b6678, C4<0>, C4<0>;
L_000001e7906e68b0 .functor OR 1, L_000001e7906e6a00, L_000001e7906e6c30, C4<0>, C4<0>;
L_000001e7907b6708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6990 .functor XNOR 1, v000001e7907a16c0_0, L_000001e7907b6708, C4<0>, C4<0>;
L_000001e7907b6750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6ca0 .functor XNOR 1, v000001e7907a11c0_0, L_000001e7907b6750, C4<0>, C4<0>;
L_000001e7907b7290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6bc0 .functor XNOR 1, v000001e7907a1760_0, L_000001e7907b7290, C4<0>, C4<0>;
L_000001e7907b7440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6a70 .functor XNOR 1, v000001e7907a13a0_0, L_000001e7907b7440, C4<0>, C4<0>;
v000001e79079cd40_0 .net "ALUInA", 31 0, L_000001e7907b59c0;  1 drivers
v000001e79079be40_0 .net "ALUInB", 31 0, L_000001e7907b5920;  1 drivers
v000001e79079bf80_0 .net "ALUOp", 3 0, v000001e7906deca0_0;  1 drivers
v000001e79079c480_0 .net "ALUOut", 31 0, L_000001e7908113f0;  1 drivers
v000001e79079c020_0 .net "ALUSrc", 0 0, v000001e790793380_0;  1 drivers
v000001e79079c160_0 .net "ALUcntrl", 2 0, v000001e790793420_0;  1 drivers
v000001e7907a0c20_0 .net "Branch", 0 0, v000001e790793ce0_0;  1 drivers
v000001e7907a1a80_0 .net "BranchALUOut", 31 0, L_000001e7907b5a60;  1 drivers
v000001e7907a1580_0 .net "BranchInA", 31 0, L_000001e7907b5ce0;  1 drivers
v000001e7907a2840_0 .net "DMemOut", 31 0, L_000001e7906e63e0;  1 drivers
v000001e7907a1f80_0 .var "EXMEM_ALUOut", 31 0;
v000001e7907a2660_0 .var "EXMEM_Branch", 0 0;
v000001e7907a0b80_0 .var "EXMEM_BranchALUOut", 31 0;
v000001e7907a1bc0_0 .var "EXMEM_JumpJALR", 0 0;
v000001e7907a0ea0_0 .var "EXMEM_MemRead", 0 0;
v000001e7907a2700_0 .var "EXMEM_MemToReg", 0 0;
v000001e7907a0fe0_0 .var "EXMEM_MemWrite", 0 0;
v000001e7907a0f40_0 .var "EXMEM_MemWriteData", 31 0;
v000001e7907a00e0_0 .var "EXMEM_RegWrite", 0 0;
v000001e7907a2020_0 .var "EXMEM_RegWriteAddr", 4 0;
v000001e7907a23e0_0 .var "EXMEM_Zero", 0 0;
v000001e7907a05e0_0 .var "EXMEM_funct3", 2 0;
v000001e7907a16c0_0 .var "IDEX_ALUSrc", 0 0;
v000001e7907a1ee0_0 .var "IDEX_ALUcntrl", 2 0;
v000001e7907a1080_0 .var "IDEX_Branch", 0 0;
v000001e7907a0360_0 .var "IDEX_Jump", 0 0;
v000001e7907a11c0_0 .var "IDEX_JumpJALR", 0 0;
v000001e7907a1620_0 .var "IDEX_MemRead", 0 0;
v000001e7907a1b20_0 .var "IDEX_MemToReg", 0 0;
v000001e7907a18a0_0 .var "IDEX_MemWrite", 0 0;
v000001e7907a0680_0 .var "IDEX_PC", 31 0;
v000001e7907a1760_0 .var "IDEX_RegDst", 0 0;
v000001e7907a1120_0 .var "IDEX_RegWrite", 0 0;
v000001e7907a0400_0 .var "IDEX_funct3", 2 0;
v000001e7907a1940_0 .var "IDEX_funct7", 6 0;
v000001e7907a14e0_0 .var "IDEX_inA_is_PC", 0 0;
v000001e7907a1260_0 .var "IDEX_instr_rd", 4 0;
v000001e7907a19e0_0 .var "IDEX_instr_rs1", 4 0;
v000001e7907a1800_0 .var "IDEX_instr_rs2", 4 0;
v000001e7907a25c0_0 .var "IDEX_rdA", 31 0;
v000001e7907a1c60_0 .var "IDEX_rdB", 31 0;
v000001e7907a1d00_0 .var "IDEX_signExtend", 31 0;
v000001e7907a0ae0_0 .var "IFID_PC", 31 0;
v000001e7907a1da0_0 .var "IFID_instr", 31 0;
v000001e7907a1e40_0 .var "IFID_instrColdStart", 0 0;
v000001e7907a0860_0 .net "Jump", 0 0, v000001e7907931a0_0;  1 drivers
v000001e7907a20c0_0 .net "JumpAddress", 31 0, L_000001e7907b54c0;  1 drivers
v000001e7907a2160_0 .net "JumpJALR", 0 0, v000001e7907940a0_0;  1 drivers
v000001e7907a1300_0 .var "MEMWB_ALUOut", 31 0;
v000001e7907a2200_0 .var "MEMWB_DMemOut", 31 0;
v000001e7907a13a0_0 .var "MEMWB_MemToReg", 0 0;
v000001e7907a22a0_0 .var "MEMWB_RegWrite", 0 0;
v000001e7907a0180_0 .var "MEMWB_RegWriteAddr", 4 0;
v000001e7907a2340_0 .var "MEMWB_funct3", 2 0;
v000001e7907a0720_0 .net "MemOut", 31 0, v000001e79079afe0_0;  1 drivers
v000001e7907a2480_0 .net "MemRead", 0 0, v000001e790794500_0;  1 drivers
v000001e7907a2520_0 .net "MemToReg", 0 0, v000001e7907943c0_0;  1 drivers
v000001e7907a27a0_0 .net "MemWrite", 0 0, v000001e790794280_0;  1 drivers
v000001e7907a1440_0 .net "MemWriteData", 31 0, v000001e79079c660_0;  1 drivers
v000001e7907a0220_0 .var "PC", 31 0;
v000001e7907a02c0_0 .net "PCSrc", 0 0, L_000001e790811030;  1 drivers
v000001e7907a0540_0 .var "PC_OLD", 31 0;
v000001e7907a04a0_0 .net "PC_new", 31 0, L_000001e7907b5060;  1 drivers
v000001e7907a0cc0_0 .net "PC_out", 31 0, L_000001e7906e5c70;  alias, 1 drivers
v000001e7907a07c0_0 .net "PCplus4", 31 0, L_000001e7907b3f80;  1 drivers
v000001e7907a0900_0 .net "RegDst", 0 0, v000001e790793600_0;  1 drivers
v000001e7907a09a0_0 .net "RegWrite", 0 0, v000001e790794140_0;  1 drivers
v000001e7907a0d60_0 .net "RegWriteAddr", 4 0, L_000001e790812390;  1 drivers
v000001e7907a0a40_0 .net "Zero", 0 0, L_000001e7907ae6c0;  1 drivers
v000001e7907a0e00_0 .net/2u *"_ivl_102", 0 0, L_000001e7907b6750;  1 drivers
v000001e7907a34c0_0 .net *"_ivl_104", 0 0, L_000001e7906e6ca0;  1 drivers
v000001e7907a32e0_0 .net/2u *"_ivl_110", 0 0, L_000001e7907b7290;  1 drivers
v000001e7907a2ac0_0 .net *"_ivl_112", 0 0, L_000001e7906e6bc0;  1 drivers
L_000001e7907b72d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e7907a3600_0 .net/2u *"_ivl_120", 0 0, L_000001e7907b72d8;  1 drivers
v000001e7907a3880_0 .net/2u *"_ivl_126", 0 0, L_000001e7907b7440;  1 drivers
v000001e7907a2ca0_0 .net *"_ivl_128", 0 0, L_000001e7906e6a70;  1 drivers
L_000001e7907b6168 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e7907a3380_0 .net/2u *"_ivl_20", 31 0, L_000001e7907b6168;  1 drivers
v000001e7907a3560_0 .net/2u *"_ivl_24", 0 0, L_000001e7907b61b0;  1 drivers
v000001e7907a3ba0_0 .net *"_ivl_26", 0 0, L_000001e7906e6450;  1 drivers
v000001e7907a3ec0_0 .net/2u *"_ivl_28", 0 0, L_000001e7907b61f8;  1 drivers
v000001e7907a39c0_0 .net *"_ivl_30", 0 0, L_000001e7906e67d0;  1 drivers
v000001e7907a3420_0 .net *"_ivl_32", 31 0, L_000001e7907b4f20;  1 drivers
v000001e7907a3d80_0 .net/2u *"_ivl_4", 0 0, L_000001e7907b6120;  1 drivers
L_000001e7907b64c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7907a2d40_0 .net/2u *"_ivl_52", 1 0, L_000001e7907b64c8;  1 drivers
v000001e7907a36a0_0 .net *"_ivl_54", 0 0, L_000001e7907b3a80;  1 drivers
L_000001e7907b6510 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e7907a2fc0_0 .net/2u *"_ivl_56", 1 0, L_000001e7907b6510;  1 drivers
v000001e7907a2f20_0 .net *"_ivl_58", 0 0, L_000001e7907b3b20;  1 drivers
v000001e7907a3920_0 .net *"_ivl_6", 0 0, L_000001e7906e4d90;  1 drivers
v000001e7907a3e20_0 .net *"_ivl_60", 31 0, L_000001e7907b36c0;  1 drivers
L_000001e7907b6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7907a3060_0 .net/2u *"_ivl_64", 1 0, L_000001e7907b6558;  1 drivers
v000001e7907a3a60_0 .net *"_ivl_66", 0 0, L_000001e7907b5e20;  1 drivers
L_000001e7907b65a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e7907a2a20_0 .net/2u *"_ivl_68", 1 0, L_000001e7907b65a0;  1 drivers
v000001e7907a2de0_0 .net *"_ivl_70", 0 0, L_000001e7907b5ec0;  1 drivers
v000001e7907a2c00_0 .net *"_ivl_72", 31 0, L_000001e7907b5f60;  1 drivers
v000001e7907a3b00_0 .net/2u *"_ivl_76", 0 0, L_000001e7907b65e8;  1 drivers
v000001e7907a2e80_0 .net *"_ivl_78", 0 0, L_000001e7906e6ae0;  1 drivers
v000001e7907a3f60_0 .net/2u *"_ivl_82", 0 0, L_000001e7907b6630;  1 drivers
v000001e7907a3740_0 .net *"_ivl_84", 0 0, L_000001e7906e6a00;  1 drivers
v000001e7907a3240_0 .net/2u *"_ivl_86", 0 0, L_000001e7907b6678;  1 drivers
v000001e7907a28e0_0 .net *"_ivl_88", 0 0, L_000001e7906e6c30;  1 drivers
v000001e7907a37e0_0 .net *"_ivl_91", 0 0, L_000001e7906e68b0;  1 drivers
L_000001e7907b66c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e7907a3c40_0 .net/2u *"_ivl_92", 31 0, L_000001e7907b66c0;  1 drivers
v000001e7907a3100_0 .net/2u *"_ivl_94", 0 0, L_000001e7907b6708;  1 drivers
v000001e7907a31a0_0 .net *"_ivl_96", 0 0, L_000001e7906e6990;  1 drivers
v000001e7907a2980_0 .net *"_ivl_98", 31 0, L_000001e7907b6000;  1 drivers
v000001e7907a3ce0_0 .net "branch_taken", 0 0, v000001e790794a00_0;  1 drivers
v000001e7907a2b60_0 .net "bubble_exmem", 0 0, v000001e7907945a0_0;  1 drivers
v000001e7907a8040_0 .net "bubble_idex", 0 0, v000001e790793240_0;  1 drivers
v000001e7907a7b40_0 .net "bubble_ifid", 0 0, v000001e790793ba0_0;  1 drivers
v000001e7907a6740_0 .net "bypassA", 1 0, v000001e790793a60_0;  1 drivers
v000001e7907a66a0_0 .net "bypassB", 1 0, v000001e7907936a0_0;  1 drivers
v000001e7907a6b00_0 .net "bypassOutA", 31 0, L_000001e7907b4340;  1 drivers
v000001e7907a7e60_0 .net "bypassOutB", 31 0, L_000001e7907b5c40;  1 drivers
v000001e7907a7be0_0 .net "byte_select", 3 0, L_000001e7906e4f50;  alias, 1 drivers
v000001e7907a73c0_0 .net "byte_select_vector", 3 0, v000001e79079b1c0_0;  1 drivers
v000001e7907a75a0_0 .net "clock", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7907a8220_0 .net "data_addr", 31 0, L_000001e7907b4980;  alias, 1 drivers
v000001e7907a6a60_0 .net "data_in", 31 0, v000001e790721d20_0;  alias, 1 drivers
v000001e7907a7f00_0 .net "data_out", 31 0, L_000001e7906e6370;  alias, 1 drivers
v000001e7907a7500_0 .var "delayed_instr", 31 0;
v000001e7907a8540_0 .net "funct3", 2 0, L_000001e7907b38a0;  1 drivers
v000001e7907a67e0_0 .net "funct7", 6 0, L_000001e7907b4a20;  1 drivers
v000001e7907a7780_0 .net "imm_b", 31 0, L_000001e7907b40c0;  1 drivers
v000001e7907a8860_0 .net "imm_i", 31 0, L_000001e7907b5240;  1 drivers
v000001e7907a7000_0 .net "imm_j", 31 0, L_000001e7907b3580;  1 drivers
v000001e7907a8680_0 .net "imm_s", 31 0, L_000001e7907b3300;  1 drivers
v000001e7907a6d80_0 .net "imm_u", 31 0, L_000001e7907b48e0;  1 drivers
v000001e7907a7c80_0 .net "inA_is_PC", 0 0, v000001e7907941e0_0;  1 drivers
v000001e7907a62e0_0 .net "instr", 31 0, L_000001e7906e5ea0;  1 drivers
v000001e7907a7820_0 .net "instr_in", 31 0, v000001e7907a9d00_0;  alias, 1 drivers
v000001e7907a7960_0 .net "instr_rd", 4 0, L_000001e7907b4e80;  1 drivers
v000001e7907a6880_0 .net "instr_rs1", 4 0, L_000001e7907b4de0;  1 drivers
v000001e7907a6ba0_0 .net "instr_rs2", 4 0, L_000001e7907b47a0;  1 drivers
v000001e7907a8720_0 .var "keepDelayInstr", 0 0;
v000001e7907a76e0_0 .net "memReady", 0 0, v000001e7907a9ee0_0;  alias, 1 drivers
v000001e7907a6c40_0 .net "opcode", 6 0, L_000001e7907b4200;  1 drivers
v000001e7907a6380_0 .net "overflow", 0 0, L_000001e7907b0380;  alias, 1 drivers
v000001e7907a70a0_0 .net "rdA", 31 0, L_000001e7907b57e0;  1 drivers
v000001e7907a7d20_0 .net "rdB", 31 0, L_000001e7907b3620;  1 drivers
v000001e7907a87c0_0 .net "ren", 0 0, L_000001e7906e5ff0;  alias, 1 drivers
v000001e7907a6920_0 .net "reset", 0 0, v000001e7907b43e0_0;  alias, 1 drivers
v000001e7907a84a0_0 .net "signExtend", 31 0, v000001e7906de980_0;  1 drivers
v000001e7907a7dc0_0 .net "wRegData", 31 0, L_000001e790811ad0;  1 drivers
v000001e7907a85e0_0 .net "wen", 0 0, L_000001e7906e61b0;  alias, 1 drivers
v000001e7907a6ce0_0 .net "write_exmem", 0 0, v000001e790793ec0_0;  1 drivers
v000001e7907a7640_0 .net "write_idex", 0 0, v000001e790794b40_0;  1 drivers
v000001e7907a7460_0 .net "write_ifid", 0 0, v000001e790793c40_0;  1 drivers
v000001e7907a6100_0 .net "write_memwb", 0 0, v000001e790794960_0;  1 drivers
v000001e7907a6ec0_0 .net "write_pc", 0 0, v000001e7907946e0_0;  1 drivers
L_000001e7907b4980 .functor MUXZ 32, v000001e7907a1f80_0, L_000001e7908113f0, L_000001e7906e4d90, C4<>;
L_000001e7907b3f80 .arith/sum 32, v000001e7907a0220_0, L_000001e7907b6168;
L_000001e7907b4f20 .functor MUXZ 32, L_000001e7907b54c0, L_000001e7907b3f80, L_000001e7906e67d0, C4<>;
L_000001e7907b5060 .functor MUXZ 32, v000001e7907a0b80_0, L_000001e7907b4f20, L_000001e7906e6450, C4<>;
L_000001e7907b54c0 .arith/sum 32, v000001e7907a0ae0_0, v000001e7906de980_0;
L_000001e7907b4200 .part v000001e7907a1da0_0, 0, 7;
L_000001e7907b38a0 .part v000001e7907a1da0_0, 12, 3;
L_000001e7907b4a20 .part v000001e7907a1da0_0, 25, 7;
L_000001e7907b4de0 .part v000001e7907a1da0_0, 15, 5;
L_000001e7907b47a0 .part v000001e7907a1da0_0, 20, 5;
L_000001e7907b4e80 .part v000001e7907a1da0_0, 7, 5;
L_000001e7907b5560 .part v000001e7907a1da0_0, 7, 25;
L_000001e7907b3a80 .cmp/eq 2, v000001e790793a60_0, L_000001e7907b64c8;
L_000001e7907b3b20 .cmp/eq 2, v000001e790793a60_0, L_000001e7907b6510;
L_000001e7907b36c0 .functor MUXZ 32, v000001e7907a1f80_0, L_000001e790811ad0, L_000001e7907b3b20, C4<>;
L_000001e7907b4340 .functor MUXZ 32, L_000001e7907b36c0, v000001e7907a25c0_0, L_000001e7907b3a80, C4<>;
L_000001e7907b5e20 .cmp/eq 2, v000001e7907936a0_0, L_000001e7907b6558;
L_000001e7907b5ec0 .cmp/eq 2, v000001e7907936a0_0, L_000001e7907b65a0;
L_000001e7907b5f60 .functor MUXZ 32, v000001e7907a1f80_0, L_000001e790811ad0, L_000001e7907b5ec0, C4<>;
L_000001e7907b5c40 .functor MUXZ 32, L_000001e7907b5f60, v000001e7907a1c60_0, L_000001e7907b5e20, C4<>;
L_000001e7907b59c0 .functor MUXZ 32, L_000001e7907b4340, v000001e7907a0680_0, L_000001e7906e6ae0, C4<>;
L_000001e7907b6000 .functor MUXZ 32, v000001e7907a1d00_0, L_000001e7907b5c40, L_000001e7906e6990, C4<>;
L_000001e7907b5920 .functor MUXZ 32, L_000001e7907b6000, L_000001e7907b66c0, L_000001e7906e68b0, C4<>;
L_000001e7907b5ce0 .functor MUXZ 32, v000001e7907a0680_0, L_000001e7907b4340, L_000001e7906e6ca0, C4<>;
L_000001e7907b5a60 .arith/sum 32, L_000001e7907b5ce0, v000001e7907a1d00_0;
L_000001e790812390 .functor MUXZ 5, v000001e7907a1260_0, v000001e7907a1800_0, L_000001e7906e6bc0, C4<>;
L_000001e790811530 .part v000001e7907a1f80_0, 0, 2;
L_000001e790810a90 .part v000001e7907a1f80_0, 31, 1;
L_000001e790811030 .functor MUXZ 1, v000001e790794a00_0, L_000001e7907b72d8, v000001e7907a1bc0_0, C4<>;
L_000001e790811d50 .part v000001e7907a1300_0, 0, 2;
L_000001e790811ad0 .functor MUXZ 32, v000001e79079afe0_0, v000001e7907a1300_0, L_000001e7906e6a70, C4<>;
S_000001e79053cc10 .scope module, "SignExtendSelector" "SignExtendSelector" 7 211, 8 4 0, S_000001e79053ca80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "imm_i";
    .port_info 2 /INPUT 32 "imm_s";
    .port_info 3 /INPUT 32 "imm_b";
    .port_info 4 /INPUT 32 "imm_u";
    .port_info 5 /INPUT 32 "imm_j";
    .port_info 6 /INPUT 7 "opcode";
v000001e7906de5c0_0 .net "imm_b", 31 0, L_000001e7907b40c0;  alias, 1 drivers
v000001e7906de660_0 .net "imm_i", 31 0, L_000001e7907b5240;  alias, 1 drivers
v000001e7906de7a0_0 .net "imm_j", 31 0, L_000001e7907b3580;  alias, 1 drivers
v000001e7906dd580_0 .net "imm_s", 31 0, L_000001e7907b3300;  alias, 1 drivers
v000001e7906de840_0 .net "imm_u", 31 0, L_000001e7907b48e0;  alias, 1 drivers
v000001e7906de8e0_0 .net "opcode", 6 0, L_000001e7907b4200;  alias, 1 drivers
v000001e7906de980_0 .var "out", 31 0;
E_000001e790712d00/0 .event anyedge, v000001e7906de8e0_0, v000001e7906de660_0, v000001e7906dd580_0, v000001e7906de5c0_0;
E_000001e790712d00/1 .event anyedge, v000001e7906de7a0_0, v000001e7906de840_0;
E_000001e790712d00 .event/or E_000001e790712d00/0, E_000001e790712d00/1;
S_000001e790557d20 .scope module, "control_alu" "control_alu" 7 412, 9 5 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 3 "ALUcntrl";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
v000001e7906deca0_0 .var "ALUOp", 3 0;
v000001e7906dede0_0 .net "ALUcntrl", 2 0, v000001e7907a1ee0_0;  1 drivers
v000001e7906dee80_0 .net "funct3", 2 0, v000001e7907a0400_0;  1 drivers
v000001e7906904b0_0 .net "funct7", 6 0, v000001e7907a1940_0;  1 drivers
E_000001e790712ec0 .event anyedge, v000001e7906904b0_0, v000001e7906dee80_0, v000001e7906dede0_0;
S_000001e790557eb0 .scope module, "control_branch" "control_branch" 7 475, 10 4 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "branch_taken";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "sign";
v000001e79068fb50_0 .net "Branch", 0 0, v000001e7907a2660_0;  1 drivers
v000001e790794a00_0 .var "branch_taken", 0 0;
v000001e7907937e0_0 .net "funct3", 2 0, v000001e7907a05e0_0;  1 drivers
v000001e790794dc0_0 .net "sign", 0 0, L_000001e790810a90;  1 drivers
v000001e7907939c0_0 .net "zero", 0 0, v000001e7907a23e0_0;  1 drivers
E_000001e790713300 .event anyedge, v000001e79068fb50_0, v000001e7907937e0_0, v000001e7907939c0_0, v000001e790794dc0_0;
S_000001e790539560 .scope module, "control_bypass_ex" "control_bypass_ex" 7 420, 11 5 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "bypassA";
    .port_info 1 /OUTPUT 2 "bypassB";
    .port_info 2 /INPUT 5 "idex_rs1";
    .port_info 3 /INPUT 5 "idex_rs2";
    .port_info 4 /INPUT 5 "exmem_rd";
    .port_info 5 /INPUT 5 "memwb_rd";
    .port_info 6 /INPUT 1 "exmem_regwrite";
    .port_info 7 /INPUT 1 "memwb_regwrite";
v000001e790793a60_0 .var "bypassA", 1 0;
v000001e7907936a0_0 .var "bypassB", 1 0;
v000001e790794aa0_0 .net "exmem_rd", 4 0, v000001e7907a2020_0;  1 drivers
v000001e790793560_0 .net "exmem_regwrite", 0 0, v000001e7907a00e0_0;  1 drivers
v000001e790793b00_0 .net "idex_rs1", 4 0, v000001e7907a19e0_0;  1 drivers
v000001e790792fc0_0 .net "idex_rs2", 4 0, v000001e7907a1800_0;  1 drivers
v000001e790793100_0 .net "memwb_rd", 4 0, v000001e7907a0180_0;  1 drivers
v000001e790794460_0 .net "memwb_regwrite", 0 0, v000001e7907a22a0_0;  1 drivers
E_000001e790712880/0 .event anyedge, v000001e790793560_0, v000001e790794aa0_0, v000001e790792fc0_0, v000001e790794460_0;
E_000001e790712880/1 .event anyedge, v000001e790793100_0;
E_000001e790712880 .event/or E_000001e790712880/0, E_000001e790712880/1;
E_000001e790712a80/0 .event anyedge, v000001e790793560_0, v000001e790794aa0_0, v000001e790793b00_0, v000001e790794460_0;
E_000001e790712a80/1 .event anyedge, v000001e790793100_0;
E_000001e790712a80 .event/or E_000001e790712a80/0, E_000001e790712a80/1;
S_000001e7905396f0 .scope module, "control_main" "control_main" 7 297, 12 5 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "JumpJALR";
    .port_info 9 /OUTPUT 1 "inA_is_PC";
    .port_info 10 /OUTPUT 3 "ALUcntrl";
    .port_info 11 /INPUT 7 "opcode";
v000001e790793380_0 .var "ALUSrc", 0 0;
v000001e790793420_0 .var "ALUcntrl", 2 0;
v000001e790793ce0_0 .var "Branch", 0 0;
v000001e7907931a0_0 .var "Jump", 0 0;
v000001e7907940a0_0 .var "JumpJALR", 0 0;
v000001e790794500_0 .var "MemRead", 0 0;
v000001e7907943c0_0 .var "MemToReg", 0 0;
v000001e790794280_0 .var "MemWrite", 0 0;
v000001e790793600_0 .var "RegDst", 0 0;
v000001e790794140_0 .var "RegWrite", 0 0;
v000001e7907941e0_0 .var "inA_is_PC", 0 0;
v000001e790793e20_0 .net "opcode", 6 0, L_000001e7907b4200;  alias, 1 drivers
E_000001e790713080 .event anyedge, v000001e7906de8e0_0;
S_000001e790505a80 .scope module, "control_stall_id" "control_stall_id" 7 313, 13 6 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bubble_ifid";
    .port_info 1 /OUTPUT 1 "bubble_idex";
    .port_info 2 /OUTPUT 1 "bubble_exmem";
    .port_info 3 /OUTPUT 1 "write_ifid";
    .port_info 4 /OUTPUT 1 "write_idex";
    .port_info 5 /OUTPUT 1 "write_exmem";
    .port_info 6 /OUTPUT 1 "write_memwb";
    .port_info 7 /OUTPUT 1 "write_pc";
    .port_info 8 /INPUT 5 "ifid_rs";
    .port_info 9 /INPUT 5 "ifid_rt";
    .port_info 10 /INPUT 5 "idex_rd";
    .port_info 11 /INPUT 1 "memRead";
    .port_info 12 /INPUT 1 "idex_memWrite";
    .port_info 13 /INPUT 1 "idex_memread";
    .port_info 14 /INPUT 1 "memReady";
    .port_info 15 /INPUT 1 "Jump";
    .port_info 16 /INPUT 1 "PCSrc";
v000001e790794d20_0 .net "Jump", 0 0, v000001e7907931a0_0;  alias, 1 drivers
v000001e790792f20_0 .net "PCSrc", 0 0, L_000001e790811030;  alias, 1 drivers
v000001e7907945a0_0 .var "bubble_exmem", 0 0;
v000001e790793240_0 .var "bubble_idex", 0 0;
v000001e790793ba0_0 .var "bubble_ifid", 0 0;
v000001e790794640_0 .net "idex_memWrite", 0 0, v000001e7907a18a0_0;  1 drivers
v000001e790794320_0 .net "idex_memread", 0 0, v000001e7907a1620_0;  1 drivers
v000001e790793740_0 .net "idex_rd", 4 0, v000001e7907a1260_0;  1 drivers
v000001e790793880_0 .net "ifid_rs", 4 0, L_000001e7907b4de0;  alias, 1 drivers
v000001e790794000_0 .net "ifid_rt", 4 0, L_000001e7907b47a0;  alias, 1 drivers
v000001e790793920_0 .net "memRead", 0 0, v000001e790794500_0;  alias, 1 drivers
v000001e7907932e0_0 .net "memReady", 0 0, v000001e7907a9ee0_0;  alias, 1 drivers
v000001e790793060_0 .var "memStalled", 0 0;
v000001e790793ec0_0 .var "write_exmem", 0 0;
v000001e790794b40_0 .var "write_idex", 0 0;
v000001e790793c40_0 .var "write_ifid", 0 0;
v000001e790794960_0 .var "write_memwb", 0 0;
v000001e7907946e0_0 .var "write_pc", 0 0;
E_000001e790712940/0 .event anyedge, v000001e7907932e0_0, v000001e790793060_0, v000001e790794500_0, v000001e790794640_0;
E_000001e790712940/1 .event anyedge, v000001e790794320_0, v000001e790793740_0, v000001e790793880_0, v000001e790794000_0;
E_000001e790712940/2 .event anyedge, v000001e7907931a0_0, v000001e790792f20_0;
E_000001e790712940 .event/or E_000001e790712940/0, E_000001e790712940/1, E_000001e790712940/2;
S_000001e790505c10 .scope module, "cpu_alu" "ALUCPU" 7 352, 14 4 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /INPUT 32 "inA";
    .port_info 4 /INPUT 32 "inB";
    .port_info 5 /INPUT 4 "op";
P_000001e7907128c0 .param/l "N" 0 14 4, +C4<00000000000000000000000000100000>;
L_000001e7906e6b50 .functor XOR 32, L_000001e7907b59c0, L_000001e7907b5920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7906e6d80 .functor OR 32, L_000001e7907b59c0, L_000001e7907b5920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7906e6e60 .functor AND 32, L_000001e7907b59c0, L_000001e7907b5920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e7907b6798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790793d80_0 .net/2u *"_ivl_0", 0 0, L_000001e7907b6798;  1 drivers
L_000001e7907b6cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790793f60_0 .net/2u *"_ivl_101", 0 0, L_000001e7907b6cf0;  1 drivers
v000001e790794780_0 .net *"_ivl_104", 4 0, L_000001e7907b0100;  1 drivers
v000001e790794820_0 .net *"_ivl_105", 31 0, L_000001e7907b07e0;  1 drivers
v000001e7907948c0_0 .net *"_ivl_107", 31 0, L_000001e7907aec60;  1 drivers
v000001e790794be0_0 .net *"_ivl_109", 32 0, L_000001e7907ae3a0;  1 drivers
L_000001e7907b6d38 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001e7907934c0_0 .net/2u *"_ivl_111", 3 0, L_000001e7907b6d38;  1 drivers
v000001e790794c80_0 .net *"_ivl_113", 0 0, L_000001e7907aea80;  1 drivers
L_000001e7907b6d80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790795c50_0 .net/2u *"_ivl_115", 0 0, L_000001e7907b6d80;  1 drivers
v000001e7907963d0_0 .net *"_ivl_117", 0 0, L_000001e7907aee40;  1 drivers
L_000001e7907b6dc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e7907961f0_0 .net/2u *"_ivl_119", 31 0, L_000001e7907b6dc8;  1 drivers
L_000001e7907b6e10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e790796510_0 .net/2u *"_ivl_121", 31 0, L_000001e7907b6e10;  1 drivers
v000001e790794fd0_0 .net *"_ivl_123", 31 0, L_000001e7907afca0;  1 drivers
v000001e7907951b0_0 .net *"_ivl_125", 32 0, L_000001e7907affc0;  1 drivers
L_000001e7907b6e58 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001e790796290_0 .net/2u *"_ivl_127", 3 0, L_000001e7907b6e58;  1 drivers
v000001e790795ed0_0 .net *"_ivl_129", 0 0, L_000001e7907afd40;  1 drivers
L_000001e7907b6ea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790795bb0_0 .net/2u *"_ivl_131", 0 0, L_000001e7907b6ea0;  1 drivers
v000001e7907957f0_0 .net *"_ivl_133", 0 0, L_000001e7907af3e0;  1 drivers
L_000001e7907b6ee8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e790795f70_0 .net/2u *"_ivl_135", 31 0, L_000001e7907b6ee8;  1 drivers
L_000001e7907b6f30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e790796bf0_0 .net/2u *"_ivl_137", 31 0, L_000001e7907b6f30;  1 drivers
v000001e790796470_0 .net *"_ivl_139", 31 0, L_000001e7907aeee0;  1 drivers
v000001e790796330_0 .net *"_ivl_141", 32 0, L_000001e7907b0880;  1 drivers
L_000001e7907b6f78 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001e7907956b0_0 .net/2u *"_ivl_143", 3 0, L_000001e7907b6f78;  1 drivers
v000001e790796150_0 .net *"_ivl_145", 0 0, L_000001e7907aef80;  1 drivers
L_000001e7907b6fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790795890_0 .net/2u *"_ivl_147", 0 0, L_000001e7907b6fc0;  1 drivers
L_000001e7907b6828 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e7907954d0_0 .net/2u *"_ivl_15", 3 0, L_000001e7907b6828;  1 drivers
v000001e790795930_0 .net *"_ivl_150", 31 0, L_000001e7907b01a0;  1 drivers
v000001e7907959d0_0 .net *"_ivl_151", 32 0, L_000001e7907b0420;  1 drivers
L_000001e7907b7008 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v000001e7907965b0_0 .net/2u *"_ivl_153", 3 0, L_000001e7907b7008;  1 drivers
v000001e790796010_0 .net *"_ivl_155", 0 0, L_000001e7907afac0;  1 drivers
L_000001e7907b7050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790796d30_0 .net/2u *"_ivl_157", 0 0, L_000001e7907b7050;  1 drivers
v000001e790794f30_0 .net *"_ivl_160", 19 0, L_000001e7907af020;  1 drivers
L_000001e7907b7098 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e790796ab0_0 .net/2u *"_ivl_161", 11 0, L_000001e7907b7098;  1 drivers
v000001e790795570_0 .net *"_ivl_163", 32 0, L_000001e7907ae4e0;  1 drivers
L_000001e7907b70e0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v000001e7907966f0_0 .net/2u *"_ivl_165", 3 0, L_000001e7907b70e0;  1 drivers
v000001e790795610_0 .net *"_ivl_167", 0 0, L_000001e7907af8e0;  1 drivers
v000001e790796dd0_0 .net *"_ivl_169", 32 0, L_000001e7907b0240;  1 drivers
v000001e7907960b0_0 .net *"_ivl_17", 0 0, L_000001e7907afa20;  1 drivers
L_000001e7907b7128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790795d90_0 .net *"_ivl_172", 0 0, L_000001e7907b7128;  1 drivers
v000001e790795070_0 .net *"_ivl_174", 19 0, L_000001e7907ae260;  1 drivers
L_000001e7907b7170 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e790796650_0 .net/2u *"_ivl_175", 11 0, L_000001e7907b7170;  1 drivers
v000001e790796970_0 .net *"_ivl_177", 31 0, L_000001e7907af0c0;  1 drivers
v000001e790796790_0 .net *"_ivl_179", 32 0, L_000001e7907af160;  1 drivers
L_000001e7907b71b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790795110_0 .net *"_ivl_182", 0 0, L_000001e7907b71b8;  1 drivers
v000001e790796830_0 .net *"_ivl_183", 32 0, L_000001e7907ae440;  1 drivers
L_000001e7907b7200 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e790795a70_0 .net/2u *"_ivl_185", 32 0, L_000001e7907b7200;  1 drivers
v000001e7907968d0_0 .net *"_ivl_187", 32 0, L_000001e7907afde0;  1 drivers
v000001e790796a10_0 .net *"_ivl_189", 32 0, L_000001e7907b02e0;  1 drivers
v000001e790795cf0_0 .net *"_ivl_19", 32 0, L_000001e7907ae8a0;  1 drivers
v000001e790796b50_0 .net *"_ivl_191", 32 0, L_000001e7907af2a0;  1 drivers
v000001e790795b10_0 .net *"_ivl_193", 32 0, L_000001e7907af520;  1 drivers
v000001e790795e30_0 .net *"_ivl_195", 32 0, L_000001e7907ae580;  1 drivers
v000001e790796c90_0 .net *"_ivl_197", 32 0, L_000001e7907af340;  1 drivers
v000001e790795250_0 .net *"_ivl_199", 32 0, L_000001e7907af480;  1 drivers
v000001e7907952f0_0 .net *"_ivl_2", 32 0, L_000001e7907b5d80;  1 drivers
v000001e790795390_0 .net *"_ivl_201", 32 0, L_000001e7907afb60;  1 drivers
v000001e790795430_0 .net *"_ivl_203", 32 0, L_000001e7907af5c0;  1 drivers
v000001e790795750_0 .net *"_ivl_205", 32 0, L_000001e7907af700;  1 drivers
v000001e790798660_0 .net *"_ivl_207", 32 0, L_000001e7907b04c0;  1 drivers
v000001e7907979e0_0 .net *"_ivl_209", 32 0, L_000001e7907af980;  1 drivers
v000001e790797260_0 .net *"_ivl_211", 32 0, L_000001e7907ae620;  1 drivers
L_000001e7907b7248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e790797f80_0 .net/2u *"_ivl_213", 31 0, L_000001e7907b7248;  1 drivers
v000001e790798520_0 .net *"_ivl_218", 0 0, L_000001e790811a30;  1 drivers
L_000001e7907b6870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797300_0 .net *"_ivl_22", 0 0, L_000001e7907b6870;  1 drivers
v000001e790798020_0 .net *"_ivl_23", 32 0, L_000001e7907aebc0;  1 drivers
L_000001e7907b68b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797a80_0 .net *"_ivl_26", 0 0, L_000001e7907b68b8;  1 drivers
v000001e790798980_0 .net *"_ivl_27", 32 0, L_000001e7907b0740;  1 drivers
L_000001e7907b6900 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001e790798a20_0 .net/2u *"_ivl_29", 3 0, L_000001e7907b6900;  1 drivers
v000001e790797bc0_0 .net *"_ivl_31", 0 0, L_000001e7907ae940;  1 drivers
v000001e7907980c0_0 .net *"_ivl_33", 32 0, L_000001e7907afe80;  1 drivers
L_000001e7907b6948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797c60_0 .net *"_ivl_36", 0 0, L_000001e7907b6948;  1 drivers
v000001e790796f40_0 .net *"_ivl_37", 32 0, L_000001e7907af200;  1 drivers
L_000001e7907b67e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797760_0 .net/2u *"_ivl_4", 0 0, L_000001e7907b67e0;  1 drivers
L_000001e7907b6990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790798ac0_0 .net *"_ivl_40", 0 0, L_000001e7907b6990;  1 drivers
v000001e790796fe0_0 .net *"_ivl_41", 32 0, L_000001e7907aff20;  1 drivers
L_000001e7907b69d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001e790798480_0 .net/2u *"_ivl_43", 3 0, L_000001e7907b69d8;  1 drivers
v000001e790797b20_0 .net *"_ivl_45", 0 0, L_000001e7907b0060;  1 drivers
L_000001e7907b6a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797d00_0 .net/2u *"_ivl_47", 0 0, L_000001e7907b6a20;  1 drivers
v000001e7907985c0_0 .net *"_ivl_49", 31 0, L_000001e7906e6b50;  1 drivers
v000001e790798160_0 .net *"_ivl_51", 32 0, L_000001e7907af660;  1 drivers
L_000001e7907b6a68 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001e790798b60_0 .net/2u *"_ivl_53", 3 0, L_000001e7907b6a68;  1 drivers
v000001e7907973a0_0 .net *"_ivl_55", 0 0, L_000001e7907ae760;  1 drivers
L_000001e7907b6ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797e40_0 .net/2u *"_ivl_57", 0 0, L_000001e7907b6ab0;  1 drivers
v000001e790797440_0 .net *"_ivl_59", 31 0, L_000001e7906e6d80;  1 drivers
v000001e790797080_0 .net *"_ivl_6", 32 0, L_000001e7907b5b00;  1 drivers
v000001e790797800_0 .net *"_ivl_61", 32 0, L_000001e7907aeb20;  1 drivers
L_000001e7907b6af8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001e790797ee0_0 .net/2u *"_ivl_63", 3 0, L_000001e7907b6af8;  1 drivers
v000001e790798200_0 .net *"_ivl_65", 0 0, L_000001e7907ae800;  1 drivers
L_000001e7907b6b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790798700_0 .net/2u *"_ivl_67", 0 0, L_000001e7907b6b40;  1 drivers
v000001e7907987a0_0 .net *"_ivl_69", 31 0, L_000001e7906e6e60;  1 drivers
v000001e7907982a0_0 .net *"_ivl_71", 32 0, L_000001e7907b06a0;  1 drivers
L_000001e7907b6b88 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001e790797120_0 .net/2u *"_ivl_73", 3 0, L_000001e7907b6b88;  1 drivers
v000001e790798340_0 .net *"_ivl_75", 0 0, L_000001e7907b0560;  1 drivers
L_000001e7907b6bd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790797da0_0 .net/2u *"_ivl_77", 0 0, L_000001e7907b6bd0;  1 drivers
v000001e7907983e0_0 .net *"_ivl_8", 32 0, L_000001e7907b5ba0;  1 drivers
v000001e790797580_0 .net *"_ivl_80", 4 0, L_000001e7907af7a0;  1 drivers
v000001e7907971c0_0 .net *"_ivl_81", 31 0, L_000001e7907aeda0;  1 drivers
v000001e790798840_0 .net *"_ivl_83", 32 0, L_000001e7907aed00;  1 drivers
L_000001e7907b6c18 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001e790797940_0 .net/2u *"_ivl_85", 3 0, L_000001e7907b6c18;  1 drivers
v000001e7907988e0_0 .net *"_ivl_87", 0 0, L_000001e7907ae120;  1 drivers
L_000001e7907b6c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e790798c00_0 .net/2u *"_ivl_89", 0 0, L_000001e7907b6c60;  1 drivers
v000001e790798ca0_0 .net *"_ivl_92", 4 0, L_000001e7907afc00;  1 drivers
v000001e790798d40_0 .net *"_ivl_93", 31 0, L_000001e7907ae300;  1 drivers
v000001e790798de0_0 .net *"_ivl_95", 32 0, L_000001e7907af840;  1 drivers
L_000001e7907b6ca8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001e7907974e0_0 .net/2u *"_ivl_97", 3 0, L_000001e7907b6ca8;  1 drivers
v000001e790797620_0 .net *"_ivl_99", 0 0, L_000001e7907ae9e0;  1 drivers
v000001e7907976c0_0 .net/s "inA", 31 0, L_000001e7907b59c0;  alias, 1 drivers
v000001e7907978a0_0 .net/s "inB", 31 0, L_000001e7907b5920;  alias, 1 drivers
v000001e79079b440_0 .net "op", 3 0, v000001e7906deca0_0;  alias, 1 drivers
v000001e7907996e0_0 .net "out", 31 0, L_000001e7908113f0;  alias, 1 drivers
v000001e7907998c0_0 .net "out_val", 31 0, L_000001e7907ae1c0;  1 drivers
v000001e79079aae0_0 .net "overflow", 0 0, L_000001e7907b0380;  alias, 1 drivers
v000001e79079b4e0_0 .net "unsigned_sub", 32 0, L_000001e7907b0600;  1 drivers
v000001e790798f60_0 .net "zero", 0 0, L_000001e7907ae6c0;  alias, 1 drivers
L_000001e7907b5d80 .concat [ 32 1 0 0], L_000001e7907b59c0, L_000001e7907b6798;
L_000001e7907b5b00 .concat [ 32 1 0 0], L_000001e7907b5920, L_000001e7907b67e0;
L_000001e7907b5ba0 .arith/sub 33, L_000001e7907b5d80, L_000001e7907b5b00;
L_000001e7907b0600 .concat [ 33 0 0 0], L_000001e7907b5ba0;
L_000001e7907b0380 .part L_000001e7907ae620, 32, 1;
L_000001e7907ae1c0 .part L_000001e7907ae620, 0, 32;
L_000001e7907afa20 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6828;
L_000001e7907ae8a0 .concat [ 32 1 0 0], L_000001e7907b59c0, L_000001e7907b6870;
L_000001e7907aebc0 .concat [ 32 1 0 0], L_000001e7907b5920, L_000001e7907b68b8;
L_000001e7907b0740 .arith/sum 33, L_000001e7907ae8a0, L_000001e7907aebc0;
L_000001e7907ae940 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6900;
L_000001e7907afe80 .concat [ 32 1 0 0], L_000001e7907b59c0, L_000001e7907b6948;
L_000001e7907af200 .concat [ 32 1 0 0], L_000001e7907b5920, L_000001e7907b6990;
L_000001e7907aff20 .arith/sub 33, L_000001e7907afe80, L_000001e7907af200;
L_000001e7907b0060 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b69d8;
L_000001e7907af660 .concat [ 32 1 0 0], L_000001e7906e6b50, L_000001e7907b6a20;
L_000001e7907ae760 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6a68;
L_000001e7907aeb20 .concat [ 32 1 0 0], L_000001e7906e6d80, L_000001e7907b6ab0;
L_000001e7907ae800 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6af8;
L_000001e7907b06a0 .concat [ 32 1 0 0], L_000001e7906e6e60, L_000001e7907b6b40;
L_000001e7907b0560 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6b88;
L_000001e7907af7a0 .part L_000001e7907b5920, 0, 5;
L_000001e7907aeda0 .shift/l 32, L_000001e7907b59c0, L_000001e7907af7a0;
L_000001e7907aed00 .concat [ 32 1 0 0], L_000001e7907aeda0, L_000001e7907b6bd0;
L_000001e7907ae120 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6c18;
L_000001e7907afc00 .part L_000001e7907b5920, 0, 5;
L_000001e7907ae300 .shift/r 32, L_000001e7907b59c0, L_000001e7907afc00;
L_000001e7907af840 .concat [ 32 1 0 0], L_000001e7907ae300, L_000001e7907b6c60;
L_000001e7907ae9e0 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6ca8;
L_000001e7907b0100 .part L_000001e7907b5920, 0, 5;
L_000001e7907b07e0 .shift/rs 32, L_000001e7907b59c0, L_000001e7907b0100;
L_000001e7907aec60 .concat [ 32 0 0 0], L_000001e7907b07e0;
L_000001e7907ae3a0 .concat [ 32 1 0 0], L_000001e7907aec60, L_000001e7907b6cf0;
L_000001e7907aea80 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6d38;
L_000001e7907aee40 .cmp/gt.s 32, L_000001e7907b5920, L_000001e7907b59c0;
L_000001e7907afca0 .functor MUXZ 32, L_000001e7907b6e10, L_000001e7907b6dc8, L_000001e7907aee40, C4<>;
L_000001e7907affc0 .concat [ 32 1 0 0], L_000001e7907afca0, L_000001e7907b6d80;
L_000001e7907afd40 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6e58;
L_000001e7907af3e0 .cmp/gt 32, L_000001e7907b5920, L_000001e7907b59c0;
L_000001e7907aeee0 .functor MUXZ 32, L_000001e7907b6f30, L_000001e7907b6ee8, L_000001e7907af3e0, C4<>;
L_000001e7907b0880 .concat [ 32 1 0 0], L_000001e7907aeee0, L_000001e7907b6ea0;
L_000001e7907aef80 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b6f78;
L_000001e7907b01a0 .part L_000001e7907b0600, 1, 32;
L_000001e7907b0420 .concat [ 32 1 0 0], L_000001e7907b01a0, L_000001e7907b6fc0;
L_000001e7907afac0 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b7008;
L_000001e7907af020 .part L_000001e7907b5920, 12, 20;
L_000001e7907ae4e0 .concat [ 12 20 1 0], L_000001e7907b7098, L_000001e7907af020, L_000001e7907b7050;
L_000001e7907af8e0 .cmp/eq 4, v000001e7906deca0_0, L_000001e7907b70e0;
L_000001e7907b0240 .concat [ 32 1 0 0], L_000001e7907b59c0, L_000001e7907b7128;
L_000001e7907ae260 .part L_000001e7907b5920, 12, 20;
L_000001e7907af0c0 .concat [ 12 20 0 0], L_000001e7907b7170, L_000001e7907ae260;
L_000001e7907af160 .concat [ 32 1 0 0], L_000001e7907af0c0, L_000001e7907b71b8;
L_000001e7907ae440 .arith/sum 33, L_000001e7907b0240, L_000001e7907af160;
L_000001e7907afde0 .functor MUXZ 33, L_000001e7907b7200, L_000001e7907ae440, L_000001e7907af8e0, C4<>;
L_000001e7907b02e0 .functor MUXZ 33, L_000001e7907afde0, L_000001e7907ae4e0, L_000001e7907afac0, C4<>;
L_000001e7907af2a0 .functor MUXZ 33, L_000001e7907b02e0, L_000001e7907b0420, L_000001e7907aef80, C4<>;
L_000001e7907af520 .functor MUXZ 33, L_000001e7907af2a0, L_000001e7907b0880, L_000001e7907afd40, C4<>;
L_000001e7907ae580 .functor MUXZ 33, L_000001e7907af520, L_000001e7907affc0, L_000001e7907aea80, C4<>;
L_000001e7907af340 .functor MUXZ 33, L_000001e7907ae580, L_000001e7907ae3a0, L_000001e7907ae9e0, C4<>;
L_000001e7907af480 .functor MUXZ 33, L_000001e7907af340, L_000001e7907af840, L_000001e7907ae120, C4<>;
L_000001e7907afb60 .functor MUXZ 33, L_000001e7907af480, L_000001e7907aed00, L_000001e7907b0560, C4<>;
L_000001e7907af5c0 .functor MUXZ 33, L_000001e7907afb60, L_000001e7907b06a0, L_000001e7907ae800, C4<>;
L_000001e7907af700 .functor MUXZ 33, L_000001e7907af5c0, L_000001e7907aeb20, L_000001e7907ae760, C4<>;
L_000001e7907b04c0 .functor MUXZ 33, L_000001e7907af700, L_000001e7907af660, L_000001e7907b0060, C4<>;
L_000001e7907af980 .functor MUXZ 33, L_000001e7907b04c0, L_000001e7907aff20, L_000001e7907ae940, C4<>;
L_000001e7907ae620 .functor MUXZ 33, L_000001e7907af980, L_000001e7907b0740, L_000001e7907afa20, C4<>;
L_000001e7907ae6c0 .cmp/eq 32, L_000001e7908113f0, L_000001e7907b7248;
L_000001e790811a30 .part L_000001e7907ae1c0, 31, 1;
L_000001e7908113f0 .concat [ 32 0 0 0], L_000001e7907ae1c0;
S_000001e7904f5100 .scope module, "cpu_regs" "RegFile" 7 198, 15 7 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_000001e7907b6318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e4ee0 .functor XNOR 1, v000001e7907a22a0_0, L_000001e7907b6318, C4<0>, C4<0>;
L_000001e7906e51f0 .functor AND 1, L_000001e7906e4ee0, L_000001e7907b5600, C4<1>, C4<1>;
L_000001e7906e5260 .functor AND 1, L_000001e7906e51f0, L_000001e7907b31c0, C4<1>, C4<1>;
L_000001e7907b63f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e7906e53b0 .functor XNOR 1, v000001e7907a22a0_0, L_000001e7907b63f0, C4<0>, C4<0>;
L_000001e7906e6df0 .functor AND 1, L_000001e7906e53b0, L_000001e7907b3260, C4<1>, C4<1>;
L_000001e7906e6920 .functor AND 1, L_000001e7906e6df0, L_000001e7907b4160, C4<1>, C4<1>;
v000001e79079ad60_0 .net/2u *"_ivl_0", 0 0, L_000001e7907b6318;  1 drivers
v000001e790799140_0 .net *"_ivl_10", 0 0, L_000001e7907b31c0;  1 drivers
v000001e79079a5e0_0 .net *"_ivl_13", 0 0, L_000001e7906e5260;  1 drivers
v000001e79079a7c0_0 .net *"_ivl_14", 31 0, L_000001e7907b56a0;  1 drivers
v000001e790799640_0 .net *"_ivl_16", 6 0, L_000001e7907b5740;  1 drivers
L_000001e7907b63a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e79079aea0_0 .net *"_ivl_19", 1 0, L_000001e7907b63a8;  1 drivers
v000001e79079a360_0 .net *"_ivl_2", 0 0, L_000001e7906e4ee0;  1 drivers
v000001e790799aa0_0 .net/2u *"_ivl_22", 0 0, L_000001e7907b63f0;  1 drivers
v000001e790799280_0 .net *"_ivl_24", 0 0, L_000001e7906e53b0;  1 drivers
v000001e790799f00_0 .net *"_ivl_26", 0 0, L_000001e7907b3260;  1 drivers
v000001e79079ac20_0 .net *"_ivl_29", 0 0, L_000001e7906e6df0;  1 drivers
L_000001e7907b6438 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e790799780_0 .net/2u *"_ivl_30", 4 0, L_000001e7907b6438;  1 drivers
v000001e79079a9a0_0 .net *"_ivl_32", 0 0, L_000001e7907b4160;  1 drivers
v000001e79079b300_0 .net *"_ivl_35", 0 0, L_000001e7906e6920;  1 drivers
v000001e790799500_0 .net *"_ivl_36", 31 0, L_000001e7907b3da0;  1 drivers
v000001e790799b40_0 .net *"_ivl_38", 6 0, L_000001e7907b3440;  1 drivers
v000001e79079b620_0 .net *"_ivl_4", 0 0, L_000001e7907b5600;  1 drivers
L_000001e7907b6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e790799820_0 .net *"_ivl_41", 1 0, L_000001e7907b6480;  1 drivers
v000001e7907995a0_0 .net *"_ivl_7", 0 0, L_000001e7906e51f0;  1 drivers
L_000001e7907b6360 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e790799000_0 .net/2u *"_ivl_8", 4 0, L_000001e7907b6360;  1 drivers
v000001e790799960_0 .net "clock", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e79079b260 .array "data", 0 31, 31 0;
v000001e790799460_0 .var/i "i", 31 0;
v000001e79079a540_0 .net "raA", 4 0, L_000001e7907b4de0;  alias, 1 drivers
v000001e790799c80_0 .net "raB", 4 0, L_000001e7907b47a0;  alias, 1 drivers
v000001e790799320_0 .net "rdA", 31 0, L_000001e7907b57e0;  alias, 1 drivers
v000001e79079a040_0 .net "rdB", 31 0, L_000001e7907b3620;  alias, 1 drivers
v000001e79079b3a0_0 .net "reset", 0 0, v000001e7907b43e0_0;  alias, 1 drivers
v000001e79079ab80_0 .net "wa", 4 0, v000001e7907a0180_0;  alias, 1 drivers
v000001e790799a00_0 .net "wd", 31 0, L_000001e790811ad0;  alias, 1 drivers
v000001e79079a400_0 .net "wen", 0 0, v000001e7907a22a0_0;  alias, 1 drivers
L_000001e7907b5600 .cmp/eq 5, v000001e7907a0180_0, L_000001e7907b4de0;
L_000001e7907b31c0 .cmp/ne 5, v000001e7907a0180_0, L_000001e7907b6360;
L_000001e7907b56a0 .array/port v000001e79079b260, L_000001e7907b5740;
L_000001e7907b5740 .concat [ 5 2 0 0], L_000001e7907b4de0, L_000001e7907b63a8;
L_000001e7907b57e0 .functor MUXZ 32, L_000001e7907b56a0, L_000001e790811ad0, L_000001e7906e5260, C4<>;
L_000001e7907b3260 .cmp/eq 5, v000001e7907a0180_0, L_000001e7907b47a0;
L_000001e7907b4160 .cmp/ne 5, v000001e7907a0180_0, L_000001e7907b6438;
L_000001e7907b3da0 .array/port v000001e79079b260, L_000001e7907b3440;
L_000001e7907b3440 .concat [ 5 2 0 0], L_000001e7907b47a0, L_000001e7907b6480;
L_000001e7907b3620 .functor MUXZ 32, L_000001e7907b3da0, L_000001e790811ad0, L_000001e7906e6920, C4<>;
S_000001e7904f5290 .scope module, "mem_read_selector" "mem_read_selector" 7 486, 16 4 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "DMemOut";
    .port_info 2 /INPUT 2 "byte_index";
    .port_info 3 /OUTPUT 32 "out";
L_000001e7907b73f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e7906e6d10 .functor XNOR 1, L_000001e790810db0, L_000001e7907b73f8, C4<0>, C4<0>;
v000001e79079a220_0 .net "DMemOut", 31 0, v000001e7907a2200_0;  1 drivers
L_000001e7907b7320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e790799d20_0 .net/2u *"_ivl_0", 1 0, L_000001e7907b7320;  1 drivers
v000001e79079a860_0 .net *"_ivl_11", 7 0, L_000001e790812bb0;  1 drivers
L_000001e7907b73b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e79079a4a0_0 .net/2u *"_ivl_12", 1 0, L_000001e7907b73b0;  1 drivers
v000001e79079a900_0 .net *"_ivl_14", 0 0, L_000001e790811350;  1 drivers
v000001e790799dc0_0 .net *"_ivl_17", 7 0, L_000001e790812250;  1 drivers
v000001e79079aa40_0 .net *"_ivl_19", 7 0, L_000001e7908110d0;  1 drivers
v000001e79079a680_0 .net *"_ivl_2", 0 0, L_000001e790811cb0;  1 drivers
v000001e79079a0e0_0 .net *"_ivl_20", 7 0, L_000001e790812c50;  1 drivers
v000001e7907993c0_0 .net *"_ivl_22", 7 0, L_000001e790811e90;  1 drivers
v000001e79079b580_0 .net *"_ivl_27", 0 0, L_000001e790810db0;  1 drivers
v000001e7907990a0_0 .net/2u *"_ivl_28", 0 0, L_000001e7907b73f8;  1 drivers
v000001e79079b120_0 .net *"_ivl_30", 0 0, L_000001e7906e6d10;  1 drivers
v000001e790799e60_0 .net *"_ivl_33", 15 0, L_000001e7908115d0;  1 drivers
v000001e79079a180_0 .net *"_ivl_35", 15 0, L_000001e790812750;  1 drivers
v000001e79079a720_0 .net *"_ivl_5", 7 0, L_000001e790811490;  1 drivers
L_000001e7907b7368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e79079b6c0_0 .net/2u *"_ivl_6", 1 0, L_000001e7907b7368;  1 drivers
v000001e790799fa0_0 .net *"_ivl_8", 0 0, L_000001e790812e30;  1 drivers
v000001e79079acc0_0 .net "byte_index", 1 0, L_000001e790811d50;  1 drivers
v000001e79079a2c0_0 .net "byte_sel", 7 0, L_000001e7908109f0;  1 drivers
v000001e79079ae00_0 .net "half", 15 0, L_000001e790810bd0;  1 drivers
v000001e79079af40_0 .net "mem_select", 2 0, v000001e7907a2340_0;  1 drivers
v000001e79079afe0_0 .var "out", 31 0;
E_000001e7907129c0 .event anyedge, v000001e79079af40_0, v000001e79079a2c0_0, v000001e79079ae00_0, v000001e79079a220_0;
L_000001e790811cb0 .cmp/eq 2, L_000001e790811d50, L_000001e7907b7320;
L_000001e790811490 .part v000001e7907a2200_0, 0, 8;
L_000001e790812e30 .cmp/eq 2, L_000001e790811d50, L_000001e7907b7368;
L_000001e790812bb0 .part v000001e7907a2200_0, 8, 8;
L_000001e790811350 .cmp/eq 2, L_000001e790811d50, L_000001e7907b73b0;
L_000001e790812250 .part v000001e7907a2200_0, 16, 8;
L_000001e7908110d0 .part v000001e7907a2200_0, 24, 8;
L_000001e790812c50 .functor MUXZ 8, L_000001e7908110d0, L_000001e790812250, L_000001e790811350, C4<>;
L_000001e790811e90 .functor MUXZ 8, L_000001e790812c50, L_000001e790812bb0, L_000001e790812e30, C4<>;
L_000001e7908109f0 .functor MUXZ 8, L_000001e790811e90, L_000001e790811490, L_000001e790811cb0, C4<>;
L_000001e790810db0 .part L_000001e790811d50, 1, 1;
L_000001e7908115d0 .part v000001e7907a2200_0, 0, 16;
L_000001e790812750 .part v000001e7907a2200_0, 16, 16;
L_000001e790810bd0 .functor MUXZ 16, L_000001e790812750, L_000001e7908115d0, L_000001e7906e6d10, C4<>;
S_000001e7904dd570 .scope module, "mem_write_selector" "mem_write_selector" 7 433, 17 4 0, S_000001e79053ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "ALUin";
    .port_info 2 /INPUT 2 "offset";
    .port_info 3 /OUTPUT 4 "byte_select_vector";
    .port_info 4 /OUTPUT 32 "out";
v000001e79079b080_0 .net "ALUin", 31 0, v000001e7907a0f40_0;  1 drivers
v000001e79079b1c0_0 .var "byte_select_vector", 3 0;
v000001e7907991e0_0 .net "mem_select", 2 0, v000001e7907a05e0_0;  alias, 1 drivers
v000001e79079c5c0_0 .net "offset", 1 0, L_000001e790811530;  1 drivers
v000001e79079c660_0 .var "out", 31 0;
E_000001e790712700 .event anyedge, v000001e7907937e0_0, v000001e79079c5c0_0, v000001e79079b080_0;
E_000001e790712580 .event anyedge, v000001e7907937e0_0, v000001e79079c5c0_0;
S_000001e79079d730 .scope module, "signExtendUnit" "signExtend" 7 188, 18 4 0, S_000001e79053ca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /OUTPUT 32 "imm_i";
    .port_info 2 /OUTPUT 32 "imm_s";
    .port_info 3 /OUTPUT 32 "imm_b";
    .port_info 4 /OUTPUT 32 "imm_u";
    .port_info 5 /OUTPUT 32 "imm_j";
v000001e79079ca20_0 .net *"_ivl_1", 0 0, L_000001e7907b4c00;  1 drivers
v000001e79079c700_0 .net *"_ivl_11", 0 0, L_000001e7907b4840;  1 drivers
v000001e79079cde0_0 .net *"_ivl_12", 19 0, L_000001e7907b3120;  1 drivers
v000001e79079c7a0_0 .net *"_ivl_15", 6 0, L_000001e7907b42a0;  1 drivers
v000001e79079c0c0_0 .net *"_ivl_17", 4 0, L_000001e7907b4b60;  1 drivers
v000001e79079c840_0 .net *"_ivl_2", 0 0, L_000001e7907b39e0;  1 drivers
v000001e79079b8a0_0 .net *"_ivl_21", 0 0, L_000001e7907b4ca0;  1 drivers
v000001e79079c3e0_0 .net *"_ivl_22", 19 0, L_000001e7907b3940;  1 drivers
v000001e79079c520_0 .net *"_ivl_25", 0 0, L_000001e7907b4660;  1 drivers
v000001e79079bb20_0 .net *"_ivl_27", 5 0, L_000001e7907b3c60;  1 drivers
v000001e79079c980_0 .net *"_ivl_29", 3 0, L_000001e7907b4020;  1 drivers
L_000001e7907b6240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e79079c2a0_0 .net/2u *"_ivl_30", 0 0, L_000001e7907b6240;  1 drivers
v000001e79079bd00_0 .net *"_ivl_35", 19 0, L_000001e7907b4fc0;  1 drivers
L_000001e7907b6288 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e79079b940_0 .net/2u *"_ivl_36", 11 0, L_000001e7907b6288;  1 drivers
v000001e79079bee0_0 .net *"_ivl_4", 19 0, L_000001e7907b51a0;  1 drivers
v000001e79079bbc0_0 .net *"_ivl_41", 0 0, L_000001e7907b4d40;  1 drivers
v000001e79079c8e0_0 .net *"_ivl_42", 11 0, L_000001e7907b33a0;  1 drivers
v000001e79079ba80_0 .net *"_ivl_45", 7 0, L_000001e7907b4700;  1 drivers
v000001e79079bda0_0 .net *"_ivl_47", 0 0, L_000001e7907b5100;  1 drivers
v000001e79079b760_0 .net *"_ivl_49", 5 0, L_000001e7907b52e0;  1 drivers
v000001e79079c340_0 .net *"_ivl_51", 3 0, L_000001e7907b5380;  1 drivers
L_000001e7907b62d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e79079b800_0 .net/2u *"_ivl_52", 0 0, L_000001e7907b62d0;  1 drivers
v000001e79079cb60_0 .net *"_ivl_7", 11 0, L_000001e7907b45c0;  1 drivers
v000001e79079b9e0_0 .net "imm_b", 31 0, L_000001e7907b40c0;  alias, 1 drivers
v000001e79079c200_0 .net "imm_i", 31 0, L_000001e7907b5240;  alias, 1 drivers
v000001e79079cac0_0 .net "imm_j", 31 0, L_000001e7907b3580;  alias, 1 drivers
v000001e79079bc60_0 .net "imm_s", 31 0, L_000001e7907b3300;  alias, 1 drivers
v000001e79079cc00_0 .net "imm_u", 31 0, L_000001e7907b48e0;  alias, 1 drivers
v000001e79079cca0_0 .net "instr", 24 0, L_000001e7907b5560;  1 drivers
L_000001e7907b4c00 .part L_000001e7907b5560, 24, 1;
L_000001e7907b39e0 .concat [ 1 0 0 0], L_000001e7907b4c00;
LS_000001e7907b51a0_0_0 .concat [ 1 1 1 1], L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0;
LS_000001e7907b51a0_0_4 .concat [ 1 1 1 1], L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0;
LS_000001e7907b51a0_0_8 .concat [ 1 1 1 1], L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0;
LS_000001e7907b51a0_0_12 .concat [ 1 1 1 1], L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0;
LS_000001e7907b51a0_0_16 .concat [ 1 1 1 1], L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0, L_000001e7907b39e0;
LS_000001e7907b51a0_1_0 .concat [ 4 4 4 4], LS_000001e7907b51a0_0_0, LS_000001e7907b51a0_0_4, LS_000001e7907b51a0_0_8, LS_000001e7907b51a0_0_12;
LS_000001e7907b51a0_1_4 .concat [ 4 0 0 0], LS_000001e7907b51a0_0_16;
L_000001e7907b51a0 .concat [ 16 4 0 0], LS_000001e7907b51a0_1_0, LS_000001e7907b51a0_1_4;
L_000001e7907b45c0 .part L_000001e7907b5560, 13, 12;
L_000001e7907b5240 .concat [ 12 20 0 0], L_000001e7907b45c0, L_000001e7907b51a0;
L_000001e7907b4840 .part L_000001e7907b5560, 24, 1;
LS_000001e7907b3120_0_0 .concat [ 1 1 1 1], L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840;
LS_000001e7907b3120_0_4 .concat [ 1 1 1 1], L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840;
LS_000001e7907b3120_0_8 .concat [ 1 1 1 1], L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840;
LS_000001e7907b3120_0_12 .concat [ 1 1 1 1], L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840;
LS_000001e7907b3120_0_16 .concat [ 1 1 1 1], L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840, L_000001e7907b4840;
LS_000001e7907b3120_1_0 .concat [ 4 4 4 4], LS_000001e7907b3120_0_0, LS_000001e7907b3120_0_4, LS_000001e7907b3120_0_8, LS_000001e7907b3120_0_12;
LS_000001e7907b3120_1_4 .concat [ 4 0 0 0], LS_000001e7907b3120_0_16;
L_000001e7907b3120 .concat [ 16 4 0 0], LS_000001e7907b3120_1_0, LS_000001e7907b3120_1_4;
L_000001e7907b42a0 .part L_000001e7907b5560, 18, 7;
L_000001e7907b4b60 .part L_000001e7907b5560, 0, 5;
L_000001e7907b3300 .concat [ 5 7 20 0], L_000001e7907b4b60, L_000001e7907b42a0, L_000001e7907b3120;
L_000001e7907b4ca0 .part L_000001e7907b5560, 24, 1;
LS_000001e7907b3940_0_0 .concat [ 1 1 1 1], L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0;
LS_000001e7907b3940_0_4 .concat [ 1 1 1 1], L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0;
LS_000001e7907b3940_0_8 .concat [ 1 1 1 1], L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0;
LS_000001e7907b3940_0_12 .concat [ 1 1 1 1], L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0;
LS_000001e7907b3940_0_16 .concat [ 1 1 1 1], L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0, L_000001e7907b4ca0;
LS_000001e7907b3940_1_0 .concat [ 4 4 4 4], LS_000001e7907b3940_0_0, LS_000001e7907b3940_0_4, LS_000001e7907b3940_0_8, LS_000001e7907b3940_0_12;
LS_000001e7907b3940_1_4 .concat [ 4 0 0 0], LS_000001e7907b3940_0_16;
L_000001e7907b3940 .concat [ 16 4 0 0], LS_000001e7907b3940_1_0, LS_000001e7907b3940_1_4;
L_000001e7907b4660 .part L_000001e7907b5560, 0, 1;
L_000001e7907b3c60 .part L_000001e7907b5560, 18, 6;
L_000001e7907b4020 .part L_000001e7907b5560, 1, 4;
LS_000001e7907b40c0_0_0 .concat [ 1 4 6 1], L_000001e7907b6240, L_000001e7907b4020, L_000001e7907b3c60, L_000001e7907b4660;
LS_000001e7907b40c0_0_4 .concat [ 20 0 0 0], L_000001e7907b3940;
L_000001e7907b40c0 .concat [ 12 20 0 0], LS_000001e7907b40c0_0_0, LS_000001e7907b40c0_0_4;
L_000001e7907b4fc0 .part L_000001e7907b5560, 5, 20;
L_000001e7907b48e0 .concat [ 12 20 0 0], L_000001e7907b6288, L_000001e7907b4fc0;
L_000001e7907b4d40 .part L_000001e7907b5560, 24, 1;
LS_000001e7907b33a0_0_0 .concat [ 1 1 1 1], L_000001e7907b4d40, L_000001e7907b4d40, L_000001e7907b4d40, L_000001e7907b4d40;
LS_000001e7907b33a0_0_4 .concat [ 1 1 1 1], L_000001e7907b4d40, L_000001e7907b4d40, L_000001e7907b4d40, L_000001e7907b4d40;
LS_000001e7907b33a0_0_8 .concat [ 1 1 1 1], L_000001e7907b4d40, L_000001e7907b4d40, L_000001e7907b4d40, L_000001e7907b4d40;
L_000001e7907b33a0 .concat [ 4 4 4 0], LS_000001e7907b33a0_0_0, LS_000001e7907b33a0_0_4, LS_000001e7907b33a0_0_8;
L_000001e7907b4700 .part L_000001e7907b5560, 5, 8;
L_000001e7907b5100 .part L_000001e7907b5560, 13, 1;
L_000001e7907b52e0 .part L_000001e7907b5560, 18, 6;
L_000001e7907b5380 .part L_000001e7907b5560, 14, 4;
LS_000001e7907b3580_0_0 .concat [ 1 4 6 1], L_000001e7907b62d0, L_000001e7907b5380, L_000001e7907b52e0, L_000001e7907b5100;
LS_000001e7907b3580_0_4 .concat [ 8 12 0 0], L_000001e7907b4700, L_000001e7907b33a0;
L_000001e7907b3580 .concat [ 12 20 0 0], LS_000001e7907b3580_0_0, LS_000001e7907b3580_0_4;
S_000001e79079d410 .scope module, "flashController" "flashController" 3 116, 19 1 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "flashMiso";
    .port_info 5 /OUTPUT 1 "flashClk";
    .port_info 6 /OUTPUT 1 "flashMosi";
    .port_info 7 /OUTPUT 1 "flashCs";
    .port_info 8 /INPUT 32 "data_in";
    .port_info 9 /INPUT 8 "address";
    .port_info 10 /OUTPUT 32 "data_out";
P_000001e7904f5420 .param/l "ADDRESS" 1 19 26, +C4<00000000000000000000000000000100>;
P_000001e7904f5458 .param/l "DATAIN" 1 19 27, +C4<00000000000000000000000000001000>;
P_000001e7904f5490 .param/l "DATAOUT" 1 19 28, +C4<00000000000000000000000000001100>;
P_000001e7904f54c8 .param/l "READENABLE" 1 19 24, +C4<00000000000000000000000000000001>;
P_000001e7904f5500 .param/l "READY" 1 19 23, +C4<00000000000000000000000000000000>;
P_000001e7904f5538 .param/l "WRITEENABLE" 1 19 25, +C4<00000000000000000000000000000010>;
v000001e7907a8900_0 .net "address", 7 0, L_000001e7908129d0;  1 drivers
v000001e7907a8fe0_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7907a99e0_0 .net "data_in", 31 0, L_000001e7906e6370;  alias, 1 drivers
v000001e7907a89a0_0 .var "data_out", 31 0;
v000001e7907a9940_0 .net "flashClk", 0 0, v000001e7907a8180_0;  alias, 1 drivers
v000001e7907a8b80_0 .net "flashCs", 0 0, v000001e7907a6f60_0;  alias, 1 drivers
v000001e7907a9260_0 .net "flashMiso", 0 0, o000001e790748978;  alias, 0 drivers
v000001e7907a9da0_0 .net "flashMosi", 0 0, v000001e7907a6560_0;  alias, 1 drivers
v000001e7907a98a0_0 .var "flash_address", 23 0;
v000001e7907a8ea0_0 .var "flash_data_in", 31 0;
v000001e7907a9c60_0 .net "flash_data_out", 31 0, v000001e7907a8400_0;  1 drivers
v000001e7907a9580_0 .var "flash_enable", 0 0;
v000001e7907a9080_0 .net "flash_ready", 0 0, v000001e7907a71e0_0;  1 drivers
v000001e7907a9e40_0 .var "flash_ren", 0 0;
v000001e7907a8c20_0 .var "flash_wen", 0 0;
v000001e7907a9300_0 .net "ren", 0 0, v000001e790722040_0;  alias, 1 drivers
v000001e7907a9a80_0 .net "reset", 0 0, v000001e7907b43e0_0;  alias, 1 drivers
v000001e7907a8ae0_0 .var "stateDebug", 4 0;
v000001e7907a8f40_0 .net "wen", 0 0, v000001e790722180_0;  alias, 1 drivers
L_000001e790812430 .part v000001e7907a8ea0_0, 0, 24;
S_000001e79079d5a0 .scope module, "navigator" "flashNavigator" 19 123, 20 2 0, S_000001e79079d410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flash_enable";
    .port_info 2 /INPUT 24 "readAddress";
    .port_info 3 /INPUT 24 "writeAddress";
    .port_info 4 /INPUT 24 "dataToWrite";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /INPUT 1 "flashMiso";
    .port_info 8 /OUTPUT 1 "flashClk";
    .port_info 9 /OUTPUT 1 "flashMosi";
    .port_info 10 /OUTPUT 1 "flashCs";
    .port_info 11 /OUTPUT 1 "ready";
    .port_info 12 /OUTPUT 32 "data_out";
P_000001e7904dd700 .param/l "STATE_DONE" 1 20 32, C4<00000101>;
P_000001e7904dd738 .param/l "STATE_INIT_POWER" 1 20 27, C4<00000000>;
P_000001e7904dd770 .param/l "STATE_LOAD_ADDRESS_TO_SEND" 1 20 30, C4<00000011>;
P_000001e7904dd7a8 .param/l "STATE_LOAD_CMD_TO_SEND" 1 20 28, C4<00000001>;
P_000001e7904dd7e0 .param/l "STATE_LOAD_WRITE_ADDRESS" 1 20 37, C4<00001000>;
P_000001e7904dd818 .param/l "STATE_LOAD_WRITE_CMD" 1 20 36, C4<00000111>;
P_000001e7904dd850 .param/l "STATE_READ_DATA" 1 20 31, C4<00000100>;
P_000001e7904dd888 .param/l "STATE_SEND" 1 20 29, C4<00000010>;
P_000001e7904dd8c0 .param/l "STATE_SEND_WRITE_DATA" 1 20 38, C4<00001001>;
P_000001e7904dd8f8 .param/l "STATE_WAIT_WRITE_COMPLETE" 1 20 39, C4<00001010>;
P_000001e7904dd930 .param/l "STATE_WRITE_ENABLE" 1 20 35, C4<00000110>;
v000001e7907a6e20_0 .var "bitsToSend", 8 0;
v000001e7907a7a00_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7907a61a0_0 .var "command", 7 0;
v000001e7907a78c0_0 .var "counter", 32 0;
v000001e7907a7aa0_0 .var "currentByteNum", 7 0;
v000001e7907a7fa0_0 .var "currentByteOut", 7 0;
v000001e7907a80e0_0 .var "dataIn", 255 0;
v000001e7907a82c0_0 .var "dataInBuffer", 255 0;
v000001e7907a64c0_0 .var "dataReady", 0 0;
v000001e7907a6240_0 .var "dataToSend", 23 0;
v000001e7907a6420_0 .net "dataToWrite", 23 0, L_000001e790812430;  1 drivers
v000001e7907a8400_0 .var "data_out", 31 0;
v000001e7907a7140_0 .var "enabling_done", 0 0;
v000001e7907a8180_0 .var "flashClk", 0 0;
v000001e7907a6f60_0 .var "flashCs", 0 0;
v000001e7907a69c0_0 .net "flashMiso", 0 0, o000001e790748978;  alias, 0 drivers
v000001e7907a6560_0 .var "flashMosi", 0 0;
v000001e7907a7280_0 .net "flash_enable", 0 0, v000001e7907a9580_0;  1 drivers
v000001e7907a8360_0 .net "readAddress", 23 0, v000001e7907a98a0_0;  1 drivers
v000001e7907a6600_0 .net "read_enable", 0 0, v000001e7907a9e40_0;  1 drivers
v000001e7907a71e0_0 .var "ready", 0 0;
v000001e7907a7320_0 .var "returnState", 3 0;
v000001e7907a9760_0 .var "state", 3 0;
v000001e7907a9800_0 .net "writeAddress", 23 0, v000001e7907a98a0_0;  alias, 1 drivers
v000001e7907a8d60_0 .net "write_enable", 0 0, v000001e7907a8c20_0;  1 drivers
v000001e7907a8e00_0 .var "write_progress", 0 0;
S_000001e79079d0f0 .scope module, "mem" "memory" 3 91, 21 3 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /INPUT 18 "data_addr";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 4 "byte_select_vector";
    .port_info 10 /OUTPUT 1 "ready";
P_000001e7906d8680 .param/l "STATE_FINISHED" 1 21 37, C4<11>;
P_000001e7906d86b8 .param/l "STATE_IDLE" 1 21 34, C4<00>;
P_000001e7906d86f0 .param/l "STATE_READING" 1 21 35, C4<01>;
P_000001e7906d8728 .param/l "STATE_WRITING" 1 21 36, C4<10>;
P_000001e7906d8760 .param/l "data_size" 1 21 15, +C4<00000000000000000000010000000000>;
v000001e7907a9120_0 .net "PC", 17 0, L_000001e790810950;  1 drivers
v000001e7907a9620_0 .net "byte_select_vector", 3 0, L_000001e7906e4f50;  alias, 1 drivers
v000001e7907a91c0_0 .net "clk", 0 0, L_000001e7907b3d00;  alias, 1 drivers
v000001e7907a9b20_0 .var "cnt", 4 0;
v000001e7907a96c0_0 .net "data_addr", 17 0, L_000001e790810ef0;  1 drivers
v000001e7907a93a0_0 .net "data_in", 31 0, L_000001e7906e6370;  alias, 1 drivers
v000001e7907a8cc0 .array "data_mem", 0 1023, 31 0;
v000001e7907a9440_0 .var "data_out", 31 0;
v000001e7907a9bc0_0 .var/i "i", 31 0;
v000001e7907a9d00_0 .var "instr", 31 0;
v000001e7907a9ee0_0 .var "ready", 0 0;
v000001e7907a9f80_0 .net "ren", 0 0, v000001e790720ce0_0;  alias, 1 drivers
v000001e7907a94e0_0 .net "reset", 0 0, v000001e7907b43e0_0;  alias, 1 drivers
v000001e7907a8a40_0 .var "saved_data_addr", 19 0;
v000001e7907aa890_0 .var "state", 1 0;
v000001e7907ab510_0 .net "wen", 0 0, v000001e790721dc0_0;  alias, 1 drivers
S_000001e79079d8c0 .scope module, "scr" "screen" 3 183, 22 2 0, S_000001e79059bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 10 "pixelAddress";
    .port_info 2 /INPUT 8 "pixelData";
    .port_info 3 /INOUT 1 "io_sda";
    .port_info 4 /OUTPUT 1 "io_scl";
P_000001e7904db450 .param/l "INST_READ_BYTE" 1 22 17, +C4<00000000000000000000000000000010>;
P_000001e7904db488 .param/l "INST_START_TX" 1 22 15, +C4<00000000000000000000000000000000>;
P_000001e7904db4c0 .param/l "INST_STOP_TX" 1 22 16, +C4<00000000000000000000000000000001>;
P_000001e7904db4f8 .param/l "INST_WRITE_BYTE" 1 22 18, +C4<00000000000000000000000000000011>;
P_000001e7904db530 .param/l "STARTUP_WAIT" 0 22 4, C4<00000000100110001001011010000000>;
P_000001e7904db568 .param/l "STATE_CHECK_FINISHED_INIT" 1 22 85, C4<011>;
P_000001e7904db5a0 .param/l "STATE_CHECK_IMG_FINISH" 1 22 87, C4<101>;
P_000001e7904db5d8 .param/l "STATE_DEBOUNCE" 1 22 88, C4<110>;
P_000001e7904db610 .param/l "STATE_ERROR" 1 22 89, C4<111>;
P_000001e7904db648 .param/l "STATE_IDLE" 1 22 82, C4<000>;
P_000001e7904db680 .param/l "STATE_INIT" 1 22 83, C4<001>;
P_000001e7904db6b8 .param/l "STATE_LOAD_IMAGE" 1 22 86, C4<100>;
P_000001e7904db6f0 .param/l "STATE_WAIT_API" 1 22 84, C4<010>;
P_000001e7904db728 .param/l "address" 0 22 5, C4<0111100>;
L_000001e7906e36d0 .functor BUFZ 1, v000001e7907ab0b0_0, C4<0>, C4<0>, C4<0>;
L_000001e7907b7758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e7907aa4d0_0 .net/2u *"_ivl_2", 0 0, L_000001e7907b7758;  1 drivers
L_000001e7907b77a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e7907ac4b0_0 .net/2u *"_ivl_6", 0 0, L_000001e7907b77a0;  1 drivers
L_000001e7907b77e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e7907abf10_0 .net/2u *"_ivl_8", 0 0, L_000001e7907b77e8;  1 drivers
v000001e7907ab830_0 .net "api_complete", 0 0, v000001e7907abdd0_0;  1 drivers
v000001e7907aa250_0 .net "api_error", 0 0, v000001e7907ac230_0;  1 drivers
v000001e7907ab290_0 .net "clk", 0 0, v000001e7907b4ac0_0;  alias, 1 drivers
v000001e7907ab330_0 .var "cmd", 7 0;
v000001e7907ab8d0_0 .var "commandIndex", 7 0;
v000001e7907ac370_0 .var "data", 7 0;
v000001e7907ab970_0 .var "data2", 7 0;
v000001e7907aa110_0 .net "dataToSend", 7 0, v000001e7907ab790_0;  1 drivers
v000001e7907aba10_0 .var "doubleData", 0 0;
v000001e7907abab0_0 .var "en_api", 0 0;
v000001e7907abb50_0 .net "enableI2C", 0 0, v000001e7907ab5b0_0;  1 drivers
v000001e7907aa1b0_0 .net "i2c_complete", 0 0, v000001e7907aabb0_0;  1 drivers
v000001e7907abfb0_0 .net "i2c_error", 0 0, v000001e7907ab650_0;  1 drivers
v000001e7907ac050_0 .var "initiated", 0 0;
v000001e7907ac0f0_0 .net "instructionI2C", 1 0, v000001e7907abc90_0;  1 drivers
v000001e7907ac2d0_0 .net "io_scl", 0 0, L_000001e7906e36d0;  alias, 1 drivers
v000001e7907ac410_0 .net "io_sda", 0 0, L_000001e790812930;  alias, 1 drivers
v000001e7907ac550_0 .net "isSending", 0 0, v000001e7907aac50_0;  1 drivers
v000001e7907ac5f0_0 .var "next_state", 2 0;
v000001e7907ac690_0 .net "pixelAddress", 9 0, L_000001e7908118f0;  alias, 1 drivers
v000001e7907ac730_0 .var "pixelCounter", 10 0;
v000001e7907aa610_0 .net "pixelData", 7 0, L_000001e7906e6f40;  alias, 1 drivers
v000001e7907ac870_0 .var "processStarted", 0 0;
v000001e7907aa2f0_0 .net "sdaIn", 0 0, L_000001e790811990;  1 drivers
v000001e7907aa390_0 .net "sdaOut", 0 0, v000001e7907ab150_0;  1 drivers
v000001e7907aa430_0 .var "state", 2 0;
v000001e7907aa570_0 .net "testscl", 0 0, v000001e7907ab0b0_0;  1 drivers
v000001e7907aa6b0_0 .var "txCounter", 24 0;
L_000001e7908118f0 .part v000001e7907ac730_0, 0, 10;
L_000001e790812930 .functor MUXZ 1, L_000001e7907b7758, v000001e7907ab150_0, v000001e7907aac50_0, C4<>;
L_000001e790811990 .functor MUXZ 1, L_000001e7907b77e8, L_000001e7907b77a0, L_000001e790812930, C4<>;
S_000001e79079da50 .scope module, "i2c_api_inst" "i2c_api" 22 64, 23 1 0, S_000001e79079d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 8 "data2";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 8 "cmd";
    .port_info 5 /INPUT 1 "enable";
    .port_info 6 /INPUT 1 "doubleData";
    .port_info 7 /OUTPUT 2 "instruction";
    .port_info 8 /OUTPUT 1 "enable_i2c";
    .port_info 9 /OUTPUT 1 "api_complete";
    .port_info 10 /OUTPUT 8 "byteToSend";
    .port_info 11 /INPUT 1 "i2c_error";
    .port_info 12 /OUTPUT 1 "error";
    .port_info 13 /INPUT 1 "i2c_complete";
P_000001e7904d0bf0 .param/l "INST_READ_BYTE" 1 23 20, +C4<00000000000000000000000000000010>;
P_000001e7904d0c28 .param/l "INST_START_TX" 1 23 18, +C4<00000000000000000000000000000000>;
P_000001e7904d0c60 .param/l "INST_STOP_TX" 1 23 19, +C4<00000000000000000000000000000001>;
P_000001e7904d0c98 .param/l "INST_WRITE_BYTE" 1 23 21, +C4<00000000000000000000000000000011>;
P_000001e7904d0cd0 .param/l "STATE_ADDR" 1 23 26, +C4<00000000000000000000000000000010>;
P_000001e7904d0d08 .param/l "STATE_CMD" 1 23 27, +C4<00000000000000000000000000000011>;
P_000001e7904d0d40 .param/l "STATE_DATA" 1 23 28, +C4<00000000000000000000000000000100>;
P_000001e7904d0d78 .param/l "STATE_DATA2" 1 23 31, +C4<00000000000000000000000000000111>;
P_000001e7904d0db0 .param/l "STATE_IDLE" 1 23 24, +C4<00000000000000000000000000000000>;
P_000001e7904d0de8 .param/l "STATE_START_TX" 1 23 25, +C4<00000000000000000000000000000001>;
P_000001e7904d0e20 .param/l "STATE_STOP" 1 23 29, +C4<00000000000000000000000000000101>;
P_000001e7904d0e58 .param/l "STATE_WAIT_FOR_I2C" 1 23 30, +C4<00000000000000000000000000000110>;
L_000001e7907b7830 .functor BUFT 1, C4<0111100>, C4<0>, C4<0>, C4<0>;
v000001e7907aa750_0 .net "address", 6 0, L_000001e7907b7830;  1 drivers
v000001e7907abdd0_0 .var "api_complete", 0 0;
v000001e7907ab790_0 .var "byteToSend", 7 0;
v000001e7907aaf70_0 .net "clk", 0 0, v000001e7907b4ac0_0;  alias, 1 drivers
v000001e7907aa7f0_0 .net "cmd", 7 0, v000001e7907ab330_0;  1 drivers
v000001e7907abbf0_0 .net "data", 7 0, v000001e7907ac370_0;  1 drivers
v000001e7907aa930_0 .net "data2", 7 0, v000001e7907ab970_0;  1 drivers
v000001e7907ac7d0_0 .net "doubleData", 0 0, v000001e7907aba10_0;  1 drivers
v000001e7907abe70_0 .net "enable", 0 0, v000001e7907abab0_0;  1 drivers
v000001e7907ab5b0_0 .var "enable_i2c", 0 0;
v000001e7907ac230_0 .var "error", 0 0;
v000001e7907ac190_0 .net "i2c_complete", 0 0, v000001e7907aabb0_0;  alias, 1 drivers
v000001e7907aa9d0_0 .net "i2c_error", 0 0, v000001e7907ab650_0;  alias, 1 drivers
v000001e7907abc90_0 .var "instruction", 1 0;
v000001e7907aad90_0 .var "next_state", 3 0;
v000001e7907aacf0_0 .var "processStarted", 0 0;
v000001e7907abd30_0 .var "state", 3 0;
E_000001e7907127c0 .event posedge, v000001e7907aaf70_0;
S_000001e79079d280 .scope module, "i2c_inst" "i2c" 22 43, 24 2 0, S_000001e79079d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdaIn";
    .port_info 2 /OUTPUT 1 "sdaOutReg";
    .port_info 3 /OUTPUT 1 "isSending";
    .port_info 4 /OUTPUT 1 "scl";
    .port_info 5 /INPUT 2 "instruction";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 8 "byteToSend";
    .port_info 8 /OUTPUT 8 "byteReceived";
    .port_info 9 /OUTPUT 1 "error";
    .port_info 10 /OUTPUT 1 "complete";
P_000001e7904d0ea0 .param/l "INST_READ_BYTE" 1 24 17, +C4<00000000000000000000000000000010>;
P_000001e7904d0ed8 .param/l "INST_START_TX" 1 24 15, +C4<00000000000000000000000000000000>;
P_000001e7904d0f10 .param/l "INST_STOP_TX" 1 24 16, +C4<00000000000000000000000000000001>;
P_000001e7904d0f48 .param/l "INST_WRITE_BYTE" 1 24 18, +C4<00000000000000000000000000000011>;
P_000001e7904d0f80 .param/l "STATE_DONE" 1 24 20, +C4<00000000000000000000000000000101>;
P_000001e7904d0fb8 .param/l "STATE_IDLE" 1 24 19, +C4<00000000000000000000000000000100>;
P_000001e7904d0ff0 .param/l "STATE_RCV_ACK" 1 24 22, +C4<00000000000000000000000000000111>;
P_000001e7904d1028 .param/l "STATE_SEND_ACK" 1 24 21, +C4<00000000000000000000000000000110>;
v000001e7907ab470_0 .var "bitToSend", 2 0;
v000001e7907aae30_0 .var "byteReceived", 7 0;
v000001e7907ab3d0_0 .net "byteToSend", 7 0, v000001e7907ab790_0;  alias, 1 drivers
v000001e7907aaed0_0 .net "clk", 0 0, v000001e7907b4ac0_0;  alias, 1 drivers
v000001e7907ab010_0 .var "clockDivider", 6 0;
v000001e7907aabb0_0 .var "complete", 0 0;
v000001e7907aaa70_0 .net "enable", 0 0, v000001e7907ab5b0_0;  alias, 1 drivers
v000001e7907ab650_0 .var "error", 0 0;
v000001e7907aab10_0 .net "instruction", 1 0, v000001e7907abc90_0;  alias, 1 drivers
v000001e7907aac50_0 .var "isSending", 0 0;
v000001e7907ab0b0_0 .var "scl", 0 0;
v000001e7907ab6f0_0 .net "sdaIn", 0 0, L_000001e790811990;  alias, 1 drivers
v000001e7907ab150_0 .var "sdaOutReg", 0 0;
v000001e7907ab1f0_0 .var "state", 2 0;
S_000001e79079dbe0 .scope module, "text" "textEngine" 3 172, 25 1 0, S_000001e79059bc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "pixelAddress";
    .port_info 3 /INPUT 6 "char_write_addr";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 8 "char_write";
    .port_info 7 /OUTPUT 8 "pixelData";
    .port_info 8 /OUTPUT 1 "error";
L_000001e7906e6ed0 .functor BUFZ 8, L_000001e790810f90, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e7906e6f40 .functor BUFZ 8, v000001e7907aca50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e7906e4c40 .functor AND 1, L_000001e790812570, L_000001e7908112b0, C4<1>, C4<1>;
v000001e7907ad810_0 .net *"_ivl_0", 7 0, L_000001e790810f90;  1 drivers
v000001e7907acc30_0 .net *"_ivl_11", 3 0, L_000001e790811df0;  1 drivers
v000001e7907addb0_0 .net *"_ivl_17", 0 0, L_000001e7908117b0;  1 drivers
v000001e7907ad4f0_0 .net *"_ivl_2", 7 0, L_000001e790812890;  1 drivers
v000001e7907accd0_0 .net *"_ivl_22", 31 0, L_000001e790811f30;  1 drivers
L_000001e7907b7518 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e7907ada90_0 .net *"_ivl_25", 23 0, L_000001e7907b7518;  1 drivers
L_000001e7907b7560 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001e7907ade50_0 .net/2u *"_ivl_26", 31 0, L_000001e7907b7560;  1 drivers
v000001e7907aceb0_0 .net *"_ivl_28", 0 0, L_000001e790812570;  1 drivers
v000001e7907ad8b0_0 .net *"_ivl_30", 31 0, L_000001e790812070;  1 drivers
L_000001e7907b75a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e7907adef0_0 .net *"_ivl_33", 23 0, L_000001e7907b75a8;  1 drivers
L_000001e7907b75f0 .functor BUFT 1, C4<00000000000000000000000001111110>, C4<0>, C4<0>, C4<0>;
v000001e7907ace10_0 .net/2u *"_ivl_34", 31 0, L_000001e7907b75f0;  1 drivers
v000001e7907acd70_0 .net *"_ivl_36", 0 0, L_000001e7908112b0;  1 drivers
v000001e7907ac910_0 .net *"_ivl_39", 0 0, L_000001e7906e4c40;  1 drivers
L_000001e7907b7638 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v000001e7907adb30_0 .net/2u *"_ivl_40", 7 0, L_000001e7907b7638;  1 drivers
L_000001e7907b74d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7907ac9b0_0 .net *"_ivl_5", 1 0, L_000001e7907b74d0;  1 drivers
v000001e7907acf50_0 .net *"_ivl_9", 1 0, L_000001e790811710;  1 drivers
v000001e7907ad950_0 .net "charAddress", 5 0, L_000001e790811670;  1 drivers
v000001e7907ad270 .array "charMemory", 0 63, 7 0;
v000001e7907acb90_0 .net "charOutput", 7 0, L_000001e7906e6ed0;  1 drivers
v000001e7907acff0_0 .net "char_write", 7 0, L_000001e7908127f0;  1 drivers
v000001e7907ad9f0_0 .net "char_write_addr", 5 0, L_000001e790812110;  1 drivers
v000001e7907adbd0_0 .net "chosenChar", 7 0, L_000001e790811210;  1 drivers
v000001e7907ad130_0 .net "clk", 0 0, v000001e7907b4ac0_0;  alias, 1 drivers
v000001e7907ad630_0 .net "columnAddress", 2 0, L_000001e790811170;  1 drivers
v000001e7907ad3b0_0 .var "counter", 23 0;
v000001e7907acaf0_0 .var "error", 0 0;
v000001e7907ad6d0 .array "fontBuffer", 0 1519, 7 0;
v000001e7907ad590_0 .var/i "i", 31 0;
v000001e7907aca50_0 .var "outputBuffer", 7 0;
v000001e7907ad770_0 .net "pixelAddress", 9 0, L_000001e7908118f0;  alias, 1 drivers
v000001e7907adc70_0 .net "pixelData", 7 0, L_000001e7906e6f40;  alias, 1 drivers
v000001e7907add10_0 .net "ren", 0 0, v000001e790720f60_0;  alias, 1 drivers
v000001e7907ad090_0 .net "reset", 0 0, v000001e7907b43e0_0;  alias, 1 drivers
v000001e7907ad1d0_0 .net "topRow", 0 0, L_000001e790811b70;  1 drivers
v000001e7907ad310_0 .net "wen", 0 0, v000001e790721000_0;  alias, 1 drivers
L_000001e790810f90 .array/port v000001e7907ad270, L_000001e790812890;
L_000001e790812890 .concat [ 6 2 0 0], L_000001e790811670, L_000001e7907b74d0;
L_000001e790811710 .part L_000001e7908118f0, 8, 2;
L_000001e790811df0 .part L_000001e7908118f0, 3, 4;
L_000001e790811670 .concat [ 4 2 0 0], L_000001e790811df0, L_000001e790811710;
L_000001e790811170 .part L_000001e7908118f0, 0, 3;
L_000001e7908117b0 .part L_000001e7908118f0, 7, 1;
L_000001e790811b70 .reduce/nor L_000001e7908117b0;
L_000001e790811f30 .concat [ 8 24 0 0], L_000001e7906e6ed0, L_000001e7907b7518;
L_000001e790812570 .cmp/ge 32, L_000001e790811f30, L_000001e7907b7560;
L_000001e790812070 .concat [ 8 24 0 0], L_000001e7906e6ed0, L_000001e7907b75a8;
L_000001e7908112b0 .cmp/ge 32, L_000001e7907b75f0, L_000001e790812070;
L_000001e790811210 .functor MUXZ 8, L_000001e7907b7638, L_000001e7906e6ed0, L_000001e7906e4c40, C4<>;
    .scope S_000001e7904f5100;
T_0 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e79079b3a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e790799460_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001e790799460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e790799460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e79079b260, 0, 4;
    %load/vec4 v000001e790799460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e790799460_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e79079b260, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e79079a400_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e79079ab80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001e790799a00_0;
    %load/vec4 v000001e79079ab80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e79079b260, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e79053cc10;
T_1 ;
    %wait E_000001e790712d00;
    %load/vec4 v000001e7906de8e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000001e7906de660_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000001e7906de660_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000001e7906de660_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000001e7906dd580_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000001e7906de5c0_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000001e7906de7a0_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000001e7906de840_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000001e7906de840_0;
    %store/vec4 v000001e7906de980_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e7905396f0;
T_2 ;
    %wait E_000001e790713080;
    %load/vec4 v000001e790793e20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907943c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907940a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907941e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e790793420_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e790505a80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793060_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001e790505a80;
T_4 ;
    %wait E_000001e790712940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907945a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790794960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793060_0, 0, 1;
    %load/vec4 v000001e7907932e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793060_0, 0, 1;
    %load/vec4 v000001e790793060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e790793920_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v000001e790794640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001e790794320_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v000001e790793740_0;
    %load/vec4 v000001e790793880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.10, 4;
    %load/vec4 v000001e790793740_0;
    %load/vec4 v000001e790794000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.10;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790793c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001e790794d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
T_4.11 ;
T_4.8 ;
T_4.5 ;
T_4.1 ;
    %load/vec4 v000001e790792f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790793240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907945a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907946e0_0, 0, 1;
T_4.13 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e790557d20;
T_5 ;
    %wait E_000001e790712ec0;
    %load/vec4 v000001e7906dede0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v000001e7906dee80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v000001e7906904b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v000001e7906904b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v000001e7906dee80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v000001e7906dee80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.34 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.36 ;
    %load/vec4 v000001e7906904b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.40;
T_5.40 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7906deca0_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e790539560;
T_6 ;
    %wait E_000001e790712a80;
    %load/vec4 v000001e790793560_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v000001e790794aa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001e790794aa0_0;
    %load/vec4 v000001e790793b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e790793a60_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e790794460_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v000001e790793100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001e790793100_0;
    %load/vec4 v000001e790793b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e790793a60_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e790793a60_0, 0, 2;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e790539560;
T_7 ;
    %wait E_000001e790712880;
    %load/vec4 v000001e790793560_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v000001e790794aa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001e790794aa0_0;
    %load/vec4 v000001e790792fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e7907936a0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e790794460_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v000001e790793100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001e790793100_0;
    %load/vec4 v000001e790792fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e7907936a0_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7907936a0_0, 0, 2;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e7904dd570;
T_8 ;
    %wait E_000001e790712580;
    %load/vec4 v000001e7907991e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e79079b1c0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v000001e79079c5c0_0;
    %shiftl 4;
    %store/vec4 v000001e79079b1c0_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001e79079c5c0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v000001e79079b1c0_0, 0, 4;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e7904dd570;
T_9 ;
    %wait E_000001e790712700;
    %load/vec4 v000001e7907991e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001e79079c5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001e79079b080_0;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001e79079b080_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001e79079b080_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v000001e79079b080_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e7907991e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v000001e79079c5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001e79079b080_0;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001e79079b080_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e79079c660_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001e79079b080_0;
    %store/vec4 v000001e79079c660_0, 0, 32;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e790557eb0;
T_10 ;
    %wait E_000001e790713300;
    %load/vec4 v000001e79068fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e7907937e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000001e7907939c0_0;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000001e7907939c0_0;
    %inv;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000001e790794dc0_0;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000001e790794dc0_0;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000001e790794dc0_0;
    %inv;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v000001e790794dc0_0;
    %inv;
    %store/vec4 v000001e790794a00_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790794a00_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e7904f5290;
T_11 ;
    %wait E_000001e7907129c0;
    %load/vec4 v000001e79079af40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000001e79079a220_0;
    %store/vec4 v000001e79079afe0_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000001e79079a2c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e79079a2c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e79079afe0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000001e79079ae00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e79079ae00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e79079afe0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e79079a2c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e79079afe0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e79079ae00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e79079afe0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e79053ca80;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a1e40_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001e79053ca80;
T_13 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907a6920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0220_0, 0;
    %load/vec4 v000001e7907a0220_0;
    %assign/vec4 v000001e7907a0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a8720_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e7907a6ec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a8720_0, 0;
    %load/vec4 v000001e7907a04a0_0;
    %assign/vec4 v000001e7907a0220_0, 0;
    %load/vec4 v000001e7907a0220_0;
    %assign/vec4 v000001e7907a0540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a7500_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001e7907a8720_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v000001e7907a62e0_0;
    %assign/vec4 v000001e7907a7500_0, 0;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a8720_0, 0;
    %load/vec4 v000001e7907a0220_0;
    %assign/vec4 v000001e7907a0220_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e79053ca80;
T_14 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907a6920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1e40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e7907a7b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1da0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001e7907a7460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v000001e7907a1e40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a1e40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000001e7907a0540_0;
    %assign/vec4 v000001e7907a0ae0_0, 0;
    %load/vec4 v000001e7907a7500_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v000001e7907a7500_0;
    %assign/vec4 v000001e7907a1da0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000001e7907a62e0_0;
    %assign/vec4 v000001e7907a1da0_0, 0;
T_14.9 ;
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e79053ca80;
T_15 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907a6920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a14e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a11c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a1260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a19e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907a1ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a16c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a18a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907a0400_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e7907a1940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a25c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1c60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e7907a8040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a14e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a11c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a1260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a19e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907a1ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a16c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a18a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907a0400_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e7907a1940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a25c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1c60_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001e7907a7640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v000001e7907a7c80_0;
    %assign/vec4 v000001e7907a14e0_0, 0;
    %load/vec4 v000001e7907a0860_0;
    %assign/vec4 v000001e7907a0360_0, 0;
    %load/vec4 v000001e7907a2160_0;
    %assign/vec4 v000001e7907a11c0_0, 0;
    %load/vec4 v000001e7907a84a0_0;
    %assign/vec4 v000001e7907a1d00_0, 0;
    %load/vec4 v000001e7907a7960_0;
    %assign/vec4 v000001e7907a1260_0, 0;
    %load/vec4 v000001e7907a6880_0;
    %assign/vec4 v000001e7907a19e0_0, 0;
    %load/vec4 v000001e7907a6ba0_0;
    %assign/vec4 v000001e7907a1800_0, 0;
    %load/vec4 v000001e7907a0900_0;
    %assign/vec4 v000001e7907a1760_0, 0;
    %load/vec4 v000001e79079c160_0;
    %assign/vec4 v000001e7907a1ee0_0, 0;
    %load/vec4 v000001e79079c020_0;
    %assign/vec4 v000001e7907a16c0_0, 0;
    %load/vec4 v000001e7907a0c20_0;
    %assign/vec4 v000001e7907a1080_0, 0;
    %load/vec4 v000001e7907a2480_0;
    %assign/vec4 v000001e7907a1620_0, 0;
    %load/vec4 v000001e7907a27a0_0;
    %assign/vec4 v000001e7907a18a0_0, 0;
    %load/vec4 v000001e7907a2520_0;
    %assign/vec4 v000001e7907a1b20_0, 0;
    %load/vec4 v000001e7907a09a0_0;
    %assign/vec4 v000001e7907a1120_0, 0;
    %load/vec4 v000001e7907a8540_0;
    %assign/vec4 v000001e7907a0400_0, 0;
    %load/vec4 v000001e7907a67e0_0;
    %assign/vec4 v000001e7907a1940_0, 0;
    %load/vec4 v000001e7907a0ae0_0;
    %assign/vec4 v000001e7907a0680_0, 0;
    %load/vec4 v000001e7907a70a0_0;
    %assign/vec4 v000001e7907a25c0_0, 0;
    %load/vec4 v000001e7907a7d20_0;
    %assign/vec4 v000001e7907a1c60_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e79053ca80;
T_16 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907a6920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0b80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a2020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a0fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a2700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a00e0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e7907a05e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e7907a2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a1bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0b80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a2020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a0f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a23e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a0fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a2700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a00e0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e7907a05e0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001e7907a6ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v000001e79079c480_0;
    %assign/vec4 v000001e7907a1f80_0, 0;
    %load/vec4 v000001e7907a11c0_0;
    %assign/vec4 v000001e7907a1bc0_0, 0;
    %load/vec4 v000001e7907a1a80_0;
    %assign/vec4 v000001e7907a0b80_0, 0;
    %load/vec4 v000001e7907a0d60_0;
    %assign/vec4 v000001e7907a2020_0, 0;
    %load/vec4 v000001e7907a7e60_0;
    %assign/vec4 v000001e7907a0f40_0, 0;
    %load/vec4 v000001e7907a0a40_0;
    %assign/vec4 v000001e7907a23e0_0, 0;
    %load/vec4 v000001e7907a1080_0;
    %assign/vec4 v000001e7907a2660_0, 0;
    %load/vec4 v000001e7907a1620_0;
    %assign/vec4 v000001e7907a0ea0_0, 0;
    %load/vec4 v000001e7907a18a0_0;
    %assign/vec4 v000001e7907a0fe0_0, 0;
    %load/vec4 v000001e7907a1b20_0;
    %assign/vec4 v000001e7907a2700_0, 0;
    %load/vec4 v000001e7907a1120_0;
    %assign/vec4 v000001e7907a00e0_0, 0;
    %load/vec4 v000001e7907a0400_0;
    %assign/vec4 v000001e7907a05e0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e79053ca80;
T_17 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907a6920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a2200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a1300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a22a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e7907a2340_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e7907a6100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001e7907a2840_0;
    %assign/vec4 v000001e7907a2200_0, 0;
    %load/vec4 v000001e7907a1f80_0;
    %assign/vec4 v000001e7907a1300_0, 0;
    %load/vec4 v000001e7907a2020_0;
    %assign/vec4 v000001e7907a0180_0, 0;
    %load/vec4 v000001e7907a2700_0;
    %assign/vec4 v000001e7907a13a0_0, 0;
    %load/vec4 v000001e7907a00e0_0;
    %assign/vec4 v000001e7907a22a0_0, 0;
    %load/vec4 v000001e7907a05e0_0;
    %assign/vec4 v000001e7907a2340_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e7905ccf60;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790722040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e790722180_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001e7905ccf60;
T_19 ;
    %wait E_000001e79070bd40;
    %load/vec4 v000001e790721be0_0;
    %cmpi/u 2281701376, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.2, 5;
    %load/vec4 v000001e790721be0_0;
    %cmpi/u 2281703808, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720f60_0, 0;
    %load/vec4 v000001e790721140_0;
    %assign/vec4 v000001e790721000_0, 0;
    %load/vec4 v000001e790720d80_0;
    %assign/vec4 v000001e790721d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722180_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e790721be0_0;
    %cmpi/u 2298478592, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.5, 5;
    %load/vec4 v000001e790721be0_0;
    %cmpi/u 2298478596, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722180_0, 0;
    %load/vec4 v000001e790721f00_0;
    %assign/vec4 v000001e790721500_0, 0;
    %load/vec4 v000001e790720ba0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_19.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 16843009, 0, 32;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %assign/vec4 v000001e790721d20_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v000001e790721be0_0;
    %cmpi/e 2315255808, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722180_0, 0;
    %load/vec4 v000001e790721a00_0;
    %assign/vec4 v000001e790721d20_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v000001e790721be0_0;
    %cmpi/e 2315255812, 0, 32;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722180_0, 0;
    %load/vec4 v000001e790721aa0_0;
    %assign/vec4 v000001e790721d20_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v000001e790721be0_0;
    %cmpi/u 2332033024, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.14, 5;
    %load/vec4 v000001e790721be0_0;
    %cmpi/u 2952790038, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721500_0, 0;
    %load/vec4 v000001e790721f00_0;
    %assign/vec4 v000001e790722040_0, 0;
    %load/vec4 v000001e790721140_0;
    %assign/vec4 v000001e790722180_0, 0;
    %load/vec4 v000001e7907209c0_0;
    %assign/vec4 v000001e790721d20_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v000001e790721f00_0;
    %assign/vec4 v000001e790720ce0_0, 0;
    %load/vec4 v000001e790721140_0;
    %assign/vec4 v000001e790721dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790722180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721500_0, 0;
    %load/vec4 v000001e790720d80_0;
    %assign/vec4 v000001e790721d20_0, 0;
T_19.13 ;
T_19.11 ;
T_19.9 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001e79079d0f0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7907aa890_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e7907a9b20_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e7907a8a40_0, 0, 20;
    %end;
    .thread T_20;
    .scope S_000001e79079d0f0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7907a9bc0_0, 0, 32;
T_21.0 ;
    %load/vec4 v000001e7907a9bc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e7907a9bc0_0;
    %store/vec4a v000001e7907a8cc0, 4, 0;
    %load/vec4 v000001e7907a9bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7907a9bc0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %vpi_call 21 30 "$readmemh", "text.hex", v000001e7907a8cc0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_000001e79079d0f0;
T_22 ;
    %wait E_000001e79070b500;
    %load/vec4 v000001e7907a9120_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_22.0, 5;
    %ix/getv 4, v000001e7907a9120_0;
    %load/vec4a v000001e7907a8cc0, 4;
    %assign/vec4 v000001e7907a9d00_0, 0;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a9ee0_0, 0;
    %load/vec4 v000001e7907aa890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v000001e7907a96c0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_22.7, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a9b20_0, 0;
    %load/vec4 v000001e7907a96c0_0;
    %pad/u 20;
    %assign/vec4 v000001e7907a8a40_0, 0;
    %load/vec4 v000001e7907ab510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_22.11, 4;
    %load/vec4 v000001e7907a9f80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %load/vec4 v000001e7907a93a0_0;
    %assign/vec4 v000001e7907a9440_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v000001e7907ab510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_22.14, 4;
    %load/vec4 v000001e7907a9f80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v000001e7907a9620_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.15, 4;
    %load/vec4 v000001e7907a93a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001e7907a96c0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907a8cc0, 4, 5;
T_22.15 ;
    %load/vec4 v000001e7907a9620_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v000001e7907a93a0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v000001e7907a96c0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907a8cc0, 4, 5;
T_22.17 ;
    %load/vec4 v000001e7907a9620_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.19, 4;
    %load/vec4 v000001e7907a93a0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v000001e7907a96c0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907a8cc0, 4, 5;
T_22.19 ;
    %load/vec4 v000001e7907a9620_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.21, 4;
    %load/vec4 v000001e7907a93a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001e7907a96c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907a8cc0, 0, 4;
T_22.21 ;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v000001e7907a9f80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_22.25, 4;
    %load/vec4 v000001e7907ab510_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a9ee0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e7907aa890_0, 0;
    %jmp T_22.24;
T_22.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a9440_0, 0;
T_22.24 ;
T_22.13 ;
T_22.10 ;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a9440_0, 0;
T_22.8 ;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v000001e7907a9b20_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e7907a9b20_0, 0;
    %load/vec4 v000001e7907a9b20_0;
    %cmpi/u 5, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a9ee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7907aa890_0, 0;
    %ix/getv 4, v000001e7907a8a40_0;
    %load/vec4a v000001e7907a8cc0, 4;
    %assign/vec4 v000001e7907a9440_0, 0;
    %jmp T_22.27;
T_22.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a9ee0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e7907aa890_0, 0;
T_22.27 ;
    %jmp T_22.6;
T_22.4 ;
    %jmp T_22.6;
T_22.5 ;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000001e7905ccdd0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790721780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e790720ec0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000001e7905ccdd0;
T_24 ;
    %wait E_000001e79070b500;
    %load/vec4 v000001e7907211e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000001e7907207e0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907218c0_0, 0, 1;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v000001e790720a60_0;
    %store/vec4 v000001e7907218c0_0, 0, 1;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v000001e790720560_0;
    %store/vec4 v000001e7907218c0_0, 0, 1;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v000001e790720a60_0;
    %store/vec4 v000001e7907218c0_0, 0, 1;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v000001e790720560_0;
    %store/vec4 v000001e7907218c0_0, 0, 1;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
T_24.0 ;
    %load/vec4 v000001e790721c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %jmp T_24.10;
T_24.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e790721780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e790720ec0_0, 0;
    %load/vec4 v000001e790720a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790721780_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e790721c80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001e790720c40_0, 0;
T_24.11 ;
    %load/vec4 v000001e790720560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e790720ec0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e790721c80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001e790720c40_0, 0;
T_24.13 ;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v000001e790720c40_0;
    %addi 1, 0, 22;
    %assign/vec4 v000001e790720c40_0, 0;
    %load/vec4 v000001e790720c40_0;
    %cmpi/e 255, 0, 22;
    %jmp/0xz  T_24.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e790721780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e790720ec0_0, 0;
T_24.15 ;
    %load/vec4 v000001e790720c40_0;
    %cmpi/e 4194303, 0, 22;
    %jmp/0xz  T_24.17, 4;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001e790720c40_0, 0;
    %load/vec4 v000001e790720a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.21, 4;
    %load/vec4 v000001e790720560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e790721c80_0, 0;
T_24.19 ;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e790721c80_0, 0;
T_24.18 ;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_000001e79079d5a0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a8180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a6560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907a6f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907a71e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7907a8400_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001e7907a61a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e7907a7fa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e7907a7aa0_0, 0, 8;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v000001e7907a80e0_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v000001e7907a82c0_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a7140_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001e7907a6240_0, 0, 24;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001e7907a6e20_0, 0, 9;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000001e7907a78c0_0, 0, 33;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7907a9760_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7907a7320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a64c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a8e00_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_000001e79079d5a0;
T_26 ;
    %wait E_000001e79070b500;
    %load/vec4 v000001e7907a9760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %jmp T_26.10;
T_26.0 ;
    %load/vec4 v000001e7907a7280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.11, 4;
    %load/vec4 v000001e7907a8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a71e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v000001e7907a6600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a71e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %jmp T_26.16;
T_26.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a71e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
T_26.16 ;
T_26.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a64c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907a7aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907a7fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a7140_0, 0;
    %jmp T_26.12;
T_26.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a71e0_0, 0;
T_26.12 ;
    %jmp T_26.10;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a6f60_0, 0;
    %load/vec4 v000001e7907a61a0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7907a6240_0, 4, 5;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e7907a7320_0, 0;
    %jmp T_26.10;
T_26.2 ;
    %load/vec4 v000001e7907a78c0_0;
    %cmpi/e 0, 0, 33;
    %jmp/0xz  T_26.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a8180_0, 0;
    %load/vec4 v000001e7907a6240_0;
    %parti/s 1, 23, 6;
    %assign/vec4 v000001e7907a6560_0, 0;
    %load/vec4 v000001e7907a6240_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a6240_0, 0;
    %load/vec4 v000001e7907a6e20_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 1, 0, 33;
    %assign/vec4 v000001e7907a78c0_0, 0;
    %jmp T_26.18;
T_26.17 ;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001e7907a78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a8180_0, 0;
    %load/vec4 v000001e7907a6e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.19, 4;
    %load/vec4 v000001e7907a7320_0;
    %assign/vec4 v000001e7907a9760_0, 0;
T_26.19 ;
T_26.18 ;
    %jmp T_26.10;
T_26.3 ;
    %load/vec4 v000001e7907a8360_0;
    %assign/vec4 v000001e7907a6240_0, 0;
    %pushi/vec4 24, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e7907a7320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907a7aa0_0, 0;
    %jmp T_26.10;
T_26.4 ;
    %load/vec4 v000001e7907a78c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.21, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a8180_0, 0;
    %load/vec4 v000001e7907a78c0_0;
    %addi 1, 0, 33;
    %assign/vec4 v000001e7907a78c0_0, 0;
    %load/vec4 v000001e7907a78c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_26.25, 4;
    %pushi/vec4 0, 0, 33;
    %load/vec4 v000001e7907a78c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_26.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.23, 8;
    %load/vec4 v000001e7907a7fa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e7907a7aa0_0;
    %ix/load 6, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e7907a80e0_0, 4, 5;
    %load/vec4 v000001e7907a7aa0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e7907a7aa0_0, 0;
    %load/vec4 v000001e7907a7fa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e7907a7aa0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e7907a8400_0, 4, 5;
    %load/vec4 v000001e7907a7aa0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_26.26, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
T_26.26 ;
T_26.23 ;
    %jmp T_26.22;
T_26.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a8180_0, 0;
    %load/vec4 v000001e7907a7fa0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e7907a69c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e7907a7fa0_0, 0;
    %load/vec4 v000001e7907a78c0_0;
    %addi 1, 0, 33;
    %assign/vec4 v000001e7907a78c0_0, 0;
T_26.22 ;
    %jmp T_26.10;
T_26.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a6f60_0, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7907a6240_0, 4, 5;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a7140_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e7907a7320_0, 0;
    %jmp T_26.10;
T_26.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a6f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a64c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a8e00_0, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7907a6240_0, 4, 5;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e7907a7320_0, 0;
    %jmp T_26.10;
T_26.7 ;
    %load/vec4 v000001e7907a9800_0;
    %assign/vec4 v000001e7907a6240_0, 0;
    %pushi/vec4 24, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e7907a7320_0, 0;
    %jmp T_26.10;
T_26.8 ;
    %load/vec4 v000001e7907a6420_0;
    %assign/vec4 v000001e7907a6240_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v000001e7907a6e20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e7907a7320_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a64c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a6f60_0, 0;
    %load/vec4 v000001e7907a80e0_0;
    %assign/vec4 v000001e7907a82c0_0, 0;
    %load/vec4 v000001e7907a7140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.30, 9;
    %load/vec4 v000001e7907a8d60_0;
    %and;
T_26.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.28, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
    %jmp T_26.29;
T_26.28 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7907a9760_0, 0;
T_26.29 ;
    %jmp T_26.10;
T_26.10 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000001e79079d410;
T_27 ;
    %pushi/vec4 3735928495, 0, 32;
    %store/vec4 v000001e7907a89a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a9580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907a9e40_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001e7907a98a0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7907a8ea0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e7907a8ae0_0, 0, 5;
    %end;
    .thread T_27;
    .scope S_000001e79079d410;
T_28 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907a9a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a9580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a8c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a9e40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e7907a98a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a8ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a89a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001e7907a8f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_28.4, 8;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_28.4;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001e7907a8900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907a89a0_0, 0;
    %load/vec4 v000001e7907a8900_0;
    %concati/vec4 0, 0, 24;
    %assign/vec4 v000001e7907a89a0_0, 0;
    %jmp T_28.12;
T_28.5 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %load/vec4 v000001e7907a9080_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.15, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_28.16, 8;
T_28.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_28.16, 8;
 ; End of false expr.
    %blend;
T_28.16;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.13 ;
    %jmp T_28.12;
T_28.6 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %load/vec4 v000001e7907a8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a9580_0, 0;
    %load/vec4 v000001e7907a99e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.20, 8;
T_28.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.20, 8;
 ; End of false expr.
    %blend;
T_28.20;
    %pad/s 1;
    %assign/vec4 v000001e7907a9e40_0, 0;
    %jmp T_28.18;
T_28.17 ;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.21, 8;
    %load/vec4 v000001e7907a9e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.23, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_28.24, 8;
T_28.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_28.24, 8;
 ; End of false expr.
    %blend;
T_28.24;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.21 ;
T_28.18 ;
    %jmp T_28.12;
T_28.7 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %load/vec4 v000001e7907a8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a9580_0, 0;
    %load/vec4 v000001e7907a99e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.27, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.28, 8;
T_28.27 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.28, 8;
 ; End of false expr.
    %blend;
T_28.28;
    %pad/s 1;
    %assign/vec4 v000001e7907a8c20_0, 0;
    %jmp T_28.26;
T_28.25 ;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.29, 8;
    %load/vec4 v000001e7907a8c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.31, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_28.32, 8;
T_28.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_28.32, 8;
 ; End of false expr.
    %blend;
T_28.32;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.29 ;
T_28.26 ;
    %jmp T_28.12;
T_28.8 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %load/vec4 v000001e7907a8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907a9580_0, 0;
    %load/vec4 v000001e7907a99e0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v000001e7907a98a0_0, 0;
    %jmp T_28.34;
T_28.33 ;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.35, 8;
    %load/vec4 v000001e7907a98a0_0;
    %pad/u 32;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.35 ;
T_28.34 ;
    %jmp T_28.12;
T_28.9 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %load/vec4 v000001e7907a8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.37, 8;
    %load/vec4 v000001e7907a99e0_0;
    %assign/vec4 v000001e7907a8ea0_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %load/vec4 v000001e7907a8ea0_0;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.39 ;
T_28.38 ;
    %jmp T_28.12;
T_28.10 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000001e7907a8ae0_0, 0;
    %load/vec4 v000001e7907a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.41, 8;
    %load/vec4 v000001e7907a9c60_0;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.41 ;
    %load/vec4 v000001e7907a8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %pushi/vec4 3735928495, 0, 32;
    %assign/vec4 v000001e7907a89a0_0, 0;
T_28.43 ;
    %jmp T_28.12;
T_28.12 ;
    %pop/vec4 1;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000001e7907a9080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907a9580_0, 0;
T_28.45 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001e79079dbe0;
T_29 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001e7907ad3b0_0, 0, 24;
    %end;
    .thread T_29;
    .scope S_000001e79079dbe0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7907ad590_0, 0, 32;
T_30.0 ;
    %load/vec4 v000001e7907ad590_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001e7907ad590_0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %load/vec4 v000001e7907ad590_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7907ad590_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 87, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e7907ad270, 4, 0;
    %end;
    .thread T_30;
    .scope S_000001e79079dbe0;
T_31 ;
    %vpi_call 25 58 "$readmemh", "font.hex", v000001e7907ad6d0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001e79079dbe0;
T_32 ;
    %wait E_000001e7907127c0;
    %load/vec4 v000001e7907ad090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907aca50_0, 0;
    %pushi/vec4 76, 0, 8; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001e7907add10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_32.4, 4;
    %load/vec4 v000001e7907ad310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v000001e7907ad310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.7, 4;
    %load/vec4 v000001e7907add10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v000001e7907acff0_0;
    %load/vec4 v000001e7907ad9f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v000001e7907add10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_32.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e7907ad310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_32.10;
    %jmp/0xz  T_32.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907acaf0_0, 0;
    %jmp T_32.9;
T_32.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907acaf0_0, 0;
T_32.9 ;
T_32.6 ;
T_32.3 ;
T_32.1 ;
    %load/vec4 v000001e7907adbd0_0;
    %pad/u 32;
    %subi 32, 0, 32;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %load/vec4 v000001e7907ad630_0;
    %pad/u 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %add;
    %load/vec4 v000001e7907ad1d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_32.12, 8;
T_32.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_32.12, 8;
 ; End of false expr.
    %blend;
T_32.12;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001e7907ad6d0, 4;
    %assign/vec4 v000001e7907aca50_0, 0;
    %load/vec4 v000001e7907ad3b0_0;
    %addi 1, 0, 24;
    %assign/vec4 v000001e7907ad3b0_0, 0;
    %load/vec4 v000001e7907ad3b0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_32.13, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e7907ad3b0_0, 0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e7907ad270, 4;
    %addi 1, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7907ad270, 0, 4;
T_32.13 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e79079d280;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907ab150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907ab0b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e7907aae30_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e7907ab010_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e7907ab1f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7907ab470_0, 0, 3;
    %end;
    .thread T_33;
    .scope S_000001e79079d280;
T_34 ;
    %wait E_000001e7907127c0;
    %load/vec4 v000001e7907ab1f0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %jmp T_34.8;
T_34.0 ;
    %load/vec4 v000001e7907aaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907aabb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907ab470_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e7907aab10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e7907ab1f0_0, 0;
T_34.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab650_0, 0;
    %jmp T_34.8;
T_34.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aac50_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab150_0, 0;
    %jmp T_34.12;
T_34.11 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab150_0, 0;
    %jmp T_34.14;
T_34.13 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_34.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.16;
T_34.15 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.17, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
T_34.17 ;
T_34.16 ;
T_34.14 ;
T_34.12 ;
    %jmp T_34.8;
T_34.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aac50_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab150_0, 0;
    %jmp T_34.20;
T_34.19 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.22;
T_34.21 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_34.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab150_0, 0;
    %jmp T_34.24;
T_34.23 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.25, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
T_34.25 ;
T_34.24 ;
T_34.22 ;
T_34.20 ;
    %jmp T_34.8;
T_34.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907aac50_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.28;
T_34.27 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.30;
T_34.29 ;
    %load/vec4 v000001e7907ab010_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_34.31, 4;
    %load/vec4 v000001e7907aae30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e7907ab6f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_34.34, 8;
T_34.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_34.34, 8;
 ; End of false expr.
    %blend;
T_34.34;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e7907aae30_0, 0;
    %jmp T_34.32;
T_34.31 ;
    %load/vec4 v000001e7907ab010_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_34.35, 4;
    %load/vec4 v000001e7907ab470_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e7907ab470_0, 0;
    %load/vec4 v000001e7907ab470_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_34.37, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
T_34.37 ;
    %jmp T_34.36;
T_34.35 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.39, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
T_34.39 ;
T_34.36 ;
T_34.32 ;
T_34.30 ;
T_34.28 ;
    %jmp T_34.8;
T_34.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab150_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.42;
T_34.41 ;
    %load/vec4 v000001e7907ab010_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_34.43, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
    %jmp T_34.44;
T_34.43 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
T_34.45 ;
T_34.44 ;
T_34.42 ;
    %jmp T_34.8;
T_34.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aac50_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %load/vec4 v000001e7907ab3d0_0;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v000001e7907ab470_0;
    %sub;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_34.47, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_34.48, 8;
T_34.47 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_34.48, 8;
 ; End of false expr.
    %blend;
T_34.48;
    %assign/vec4 v000001e7907ab150_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.50;
T_34.49 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.51, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.52;
T_34.51 ;
    %load/vec4 v000001e7907ab010_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_34.53, 4;
    %load/vec4 v000001e7907ab470_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e7907ab470_0, 0;
    %load/vec4 v000001e7907ab470_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_34.55, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
T_34.55 ;
    %jmp T_34.54;
T_34.53 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.57, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
T_34.57 ;
T_34.54 ;
T_34.52 ;
T_34.50 ;
    %jmp T_34.8;
T_34.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907aac50_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e7907ab010_0, 0;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.59, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.60;
T_34.59 ;
    %load/vec4 v000001e7907ab010_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_34.61, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
    %jmp T_34.62;
T_34.61 ;
    %load/vec4 v000001e7907ab010_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.63, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab0b0_0, 0;
    %jmp T_34.64;
T_34.63 ;
    %load/vec4 v000001e7907ab010_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_34.65, 4;
    %load/vec4 v000001e7907ab6f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab650_0, 0;
    %jmp T_34.68;
T_34.67 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab650_0, 0;
T_34.68 ;
T_34.65 ;
T_34.64 ;
T_34.62 ;
T_34.60 ;
    %jmp T_34.8;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aabb0_0, 0;
    %load/vec4 v000001e7907aaa70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.69, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e7907ab1f0_0, 0;
T_34.69 ;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34;
    .scope S_000001e79079da50;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907ac230_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7907abd30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e7907aad90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aacf0_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_000001e79079da50;
T_36 ;
    %wait E_000001e7907127c0;
    %load/vec4 v000001e7907abd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %jmp T_36.8;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %load/vec4 v000001e7907abe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.9, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ac230_0, 0;
T_36.9 ;
    %jmp T_36.8;
T_36.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7907abc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
    %jmp T_36.8;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %load/vec4 v000001e7907aa9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.11, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v000001e7907aacf0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.15, 9;
    %load/vec4 v000001e7907ac190_0;
    %inv;
    %and;
T_36.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aacf0_0, 0;
    %jmp T_36.14;
T_36.13 ;
    %load/vec4 v000001e7907ac190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.18, 9;
    %load/vec4 v000001e7907aacf0_0;
    %and;
T_36.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.16, 8;
    %load/vec4 v000001e7907aad90_0;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907aacf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
T_36.16 ;
T_36.14 ;
T_36.12 ;
    %jmp T_36.8;
T_36.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e7907abc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %load/vec4 v000001e7907aa750_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ab790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
    %jmp T_36.8;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e7907abc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %load/vec4 v000001e7907aa7f0_0;
    %assign/vec4 v000001e7907ab790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
    %jmp T_36.8;
T_36.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e7907abc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %load/vec4 v000001e7907abbf0_0;
    %assign/vec4 v000001e7907ab790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %load/vec4 v000001e7907ac7d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
    %jmp T_36.20;
T_36.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
T_36.20 ;
    %jmp T_36.8;
T_36.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e7907abc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %load/vec4 v000001e7907aa930_0;
    %assign/vec4 v000001e7907ab790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
    %jmp T_36.8;
T_36.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abdd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e7907abc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ab5b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e7907abd30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7907aad90_0, 0;
    %jmp T_36.8;
T_36.8 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36;
    .scope S_000001e79079d8c0;
T_37 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001e7907ab8d0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7907aa430_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7907ac5f0_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001e7907ac730_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907ac870_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v000001e7907aa6b0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907ac050_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_000001e79079d8c0;
T_38 ;
    %wait E_000001e7907127c0;
    %load/vec4 v000001e7907aa430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %jmp T_38.8;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907aba10_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e7907ac730_0, 0;
    %load/vec4 v000001e7907ac050_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_38.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ac050_0, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001e7907ab8d0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
T_38.9 ;
    %jmp T_38.8;
T_38.1 ;
    %load/vec4 v000001e7907ab8d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_38.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001e7907ab8d0_0, 0;
    %jmp T_38.28;
T_38.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 168, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 211, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 141, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 161, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 200, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 219, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907aba10_0, 0, 1;
    %pushi/vec4 175, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %jmp T_38.28;
T_38.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907aba10_0, 0;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001e7907ab970_0, 0;
    %jmp T_38.28;
T_38.28 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7907ab330_0, 0;
    %load/vec4 v000001e7907ab8d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001e7907ab8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907abab0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e7907ac5f0_0, 0;
    %jmp T_38.8;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907abab0_0, 0;
    %load/vec4 v000001e7907abfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.29, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %jmp T_38.30;
T_38.29 ;
    %load/vec4 v000001e7907ac870_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.33, 9;
    %load/vec4 v000001e7907ab830_0;
    %inv;
    %and;
T_38.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907ac870_0, 0;
    %jmp T_38.32;
T_38.31 ;
    %load/vec4 v000001e7907ab830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.36, 9;
    %load/vec4 v000001e7907ac870_0;
    %and;
T_38.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.34, 8;
    %load/vec4 v000001e7907ac5f0_0;
    %assign/vec4 v000001e7907aa430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907ac870_0, 0;
T_38.34 ;
T_38.32 ;
T_38.30 ;
    %jmp T_38.8;
T_38.3 ;
    %load/vec4 v000001e7907ab8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.37, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e7907ac730_0, 0;
    %jmp T_38.38;
T_38.37 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
T_38.38 ;
    %jmp T_38.8;
T_38.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907abab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907aba10_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001e7907ab330_0, 0;
    %load/vec4 v000001e7907ac730_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001e7907ac730_0, 0;
    %load/vec4 v000001e7907aa610_0;
    %assign/vec4 v000001e7907ac370_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7907ac5f0_0, 0;
    %jmp T_38.8;
T_38.5 ;
    %load/vec4 v000001e7907ac730_0;
    %cmpi/e 0, 0, 11;
    %jmp/0xz  T_38.39, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %jmp T_38.40;
T_38.39 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
T_38.40 ;
    %jmp T_38.8;
T_38.6 ;
    %load/vec4 v000001e7907aa6b0_0;
    %cmpi/e 262143, 0, 25;
    %jmp/0xz  T_38.41, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v000001e7907aa6b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %jmp T_38.42;
T_38.41 ;
    %load/vec4 v000001e7907aa6b0_0;
    %addi 1, 0, 25;
    %assign/vec4 v000001e7907aa6b0_0, 0;
T_38.42 ;
    %jmp T_38.8;
T_38.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7907aa430_0, 0;
    %jmp T_38.8;
T_38.8 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38;
    .scope S_000001e790567370;
T_39 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001e7906de200_0, 0, 11;
    %end;
    .thread T_39;
    .scope S_000001e790567370;
T_40 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7907213c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7907220e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e7906de200_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001e7906de200_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001e7906de200_0, 0;
    %load/vec4 v000001e7906de200_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e7906de200_0, 0;
    %load/vec4 v000001e7907220e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e7907220e0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001e790567500;
T_41 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001e7906ddee0_0, 0, 11;
    %end;
    .thread T_41;
    .scope S_000001e790567500;
T_42 ;
    %wait E_000001e79070f280;
    %load/vec4 v000001e7906dda80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7906dd8a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e7906ddee0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001e7906ddee0_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001e7906ddee0_0, 0;
    %load/vec4 v000001e7906ddee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e7906ddee0_0, 0;
    %load/vec4 v000001e7906dd8a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e7906dd8a0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001e79059bc40;
T_43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907b2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907b2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7907b3ee0_0, 0, 3;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001e7907b4520_0, 0, 23;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e7907b1500_0, 0, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001e7907b11e0_0, 0, 24;
    %end;
    .thread T_43;
    .scope S_000001e79059bc40;
T_44 ;
    %wait E_000001e79070bc00;
    %load/vec4 v000001e7907b0f60_0;
    %parti/s 5, 2, 3;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7907b2e00_0, 4, 5;
    %load/vec4 v000001e7907b0b00_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7907b2e00_0, 4, 5;
    %load/vec4 v000001e7907b11e0_0;
    %addi 1, 0, 24;
    %assign/vec4 v000001e7907b11e0_0, 0;
    %load/vec4 v000001e7907b3ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7907b43e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e7907b3ee0_0, 0;
    %jmp T_44.4;
T_44.1 ;
    %load/vec4 v000001e7907b2400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907b43e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7907b3ee0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e7907b4520_0, 0;
T_44.5 ;
    %jmp T_44.4;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907b2540_0, 0, 1;
    %load/vec4 v000001e7907b4520_0;
    %addi 1, 0, 23;
    %assign/vec4 v000001e7907b4520_0, 0;
    %load/vec4 v000001e7907b4520_0;
    %cmpi/e 255, 0, 23;
    %jmp/0xz  T_44.7, 4;
T_44.7 ;
    %load/vec4 v000001e7907b4520_0;
    %cmpi/e 65535, 0, 23;
    %jmp/0xz  T_44.9, 4;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e7907b4520_0, 0;
    %load/vec4 v000001e7907b2400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.13, 4;
    %load/vec4 v000001e7907b2a40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e7907b3ee0_0, 0;
T_44.11 ;
    %jmp T_44.10;
T_44.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7907b3ee0_0, 0;
T_44.10 ;
    %jmp T_44.4;
T_44.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907b2540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7907b43e0_0, 0;
    %load/vec4 v000001e7907b2400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7907b3ee0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e7907b4520_0, 0;
T_44.14 ;
    %load/vec4 v000001e7907b2a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.16, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7907b3ee0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e7907b4520_0, 0;
T_44.16 ;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44;
    .scope S_000001e7906fb9d0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907b4ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907b5420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907b3760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907b3800_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_000001e7906fb9d0;
T_46 ;
    %delay 1000, 0;
    %load/vec4 v000001e7907b4ac0_0;
    %inv;
    %store/vec4 v000001e7907b4ac0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_000001e7906fb9d0;
T_47 ;
    %vpi_call 2 26 "$display", "Starting TESTBENCH" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7907b3800_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7907b5420_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 30 "$display", "REG 1 is %d", &A<v000001e79079b260, 1> {0 0 0};
    %vpi_call 2 31 "$display", "REG 2 is %d", &A<v000001e79079b260, 2> {0 0 0};
    %vpi_call 2 32 "$display", "REG 3 is %d", &A<v000001e79079b260, 3> {0 0 0};
    %vpi_call 2 33 "$display", "REG 4 is %d", &A<v000001e79079b260, 4> {0 0 0};
    %vpi_call 2 34 "$display", "REG 5 is %d", &A<v000001e79079b260, 5> {0 0 0};
    %delay 20000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_47;
    .scope S_000001e7906fb9d0;
T_48 ;
    %vpi_call 2 40 "$dumpfile", "ZSOC.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e7906fb9d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7907b3e40_0, 0, 32;
T_48.0 ;
    %load/vec4 v000001e7907b3e40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_48.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001e79079b260, v000001e7907b3e40_0 > {0 0 0};
    %load/vec4 v000001e7907b3e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7907b3e40_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7907b3e40_0, 0, 32;
T_48.2 ;
    %load/vec4 v000001e7907b3e40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_48.3, 5;
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001e7907a8cc0, v000001e7907b3e40_0 > {0 0 0};
    %load/vec4 v000001e7907b3e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7907b3e40_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "soctb.v";
    "soc.v";
    "buttonModule.v";
    "bus.v";
    "cpuTimer.v";
    "cpu.v";
    "SignExtendSelector.v";
    "control_alu.v";
    "control_branch.v";
    "control_bypass_ex.v";
    "control_main.v";
    "control_stall_id.v";
    "ALUCPU.v";
    "RegFile.v";
    "mem_read_selector.v";
    "mem_write_selector.v";
    "signExtend.v";
    "flashController.v";
    "flash.v";
    "memory.v";
    "screen.v";
    "i2capi.v";
    "i2c.v";
    "textEngine.v";
