{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671614598594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671614598604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 10:23:18 2022 " "Processing started: Wed Dec 21 10:23:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671614598604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614598604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DTCI -c DTCI " "Command: quartus_map --read_settings_files=on --write_settings_files=off DTCI -c DTCI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614598604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671614599390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671614599390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_9bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador_9bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador9bit " "Found entity 1: sumador9bit" {  } { { "sumador_9bit.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/sumador_9bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtci.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dtci.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DTCI " "Found entity 1: DTCI" {  } { { "DTCI.bdf" "" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_24bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador_24bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador24bit " "Found entity 1: sumador24bit" {  } { { "sumador_24bit.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/sumador_24bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_rs " "Found entity 1: latch_rs" {  } { { "Latch_RS.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/Latch_RS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right " "Found entity 1: shift_reg_right" {  } { { "shift_reg.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/shift_reg.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_reg_bi " "Found entity 2: shift_reg_bi" {  } { { "shift_reg.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/shift_reg.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615748 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.v " "Entity \"MUX\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/mux.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1671614615763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementer.v 1 1 " "Found 1 design units, including 1 entities, in source file complementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 complementer " "Found entity 1: complementer" {  } { { "complementer.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/complementer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "down_counter.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/up_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DTCI " "Elaborating entity \"DTCI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671614615810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sm2.v 1 1 " "Using design file sm2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM2 " "Found entity 1: SM2" {  } { { "sm2.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/sm2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671614615841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671614615841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2 SM2:inst20 " "Elaborating entity \"SM2\" for hierarchy \"SM2:inst20\"" {  } { { "DTCI.bdf" "inst20" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 448 1352 1552 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador9bit sumador9bit:inst1 " "Elaborating entity \"sumador9bit\" for hierarchy \"sumador9bit:inst1\"" {  } { { "DTCI.bdf" "inst1" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 104 600 768 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementer complementer:inst15 " "Elaborating entity \"complementer\" for hierarchy \"complementer:inst15\"" {  } { { "DTCI.bdf" "inst15" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 48 336 488 128 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst " "Elaborating entity \"register\" for hierarchy \"register:inst\"" {  } { { "DTCI.bdf" "inst" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 48 -72 88 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst8 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst8\"" {  } { { "DTCI.bdf" "inst8" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 120 1112 1288 200 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comparador.v(3) " "Verilog HDL assignment warning at comparador.v(3): truncated value with size 32 to match size of target (1)" {  } { { "comparador.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/comparador.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 "|DTCI|comparador:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter down_counter:inst17 " "Elaborating entity \"down_counter\" for hierarchy \"down_counter:inst17\"" {  } { { "DTCI.bdf" "inst17" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 104 872 1064 216 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 down_counter.v(21) " "Verilog HDL assignment warning at down_counter.v(21): truncated value with size 32 to match size of target (8)" {  } { { "down_counter.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/down_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 "|DTCI|down_counter:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador24bit sumador24bit:inst12 " "Elaborating entity \"sumador24bit\" for hierarchy \"sumador24bit:inst12\"" {  } { { "DTCI.bdf" "inst12" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 656 568 744 768 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_right shift_reg_right:inst7 " "Elaborating entity \"shift_reg_right\" for hierarchy \"shift_reg_right:inst7\"" {  } { { "DTCI.bdf" "inst7" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 576 128 344 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:inst16 " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:inst16\"" {  } { { "DTCI.bdf" "inst16" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 328 536 728 440 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_counter.v(15) " "Verilog HDL assignment warning at up_counter.v(15): truncated value with size 32 to match size of target (8)" {  } { { "up_counter.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/up_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671614615873 "|DTCI|up_counter:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst13 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst13\"" {  } { { "DTCI.bdf" "inst13" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 328 304 472 440 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_rs latch_rs:inst5 " "Elaborating entity \"latch_rs\" for hierarchy \"latch_rs:inst5\"" {  } { { "DTCI.bdf" "inst5" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 360 -24 96 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615888 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Latch_RS.v(5) " "Verilog HDL Always Construct warning at Latch_RS.v(5): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Latch_RS.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/Latch_RS.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671614615888 "|DTCI|latch_rs:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Latch_RS.v(5) " "Inferred latch for \"Q\" at Latch_RS.v(5)" {  } { { "Latch_RS.v" "" { Text "C:/Users/1L020/Desktop/DTCI-main/Latch_RS.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614615888 "|DTCI|latch_rs:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_bi shift_reg_bi:inst6 " "Elaborating entity \"shift_reg_bi\" for hierarchy \"shift_reg_bi:inst6\"" {  } { { "DTCI.bdf" "inst6" { Schematic "C:/Users/1L020/Desktop/DTCI-main/DTCI.bdf" { { 656 888 1104 800 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614615888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671614616732 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671614617138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671614617372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671614617372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671614617482 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671614617482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671614617482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671614617482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671614617497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 10:23:37 2022 " "Processing ended: Wed Dec 21 10:23:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671614617497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671614617497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671614617497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671614617497 ""}
