
ss-chacha20-mbedtls-CWNANO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800173c  0800173c  0001173c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017b0  080017b0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080017b0  080017b0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080017b0  080017b0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017b0  080017b0  000117b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017b4  080017b4  000117b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080017b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000004  080017bc  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000198  080017bc  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000033  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000041a3  00000000  00000000  0002005f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000ef5  00000000  00000000  00024202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00002c4e  00000000  00000000  000250f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000280  00000000  00000000  00027d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000490  00000000  00000000  00027fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000028ab  00000000  00000000  00028458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00001289  00000000  00000000  0002ad03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000005cc  00000000  00000000  0002bf8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  0002c558  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000178  00000000  00000000  0002c69c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4804      	ldr	r0, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4b05      	ldr	r3, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	b510      	push	{r4, lr}
 800018e:	4283      	cmp	r3, r0
 8000190:	d003      	beq.n	800019a <deregister_tm_clones+0x12>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	2b00      	cmp	r3, #0
 8000196:	d000      	beq.n	800019a <deregister_tm_clones+0x12>
 8000198:	4798      	blx	r3
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000004 	.word	0x20000004
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001aa:	4907      	ldr	r1, [pc, #28]	; (80001c8 <register_tm_clones+0x20>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	108b      	asrs	r3, r1, #2
 80001b0:	0fc9      	lsrs	r1, r1, #31
 80001b2:	18c9      	adds	r1, r1, r3
 80001b4:	b510      	push	{r4, lr}
 80001b6:	1049      	asrs	r1, r1, #1
 80001b8:	d003      	beq.n	80001c2 <register_tm_clones+0x1a>
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <register_tm_clones+0x24>)
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d000      	beq.n	80001c2 <register_tm_clones+0x1a>
 80001c0:	4798      	blx	r3
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000004 	.word	0x20000004
 80001c8:	20000004 	.word	0x20000004
 80001cc:	00000000 	.word	0x00000000

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c07      	ldr	r4, [pc, #28]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d109      	bne.n	80001ee <__do_global_dtors_aux+0x1e>
 80001da:	f7ff ffd5 	bl	8000188 <deregister_tm_clones>
 80001de:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <__do_global_dtors_aux+0x24>)
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d002      	beq.n	80001ea <__do_global_dtors_aux+0x1a>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x28>)
 80001e6:	e000      	b.n	80001ea <__do_global_dtors_aux+0x1a>
 80001e8:	bf00      	nop
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001724 	.word	0x08001724

080001fc <frame_dummy>:
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <frame_dummy+0x18>)
 80001fe:	b510      	push	{r4, lr}
 8000200:	2b00      	cmp	r3, #0
 8000202:	d003      	beq.n	800020c <frame_dummy+0x10>
 8000204:	4904      	ldr	r1, [pc, #16]	; (8000218 <frame_dummy+0x1c>)
 8000206:	4805      	ldr	r0, [pc, #20]	; (800021c <frame_dummy+0x20>)
 8000208:	e000      	b.n	800020c <frame_dummy+0x10>
 800020a:	bf00      	nop
 800020c:	f7ff ffcc 	bl	80001a8 <register_tm_clones>
 8000210:	bd10      	pop	{r4, pc}
 8000212:	46c0      	nop			; (mov r8, r8)
 8000214:	00000000 	.word	0x00000000
 8000218:	20000008 	.word	0x20000008
 800021c:	08001724 	.word	0x08001724

08000220 <__gnu_thumb1_case_uqi>:
 8000220:	b402      	push	{r1}
 8000222:	4671      	mov	r1, lr
 8000224:	0849      	lsrs	r1, r1, #1
 8000226:	0049      	lsls	r1, r1, #1
 8000228:	5c09      	ldrb	r1, [r1, r0]
 800022a:	0049      	lsls	r1, r1, #1
 800022c:	448e      	add	lr, r1
 800022e:	bc02      	pop	{r1}
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__udivsi3>:
 8000234:	2200      	movs	r2, #0
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d374      	bcc.n	8000326 <__udivsi3+0xf2>
 800023c:	0903      	lsrs	r3, r0, #4
 800023e:	428b      	cmp	r3, r1
 8000240:	d35f      	bcc.n	8000302 <__udivsi3+0xce>
 8000242:	0a03      	lsrs	r3, r0, #8
 8000244:	428b      	cmp	r3, r1
 8000246:	d344      	bcc.n	80002d2 <__udivsi3+0x9e>
 8000248:	0b03      	lsrs	r3, r0, #12
 800024a:	428b      	cmp	r3, r1
 800024c:	d328      	bcc.n	80002a0 <__udivsi3+0x6c>
 800024e:	0c03      	lsrs	r3, r0, #16
 8000250:	428b      	cmp	r3, r1
 8000252:	d30d      	bcc.n	8000270 <__udivsi3+0x3c>
 8000254:	22ff      	movs	r2, #255	; 0xff
 8000256:	0209      	lsls	r1, r1, #8
 8000258:	ba12      	rev	r2, r2
 800025a:	0c03      	lsrs	r3, r0, #16
 800025c:	428b      	cmp	r3, r1
 800025e:	d302      	bcc.n	8000266 <__udivsi3+0x32>
 8000260:	1212      	asrs	r2, r2, #8
 8000262:	0209      	lsls	r1, r1, #8
 8000264:	d065      	beq.n	8000332 <__udivsi3+0xfe>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d319      	bcc.n	80002a0 <__udivsi3+0x6c>
 800026c:	e000      	b.n	8000270 <__udivsi3+0x3c>
 800026e:	0a09      	lsrs	r1, r1, #8
 8000270:	0bc3      	lsrs	r3, r0, #15
 8000272:	428b      	cmp	r3, r1
 8000274:	d301      	bcc.n	800027a <__udivsi3+0x46>
 8000276:	03cb      	lsls	r3, r1, #15
 8000278:	1ac0      	subs	r0, r0, r3
 800027a:	4152      	adcs	r2, r2
 800027c:	0b83      	lsrs	r3, r0, #14
 800027e:	428b      	cmp	r3, r1
 8000280:	d301      	bcc.n	8000286 <__udivsi3+0x52>
 8000282:	038b      	lsls	r3, r1, #14
 8000284:	1ac0      	subs	r0, r0, r3
 8000286:	4152      	adcs	r2, r2
 8000288:	0b43      	lsrs	r3, r0, #13
 800028a:	428b      	cmp	r3, r1
 800028c:	d301      	bcc.n	8000292 <__udivsi3+0x5e>
 800028e:	034b      	lsls	r3, r1, #13
 8000290:	1ac0      	subs	r0, r0, r3
 8000292:	4152      	adcs	r2, r2
 8000294:	0b03      	lsrs	r3, r0, #12
 8000296:	428b      	cmp	r3, r1
 8000298:	d301      	bcc.n	800029e <__udivsi3+0x6a>
 800029a:	030b      	lsls	r3, r1, #12
 800029c:	1ac0      	subs	r0, r0, r3
 800029e:	4152      	adcs	r2, r2
 80002a0:	0ac3      	lsrs	r3, r0, #11
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d301      	bcc.n	80002aa <__udivsi3+0x76>
 80002a6:	02cb      	lsls	r3, r1, #11
 80002a8:	1ac0      	subs	r0, r0, r3
 80002aa:	4152      	adcs	r2, r2
 80002ac:	0a83      	lsrs	r3, r0, #10
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d301      	bcc.n	80002b6 <__udivsi3+0x82>
 80002b2:	028b      	lsls	r3, r1, #10
 80002b4:	1ac0      	subs	r0, r0, r3
 80002b6:	4152      	adcs	r2, r2
 80002b8:	0a43      	lsrs	r3, r0, #9
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__udivsi3+0x8e>
 80002be:	024b      	lsls	r3, r1, #9
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0a03      	lsrs	r3, r0, #8
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__udivsi3+0x9a>
 80002ca:	020b      	lsls	r3, r1, #8
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	d2cd      	bcs.n	800026e <__udivsi3+0x3a>
 80002d2:	09c3      	lsrs	r3, r0, #7
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__udivsi3+0xa8>
 80002d8:	01cb      	lsls	r3, r1, #7
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0983      	lsrs	r3, r0, #6
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__udivsi3+0xb4>
 80002e4:	018b      	lsls	r3, r1, #6
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0943      	lsrs	r3, r0, #5
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__udivsi3+0xc0>
 80002f0:	014b      	lsls	r3, r1, #5
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0903      	lsrs	r3, r0, #4
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__udivsi3+0xcc>
 80002fc:	010b      	lsls	r3, r1, #4
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	08c3      	lsrs	r3, r0, #3
 8000304:	428b      	cmp	r3, r1
 8000306:	d301      	bcc.n	800030c <__udivsi3+0xd8>
 8000308:	00cb      	lsls	r3, r1, #3
 800030a:	1ac0      	subs	r0, r0, r3
 800030c:	4152      	adcs	r2, r2
 800030e:	0883      	lsrs	r3, r0, #2
 8000310:	428b      	cmp	r3, r1
 8000312:	d301      	bcc.n	8000318 <__udivsi3+0xe4>
 8000314:	008b      	lsls	r3, r1, #2
 8000316:	1ac0      	subs	r0, r0, r3
 8000318:	4152      	adcs	r2, r2
 800031a:	0843      	lsrs	r3, r0, #1
 800031c:	428b      	cmp	r3, r1
 800031e:	d301      	bcc.n	8000324 <__udivsi3+0xf0>
 8000320:	004b      	lsls	r3, r1, #1
 8000322:	1ac0      	subs	r0, r0, r3
 8000324:	4152      	adcs	r2, r2
 8000326:	1a41      	subs	r1, r0, r1
 8000328:	d200      	bcs.n	800032c <__udivsi3+0xf8>
 800032a:	4601      	mov	r1, r0
 800032c:	4152      	adcs	r2, r2
 800032e:	4610      	mov	r0, r2
 8000330:	4770      	bx	lr
 8000332:	e7ff      	b.n	8000334 <__udivsi3+0x100>
 8000334:	b501      	push	{r0, lr}
 8000336:	2000      	movs	r0, #0
 8000338:	f000 f806 	bl	8000348 <__aeabi_idiv0>
 800033c:	bd02      	pop	{r1, pc}
 800033e:	46c0      	nop			; (mov r8, r8)

08000340 <__aeabi_uidivmod>:
 8000340:	2900      	cmp	r1, #0
 8000342:	d0f7      	beq.n	8000334 <__udivsi3+0x100>
 8000344:	e776      	b.n	8000234 <__udivsi3>
 8000346:	4770      	bx	lr

08000348 <__aeabi_idiv0>:
 8000348:	4770      	bx	lr
 800034a:	46c0      	nop			; (mov r8, r8)

0800034c <__libc_init_array>:
 800034c:	b570      	push	{r4, r5, r6, lr}
 800034e:	4d0c      	ldr	r5, [pc, #48]	; (8000380 <__libc_init_array+0x34>)
 8000350:	4e0c      	ldr	r6, [pc, #48]	; (8000384 <__libc_init_array+0x38>)
 8000352:	1b76      	subs	r6, r6, r5
 8000354:	10b6      	asrs	r6, r6, #2
 8000356:	d005      	beq.n	8000364 <__libc_init_array+0x18>
 8000358:	2400      	movs	r4, #0
 800035a:	cd08      	ldmia	r5!, {r3}
 800035c:	3401      	adds	r4, #1
 800035e:	4798      	blx	r3
 8000360:	42a6      	cmp	r6, r4
 8000362:	d1fa      	bne.n	800035a <__libc_init_array+0xe>
 8000364:	f001 f9de 	bl	8001724 <_init>
 8000368:	4d07      	ldr	r5, [pc, #28]	; (8000388 <__libc_init_array+0x3c>)
 800036a:	4e08      	ldr	r6, [pc, #32]	; (800038c <__libc_init_array+0x40>)
 800036c:	1b76      	subs	r6, r6, r5
 800036e:	10b6      	asrs	r6, r6, #2
 8000370:	d005      	beq.n	800037e <__libc_init_array+0x32>
 8000372:	2400      	movs	r4, #0
 8000374:	cd08      	ldmia	r5!, {r3}
 8000376:	3401      	adds	r4, #1
 8000378:	4798      	blx	r3
 800037a:	42a6      	cmp	r6, r4
 800037c:	d1fa      	bne.n	8000374 <__libc_init_array+0x28>
 800037e:	bd70      	pop	{r4, r5, r6, pc}
 8000380:	080017b0 	.word	0x080017b0
 8000384:	080017b0 	.word	0x080017b0
 8000388:	080017b0 	.word	0x080017b0
 800038c:	080017b4 	.word	0x080017b4

08000390 <memcpy>:
 8000390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000392:	46c6      	mov	lr, r8
 8000394:	b500      	push	{lr}
 8000396:	2a0f      	cmp	r2, #15
 8000398:	d941      	bls.n	800041e <memcpy+0x8e>
 800039a:	2703      	movs	r7, #3
 800039c:	000d      	movs	r5, r1
 800039e:	003e      	movs	r6, r7
 80003a0:	4305      	orrs	r5, r0
 80003a2:	000c      	movs	r4, r1
 80003a4:	0003      	movs	r3, r0
 80003a6:	402e      	ands	r6, r5
 80003a8:	422f      	tst	r7, r5
 80003aa:	d13d      	bne.n	8000428 <memcpy+0x98>
 80003ac:	0015      	movs	r5, r2
 80003ae:	3d10      	subs	r5, #16
 80003b0:	092d      	lsrs	r5, r5, #4
 80003b2:	46a8      	mov	r8, r5
 80003b4:	012d      	lsls	r5, r5, #4
 80003b6:	46ac      	mov	ip, r5
 80003b8:	4484      	add	ip, r0
 80003ba:	6827      	ldr	r7, [r4, #0]
 80003bc:	001d      	movs	r5, r3
 80003be:	601f      	str	r7, [r3, #0]
 80003c0:	6867      	ldr	r7, [r4, #4]
 80003c2:	605f      	str	r7, [r3, #4]
 80003c4:	68a7      	ldr	r7, [r4, #8]
 80003c6:	609f      	str	r7, [r3, #8]
 80003c8:	68e7      	ldr	r7, [r4, #12]
 80003ca:	3410      	adds	r4, #16
 80003cc:	60df      	str	r7, [r3, #12]
 80003ce:	3310      	adds	r3, #16
 80003d0:	4565      	cmp	r5, ip
 80003d2:	d1f2      	bne.n	80003ba <memcpy+0x2a>
 80003d4:	4645      	mov	r5, r8
 80003d6:	230f      	movs	r3, #15
 80003d8:	240c      	movs	r4, #12
 80003da:	3501      	adds	r5, #1
 80003dc:	012d      	lsls	r5, r5, #4
 80003de:	1949      	adds	r1, r1, r5
 80003e0:	4013      	ands	r3, r2
 80003e2:	1945      	adds	r5, r0, r5
 80003e4:	4214      	tst	r4, r2
 80003e6:	d022      	beq.n	800042e <memcpy+0x9e>
 80003e8:	598c      	ldr	r4, [r1, r6]
 80003ea:	51ac      	str	r4, [r5, r6]
 80003ec:	3604      	adds	r6, #4
 80003ee:	1b9c      	subs	r4, r3, r6
 80003f0:	2c03      	cmp	r4, #3
 80003f2:	d8f9      	bhi.n	80003e8 <memcpy+0x58>
 80003f4:	3b04      	subs	r3, #4
 80003f6:	089b      	lsrs	r3, r3, #2
 80003f8:	3301      	adds	r3, #1
 80003fa:	009b      	lsls	r3, r3, #2
 80003fc:	18ed      	adds	r5, r5, r3
 80003fe:	18c9      	adds	r1, r1, r3
 8000400:	2303      	movs	r3, #3
 8000402:	401a      	ands	r2, r3
 8000404:	1e56      	subs	r6, r2, #1
 8000406:	2a00      	cmp	r2, #0
 8000408:	d006      	beq.n	8000418 <memcpy+0x88>
 800040a:	2300      	movs	r3, #0
 800040c:	5ccc      	ldrb	r4, [r1, r3]
 800040e:	001a      	movs	r2, r3
 8000410:	54ec      	strb	r4, [r5, r3]
 8000412:	3301      	adds	r3, #1
 8000414:	4296      	cmp	r6, r2
 8000416:	d1f9      	bne.n	800040c <memcpy+0x7c>
 8000418:	bc80      	pop	{r7}
 800041a:	46b8      	mov	r8, r7
 800041c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800041e:	0005      	movs	r5, r0
 8000420:	1e56      	subs	r6, r2, #1
 8000422:	2a00      	cmp	r2, #0
 8000424:	d1f1      	bne.n	800040a <memcpy+0x7a>
 8000426:	e7f7      	b.n	8000418 <memcpy+0x88>
 8000428:	0005      	movs	r5, r0
 800042a:	1e56      	subs	r6, r2, #1
 800042c:	e7ed      	b.n	800040a <memcpy+0x7a>
 800042e:	001a      	movs	r2, r3
 8000430:	e7f6      	b.n	8000420 <memcpy+0x90>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <chacha20_quarter_round>:
static inline void chacha20_quarter_round(uint32_t state[16],
                                          size_t a,
                                          size_t b,
                                          size_t c,
                                          size_t d)
{
 8000434:	b570      	push	{r4, r5, r6, lr}
    /* a += b; d ^= a; d <<<= 16; */
    state[a] += state[b];
 8000436:	008d      	lsls	r5, r1, #2
 8000438:	0091      	lsls	r1, r2, #2
 800043a:	1945      	adds	r5, r0, r5
 800043c:	1841      	adds	r1, r0, r1
 800043e:	682a      	ldr	r2, [r5, #0]
 8000440:	680c      	ldr	r4, [r1, #0]
    state[d] ^= state[a];
    state[d] = ROTL32(state[d], 16);

    /* c += d; b ^= c; b <<<= 12 */
    state[c] += state[d];
 8000442:	009b      	lsls	r3, r3, #2
    state[a] += state[b];
 8000444:	1912      	adds	r2, r2, r4
    state[d] ^= state[a];
 8000446:	9c04      	ldr	r4, [sp, #16]
    state[a] += state[b];
 8000448:	602a      	str	r2, [r5, #0]
    state[d] ^= state[a];
 800044a:	00a4      	lsls	r4, r4, #2
 800044c:	1904      	adds	r4, r0, r4
 800044e:	6826      	ldr	r6, [r4, #0]
    state[c] += state[d];
 8000450:	18c0      	adds	r0, r0, r3
    state[d] ^= state[a];
 8000452:	4072      	eors	r2, r6
    state[d] = ROTL32(state[d], 16);
 8000454:	2610      	movs	r6, #16
 8000456:	41f2      	rors	r2, r6
 8000458:	6022      	str	r2, [r4, #0]
    state[c] += state[d];
 800045a:	6803      	ldr	r3, [r0, #0]
 800045c:	18d2      	adds	r2, r2, r3
 800045e:	6002      	str	r2, [r0, #0]
    state[b] ^= state[c];
 8000460:	680b      	ldr	r3, [r1, #0]
 8000462:	4053      	eors	r3, r2
    state[b] = ROTL32(state[b], 12);
 8000464:	2214      	movs	r2, #20
 8000466:	41d3      	rors	r3, r2
 8000468:	600b      	str	r3, [r1, #0]

    /* a += b; d ^= a; d <<<= 8; */
    state[a] += state[b];
 800046a:	682a      	ldr	r2, [r5, #0]
 800046c:	189b      	adds	r3, r3, r2
 800046e:	602b      	str	r3, [r5, #0]
    state[d] ^= state[a];
 8000470:	6822      	ldr	r2, [r4, #0]
 8000472:	4053      	eors	r3, r2
    state[d] = ROTL32(state[d], 8);
 8000474:	2218      	movs	r2, #24
 8000476:	41d3      	rors	r3, r2
 8000478:	6023      	str	r3, [r4, #0]

    /* c += d; b ^= c; b <<<= 7; */
    state[c] += state[d];
 800047a:	6802      	ldr	r2, [r0, #0]
 800047c:	189b      	adds	r3, r3, r2
 800047e:	6003      	str	r3, [r0, #0]
    state[b] ^= state[c];
 8000480:	680a      	ldr	r2, [r1, #0]
 8000482:	4053      	eors	r3, r2
    state[b] = ROTL32(state[b], 7);
 8000484:	2219      	movs	r2, #25
 8000486:	41d3      	rors	r3, r2
 8000488:	600b      	str	r3, [r1, #0]
}
 800048a:	bd70      	pop	{r4, r5, r6, pc}

0800048c <mbedtls_platform_zeroize>:
    volatile unsigned char *p = (unsigned char*)v; while( n-- ) *p++ = 0;
 800048c:	2300      	movs	r3, #0
 800048e:	1841      	adds	r1, r0, r1
 8000490:	4288      	cmp	r0, r1
 8000492:	d100      	bne.n	8000496 <mbedtls_platform_zeroize+0xa>
}
 8000494:	4770      	bx	lr
    volatile unsigned char *p = (unsigned char*)v; while( n-- ) *p++ = 0;
 8000496:	7003      	strb	r3, [r0, #0]
 8000498:	3001      	adds	r0, #1
 800049a:	e7f9      	b.n	8000490 <mbedtls_platform_zeroize+0x4>

0800049c <chacha20_block>:
 * \param initial_state The initial ChaCha20 state (key, nonce, counter).
 * \param keystream     Generated keystream bytes are written to this buffer.
 */
static void chacha20_block(const uint32_t initial_state[16],
                           unsigned char keystream[64])
{
 800049c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049e:	b095      	sub	sp, #84	; 0x54
 80004a0:	9102      	str	r1, [sp, #8]
 80004a2:	0004      	movs	r4, r0
    uint32_t working_state[16];
    size_t i;

    memcpy(working_state,
 80004a4:	0001      	movs	r1, r0
 80004a6:	2240      	movs	r2, #64	; 0x40
 80004a8:	a804      	add	r0, sp, #16
 80004aa:	f7ff ff71 	bl	8000390 <memcpy>
 80004ae:	250a      	movs	r5, #10
    chacha20_quarter_round(state, 0, 4, 8,  12);
 80004b0:	2608      	movs	r6, #8
 80004b2:	230c      	movs	r3, #12
 80004b4:	2204      	movs	r2, #4
 80004b6:	2100      	movs	r1, #0
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	a804      	add	r0, sp, #16
 80004bc:	0033      	movs	r3, r6
 80004be:	f7ff ffb9 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 1, 5, 9,  13);
 80004c2:	220d      	movs	r2, #13
 80004c4:	2309      	movs	r3, #9
 80004c6:	2101      	movs	r1, #1
 80004c8:	9200      	str	r2, [sp, #0]
 80004ca:	a804      	add	r0, sp, #16
 80004cc:	3a08      	subs	r2, #8
 80004ce:	f7ff ffb1 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 2, 6, 10, 14);
 80004d2:	210e      	movs	r1, #14
    chacha20_quarter_round(state, 3, 7, 11, 15);
 80004d4:	270f      	movs	r7, #15
    chacha20_quarter_round(state, 2, 6, 10, 14);
 80004d6:	230a      	movs	r3, #10
 80004d8:	2206      	movs	r2, #6
 80004da:	9100      	str	r1, [sp, #0]
 80004dc:	a804      	add	r0, sp, #16
 80004de:	390c      	subs	r1, #12
 80004e0:	f7ff ffa8 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 3, 7, 11, 15);
 80004e4:	230b      	movs	r3, #11
 80004e6:	2207      	movs	r2, #7
 80004e8:	2103      	movs	r1, #3
 80004ea:	a804      	add	r0, sp, #16
 80004ec:	9700      	str	r7, [sp, #0]
 80004ee:	f7ff ffa1 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 0, 5, 10, 15);
 80004f2:	230a      	movs	r3, #10
 80004f4:	2205      	movs	r2, #5
 80004f6:	2100      	movs	r1, #0
 80004f8:	a804      	add	r0, sp, #16
 80004fa:	9700      	str	r7, [sp, #0]
 80004fc:	f7ff ff9a 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 1, 6, 11, 12);
 8000500:	230c      	movs	r3, #12
 8000502:	2206      	movs	r2, #6
 8000504:	2101      	movs	r1, #1
 8000506:	9300      	str	r3, [sp, #0]
 8000508:	a804      	add	r0, sp, #16
 800050a:	3b01      	subs	r3, #1
 800050c:	f7ff ff92 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 2, 7, 8,  13);
 8000510:	220d      	movs	r2, #13
 8000512:	0033      	movs	r3, r6
 8000514:	2102      	movs	r1, #2
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	a804      	add	r0, sp, #16
 800051a:	3a06      	subs	r2, #6
 800051c:	f7ff ff8a 	bl	8000434 <chacha20_quarter_round>
    chacha20_quarter_round(state, 3, 4, 9,  14);
 8000520:	210e      	movs	r1, #14
 8000522:	2309      	movs	r3, #9
 8000524:	9100      	str	r1, [sp, #0]
 8000526:	2204      	movs	r2, #4
 8000528:	390b      	subs	r1, #11
 800052a:	a804      	add	r0, sp, #16
           initial_state,
           CHACHA20_BLOCK_SIZE_BYTES);

    for (i = 0U; i < 10U; i++) {
 800052c:	3d01      	subs	r5, #1
    chacha20_quarter_round(state, 3, 4, 9,  14);
 800052e:	f7ff ff81 	bl	8000434 <chacha20_quarter_round>
    for (i = 0U; i < 10U; i++) {
 8000532:	2d00      	cmp	r5, #0
 8000534:	d1bd      	bne.n	80004b2 <chacha20_block+0x16>
        chacha20_inner_block(working_state);
    }

    working_state[0] += initial_state[0];
 8000536:	6822      	ldr	r2, [r4, #0]
 8000538:	9b04      	ldr	r3, [sp, #16]
 800053a:	4694      	mov	ip, r2
    working_state[1] += initial_state[1];
 800053c:	6862      	ldr	r2, [r4, #4]
    working_state[0] += initial_state[0];
 800053e:	4463      	add	r3, ip
    working_state[1] += initial_state[1];
 8000540:	4694      	mov	ip, r2
    working_state[0] += initial_state[0];
 8000542:	9304      	str	r3, [sp, #16]
    working_state[2] += initial_state[2];
 8000544:	68a2      	ldr	r2, [r4, #8]
    working_state[1] += initial_state[1];
 8000546:	9b05      	ldr	r3, [sp, #20]
#if defined(UINT_UNALIGNED)
    mbedtls_uint32_unaligned_t *p32 = (mbedtls_uint32_unaligned_t *) p;
    *p32 = x;
#elif defined(UINT_UNALIGNED_STRUCT)
    mbedtls_uint32_unaligned_t *p32 = (mbedtls_uint32_unaligned_t *) p;
    p32->x = x;
 8000548:	a904      	add	r1, sp, #16
 800054a:	4463      	add	r3, ip
    working_state[2] += initial_state[2];
 800054c:	4694      	mov	ip, r2
    working_state[1] += initial_state[1];
 800054e:	9305      	str	r3, [sp, #20]
    working_state[3] += initial_state[3];
 8000550:	68e2      	ldr	r2, [r4, #12]
    working_state[2] += initial_state[2];
 8000552:	9b06      	ldr	r3, [sp, #24]
 8000554:	4463      	add	r3, ip
    working_state[3] += initial_state[3];
 8000556:	4694      	mov	ip, r2
    working_state[2] += initial_state[2];
 8000558:	9306      	str	r3, [sp, #24]
    working_state[4] += initial_state[4];
 800055a:	6922      	ldr	r2, [r4, #16]
    working_state[3] += initial_state[3];
 800055c:	9b07      	ldr	r3, [sp, #28]
 800055e:	4463      	add	r3, ip
    working_state[4] += initial_state[4];
 8000560:	4694      	mov	ip, r2
    working_state[3] += initial_state[3];
 8000562:	9307      	str	r3, [sp, #28]
    working_state[5] += initial_state[5];
 8000564:	6962      	ldr	r2, [r4, #20]
    working_state[4] += initial_state[4];
 8000566:	9b08      	ldr	r3, [sp, #32]
 8000568:	4463      	add	r3, ip
    working_state[5] += initial_state[5];
 800056a:	4694      	mov	ip, r2
    working_state[4] += initial_state[4];
 800056c:	9308      	str	r3, [sp, #32]
    working_state[6] += initial_state[6];
 800056e:	69a2      	ldr	r2, [r4, #24]
    working_state[5] += initial_state[5];
 8000570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000572:	4463      	add	r3, ip
    working_state[6] += initial_state[6];
 8000574:	4694      	mov	ip, r2
    working_state[5] += initial_state[5];
 8000576:	9309      	str	r3, [sp, #36]	; 0x24
    working_state[7] += initial_state[7];
 8000578:	69e2      	ldr	r2, [r4, #28]
    working_state[6] += initial_state[6];
 800057a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800057c:	4463      	add	r3, ip
    working_state[7] += initial_state[7];
 800057e:	4694      	mov	ip, r2
    working_state[6] += initial_state[6];
 8000580:	930a      	str	r3, [sp, #40]	; 0x28
    working_state[8] += initial_state[8];
 8000582:	6a22      	ldr	r2, [r4, #32]
    working_state[7] += initial_state[7];
 8000584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8000586:	4463      	add	r3, ip
    working_state[8] += initial_state[8];
 8000588:	4694      	mov	ip, r2
    working_state[7] += initial_state[7];
 800058a:	930b      	str	r3, [sp, #44]	; 0x2c
    working_state[9] += initial_state[9];
 800058c:	6a62      	ldr	r2, [r4, #36]	; 0x24
    working_state[8] += initial_state[8];
 800058e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000590:	4463      	add	r3, ip
    working_state[9] += initial_state[9];
 8000592:	4694      	mov	ip, r2
    working_state[8] += initial_state[8];
 8000594:	930c      	str	r3, [sp, #48]	; 0x30
    working_state[10] += initial_state[10];
 8000596:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    working_state[9] += initial_state[9];
 8000598:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800059a:	4463      	add	r3, ip
    working_state[10] += initial_state[10];
 800059c:	4694      	mov	ip, r2
    working_state[9] += initial_state[9];
 800059e:	930d      	str	r3, [sp, #52]	; 0x34
    working_state[10] += initial_state[10];
 80005a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80005a2:	4463      	add	r3, ip
 80005a4:	930e      	str	r3, [sp, #56]	; 0x38
    working_state[11] += initial_state[11];
 80005a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80005a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80005aa:	4694      	mov	ip, r2
    working_state[12] += initial_state[12];
 80005ac:	6b22      	ldr	r2, [r4, #48]	; 0x30
    working_state[11] += initial_state[11];
 80005ae:	4463      	add	r3, ip
    working_state[12] += initial_state[12];
 80005b0:	4694      	mov	ip, r2
    working_state[11] += initial_state[11];
 80005b2:	930f      	str	r3, [sp, #60]	; 0x3c
    working_state[13] += initial_state[13];
 80005b4:	6b62      	ldr	r2, [r4, #52]	; 0x34
    working_state[12] += initial_state[12];
 80005b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80005b8:	9802      	ldr	r0, [sp, #8]
 80005ba:	4463      	add	r3, ip
    working_state[13] += initial_state[13];
 80005bc:	4694      	mov	ip, r2
    working_state[12] += initial_state[12];
 80005be:	9310      	str	r3, [sp, #64]	; 0x40
    working_state[14] += initial_state[14];
 80005c0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    working_state[13] += initial_state[13];
 80005c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80005c4:	4463      	add	r3, ip
    working_state[14] += initial_state[14];
 80005c6:	4694      	mov	ip, r2
    working_state[13] += initial_state[13];
 80005c8:	9311      	str	r3, [sp, #68]	; 0x44
    working_state[14] += initial_state[14];
 80005ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80005cc:	4463      	add	r3, ip
 80005ce:	9312      	str	r3, [sp, #72]	; 0x48
    working_state[15] += initial_state[15];
 80005d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80005d2:	9303      	str	r3, [sp, #12]
 80005d4:	9a03      	ldr	r2, [sp, #12]
 80005d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80005d8:	18d3      	adds	r3, r2, r3
 80005da:	2240      	movs	r2, #64	; 0x40
 80005dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80005de:	f7ff fed7 	bl	8000390 <memcpy>
        size_t offset = i * 4U;

        MBEDTLS_PUT_UINT32_LE(working_state[i], keystream, offset);
    }

    mbedtls_platform_zeroize(working_state, sizeof(working_state));
 80005e2:	2140      	movs	r1, #64	; 0x40
 80005e4:	a804      	add	r0, sp, #16
 80005e6:	f7ff ff51 	bl	800048c <mbedtls_platform_zeroize>
}
 80005ea:	b015      	add	sp, #84	; 0x54
 80005ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005ee <mbedtls_chacha20_init>:

void mbedtls_chacha20_init(mbedtls_chacha20_context *ctx)
{
 80005ee:	b510      	push	{r4, lr}
 80005f0:	0004      	movs	r4, r0
    mbedtls_platform_zeroize(ctx->state, sizeof(ctx->state));
 80005f2:	2140      	movs	r1, #64	; 0x40
 80005f4:	f7ff ff4a 	bl	800048c <mbedtls_platform_zeroize>
    mbedtls_platform_zeroize(ctx->keystream8, sizeof(ctx->keystream8));
 80005f8:	0020      	movs	r0, r4
 80005fa:	2140      	movs	r1, #64	; 0x40
 80005fc:	3040      	adds	r0, #64	; 0x40
 80005fe:	f7ff ff45 	bl	800048c <mbedtls_platform_zeroize>

    /* Initially, there's no keystream bytes available */
    ctx->keystream_bytes_used = CHACHA20_BLOCK_SIZE_BYTES;
 8000602:	2340      	movs	r3, #64	; 0x40
 8000604:	3404      	adds	r4, #4
 8000606:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8000608:	bd10      	pop	{r4, pc}

0800060a <mbedtls_chacha20_free>:

void mbedtls_chacha20_free(mbedtls_chacha20_context *ctx)
{
 800060a:	b510      	push	{r4, lr}
    if (ctx != NULL) {
 800060c:	2800      	cmp	r0, #0
 800060e:	d002      	beq.n	8000616 <mbedtls_chacha20_free+0xc>
        mbedtls_platform_zeroize(ctx, sizeof(mbedtls_chacha20_context));
 8000610:	2184      	movs	r1, #132	; 0x84
 8000612:	f7ff ff3b 	bl	800048c <mbedtls_platform_zeroize>
    }
}
 8000616:	bd10      	pop	{r4, pc}

08000618 <mbedtls_chacha20_setkey>:

int mbedtls_chacha20_setkey(mbedtls_chacha20_context *ctx,
                            const unsigned char key[32])
{
    /* ChaCha20 constants - the string "expand 32-byte k" */
    ctx->state[0] = 0x61707865;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <mbedtls_chacha20_setkey+0xc8>)
{
 800061a:	b510      	push	{r4, lr}
    ctx->state[0] = 0x61707865;
 800061c:	6003      	str	r3, [r0, #0]
    ctx->state[1] = 0x3320646e;
 800061e:	4b31      	ldr	r3, [pc, #196]	; (80006e4 <mbedtls_chacha20_setkey+0xcc>)
    r = p32->x;
 8000620:	784c      	ldrb	r4, [r1, #1]
 8000622:	6043      	str	r3, [r0, #4]
    ctx->state[2] = 0x79622d32;
 8000624:	4b30      	ldr	r3, [pc, #192]	; (80006e8 <mbedtls_chacha20_setkey+0xd0>)
 8000626:	788a      	ldrb	r2, [r1, #2]
 8000628:	6083      	str	r3, [r0, #8]
    ctx->state[3] = 0x6b206574;
 800062a:	4b30      	ldr	r3, [pc, #192]	; (80006ec <mbedtls_chacha20_setkey+0xd4>)
 800062c:	0224      	lsls	r4, r4, #8
 800062e:	60c3      	str	r3, [r0, #12]
 8000630:	780b      	ldrb	r3, [r1, #0]
 8000632:	0412      	lsls	r2, r2, #16
 8000634:	431c      	orrs	r4, r3
 8000636:	78cb      	ldrb	r3, [r1, #3]
 8000638:	4314      	orrs	r4, r2
 800063a:	061b      	lsls	r3, r3, #24
 800063c:	4323      	orrs	r3, r4
 800063e:	794c      	ldrb	r4, [r1, #5]

    /* Set key */
    ctx->state[4]  = MBEDTLS_GET_UINT32_LE(key, 0);
 8000640:	6103      	str	r3, [r0, #16]
 8000642:	790b      	ldrb	r3, [r1, #4]
 8000644:	798a      	ldrb	r2, [r1, #6]
 8000646:	0224      	lsls	r4, r4, #8
 8000648:	431c      	orrs	r4, r3
 800064a:	79cb      	ldrb	r3, [r1, #7]
 800064c:	0412      	lsls	r2, r2, #16
 800064e:	4314      	orrs	r4, r2
 8000650:	061b      	lsls	r3, r3, #24
 8000652:	4323      	orrs	r3, r4
 8000654:	7a4c      	ldrb	r4, [r1, #9]
    ctx->state[5]  = MBEDTLS_GET_UINT32_LE(key, 4);
 8000656:	6143      	str	r3, [r0, #20]
 8000658:	7a0b      	ldrb	r3, [r1, #8]
 800065a:	7a8a      	ldrb	r2, [r1, #10]
 800065c:	0224      	lsls	r4, r4, #8
 800065e:	431c      	orrs	r4, r3
 8000660:	7acb      	ldrb	r3, [r1, #11]
 8000662:	0412      	lsls	r2, r2, #16
 8000664:	4314      	orrs	r4, r2
 8000666:	061b      	lsls	r3, r3, #24
 8000668:	4323      	orrs	r3, r4
 800066a:	7b4c      	ldrb	r4, [r1, #13]
    ctx->state[6]  = MBEDTLS_GET_UINT32_LE(key, 8);
 800066c:	6183      	str	r3, [r0, #24]
 800066e:	7b0b      	ldrb	r3, [r1, #12]
 8000670:	7b8a      	ldrb	r2, [r1, #14]
 8000672:	0224      	lsls	r4, r4, #8
 8000674:	431c      	orrs	r4, r3
 8000676:	7bcb      	ldrb	r3, [r1, #15]
 8000678:	0412      	lsls	r2, r2, #16
 800067a:	4314      	orrs	r4, r2
 800067c:	061b      	lsls	r3, r3, #24
 800067e:	4323      	orrs	r3, r4
 8000680:	7c4c      	ldrb	r4, [r1, #17]
    ctx->state[7]  = MBEDTLS_GET_UINT32_LE(key, 12);
 8000682:	61c3      	str	r3, [r0, #28]
 8000684:	7c0b      	ldrb	r3, [r1, #16]
 8000686:	7c8a      	ldrb	r2, [r1, #18]
 8000688:	0224      	lsls	r4, r4, #8
 800068a:	431c      	orrs	r4, r3
 800068c:	7ccb      	ldrb	r3, [r1, #19]
 800068e:	0412      	lsls	r2, r2, #16
 8000690:	4314      	orrs	r4, r2
 8000692:	061b      	lsls	r3, r3, #24
 8000694:	4323      	orrs	r3, r4
 8000696:	7d4c      	ldrb	r4, [r1, #21]
    ctx->state[8]  = MBEDTLS_GET_UINT32_LE(key, 16);
 8000698:	6203      	str	r3, [r0, #32]
 800069a:	7d0b      	ldrb	r3, [r1, #20]
 800069c:	0224      	lsls	r4, r4, #8
 800069e:	7d8a      	ldrb	r2, [r1, #22]
 80006a0:	431c      	orrs	r4, r3
 80006a2:	7dcb      	ldrb	r3, [r1, #23]
 80006a4:	0412      	lsls	r2, r2, #16
 80006a6:	4314      	orrs	r4, r2
 80006a8:	061b      	lsls	r3, r3, #24
 80006aa:	4323      	orrs	r3, r4
 80006ac:	7e4c      	ldrb	r4, [r1, #25]
    ctx->state[9]  = MBEDTLS_GET_UINT32_LE(key, 20);
 80006ae:	6243      	str	r3, [r0, #36]	; 0x24
 80006b0:	7e0b      	ldrb	r3, [r1, #24]
 80006b2:	7e8a      	ldrb	r2, [r1, #26]
 80006b4:	0224      	lsls	r4, r4, #8
 80006b6:	431c      	orrs	r4, r3
 80006b8:	7ecb      	ldrb	r3, [r1, #27]
 80006ba:	0412      	lsls	r2, r2, #16
 80006bc:	4314      	orrs	r4, r2
 80006be:	061b      	lsls	r3, r3, #24
 80006c0:	4323      	orrs	r3, r4
 80006c2:	7f4c      	ldrb	r4, [r1, #29]
    ctx->state[10] = MBEDTLS_GET_UINT32_LE(key, 24);
 80006c4:	6283      	str	r3, [r0, #40]	; 0x28
 80006c6:	7f0b      	ldrb	r3, [r1, #28]
 80006c8:	7f8a      	ldrb	r2, [r1, #30]
 80006ca:	0224      	lsls	r4, r4, #8
 80006cc:	431c      	orrs	r4, r3
 80006ce:	7fcb      	ldrb	r3, [r1, #31]
 80006d0:	0412      	lsls	r2, r2, #16
 80006d2:	4314      	orrs	r4, r2
 80006d4:	061b      	lsls	r3, r3, #24
 80006d6:	4323      	orrs	r3, r4
    ctx->state[11] = MBEDTLS_GET_UINT32_LE(key, 28);
 80006d8:	62c3      	str	r3, [r0, #44]	; 0x2c

    return 0;
}
 80006da:	2000      	movs	r0, #0
 80006dc:	bd10      	pop	{r4, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	61707865 	.word	0x61707865
 80006e4:	3320646e 	.word	0x3320646e
 80006e8:	79622d32 	.word	0x79622d32
 80006ec:	6b206574 	.word	0x6b206574

080006f0 <mbedtls_chacha20_starts>:

int mbedtls_chacha20_starts(mbedtls_chacha20_context *ctx,
                            const unsigned char nonce[12],
                            uint32_t counter)
{
 80006f0:	b510      	push	{r4, lr}
 80006f2:	0004      	movs	r4, r0
    /* Counter */
    ctx->state[12] = counter;
 80006f4:	6302      	str	r2, [r0, #48]	; 0x30
 80006f6:	7848      	ldrb	r0, [r1, #1]
 80006f8:	780b      	ldrb	r3, [r1, #0]
 80006fa:	788a      	ldrb	r2, [r1, #2]
 80006fc:	0200      	lsls	r0, r0, #8
 80006fe:	4318      	orrs	r0, r3
 8000700:	78cb      	ldrb	r3, [r1, #3]
 8000702:	0412      	lsls	r2, r2, #16
 8000704:	4310      	orrs	r0, r2
 8000706:	061b      	lsls	r3, r3, #24
 8000708:	4303      	orrs	r3, r0
 800070a:	7948      	ldrb	r0, [r1, #5]

    /* Nonce */
    ctx->state[13] = MBEDTLS_GET_UINT32_LE(nonce, 0);
 800070c:	6363      	str	r3, [r4, #52]	; 0x34
 800070e:	790b      	ldrb	r3, [r1, #4]
 8000710:	798a      	ldrb	r2, [r1, #6]
 8000712:	0200      	lsls	r0, r0, #8
 8000714:	4318      	orrs	r0, r3
 8000716:	79cb      	ldrb	r3, [r1, #7]
 8000718:	0412      	lsls	r2, r2, #16
 800071a:	4310      	orrs	r0, r2
 800071c:	061b      	lsls	r3, r3, #24
 800071e:	4303      	orrs	r3, r0
 8000720:	7a48      	ldrb	r0, [r1, #9]
    ctx->state[14] = MBEDTLS_GET_UINT32_LE(nonce, 4);
 8000722:	63a3      	str	r3, [r4, #56]	; 0x38
 8000724:	7a0b      	ldrb	r3, [r1, #8]
 8000726:	7a8a      	ldrb	r2, [r1, #10]
 8000728:	0200      	lsls	r0, r0, #8
 800072a:	4318      	orrs	r0, r3
 800072c:	7acb      	ldrb	r3, [r1, #11]
 800072e:	0412      	lsls	r2, r2, #16
 8000730:	4310      	orrs	r0, r2
 8000732:	061b      	lsls	r3, r3, #24
 8000734:	4303      	orrs	r3, r0
    ctx->state[15] = MBEDTLS_GET_UINT32_LE(nonce, 8);

    mbedtls_platform_zeroize(ctx->keystream8, sizeof(ctx->keystream8));
 8000736:	0020      	movs	r0, r4
    ctx->state[15] = MBEDTLS_GET_UINT32_LE(nonce, 8);
 8000738:	63e3      	str	r3, [r4, #60]	; 0x3c
    mbedtls_platform_zeroize(ctx->keystream8, sizeof(ctx->keystream8));
 800073a:	2140      	movs	r1, #64	; 0x40
 800073c:	3040      	adds	r0, #64	; 0x40
 800073e:	f7ff fea5 	bl	800048c <mbedtls_platform_zeroize>

    /* Initially, there's no keystream bytes available */
    ctx->keystream_bytes_used = CHACHA20_BLOCK_SIZE_BYTES;
 8000742:	2340      	movs	r3, #64	; 0x40
 8000744:	3404      	adds	r4, #4

    return 0;
}
 8000746:	2000      	movs	r0, #0
    ctx->keystream_bytes_used = CHACHA20_BLOCK_SIZE_BYTES;
 8000748:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 800074a:	bd10      	pop	{r4, pc}

0800074c <mbedtls_chacha20_update>:

int mbedtls_chacha20_update(mbedtls_chacha20_context *ctx,
                            size_t size,
                            const unsigned char *input,
                            unsigned char *output)
{
 800074c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800074e:	0005      	movs	r5, r0
    size_t offset = 0U;
 8000750:	2400      	movs	r4, #0
{
 8000752:	b085      	sub	sp, #20
 8000754:	9201      	str	r2, [sp, #4]
 8000756:	9302      	str	r3, [sp, #8]

    /* Use leftover keystream bytes, if available */
    while (size > 0U && ctx->keystream_bytes_used < CHACHA20_BLOCK_SIZE_BYTES) {
 8000758:	1d02      	adds	r2, r0, #4
 800075a:	1b0f      	subs	r7, r1, r4
 800075c:	428c      	cmp	r4, r1
 800075e:	d025      	beq.n	80007ac <mbedtls_chacha20_update+0x60>
 8000760:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
 8000762:	2b3f      	cmp	r3, #63	; 0x3f
 8000764:	d925      	bls.n	80007b2 <mbedtls_chacha20_update+0x66>
 8000766:	233f      	movs	r3, #63	; 0x3f
 8000768:	003a      	movs	r2, r7
 800076a:	439a      	bics	r2, r3
 800076c:	1913      	adds	r3, r2, r4
 800076e:	9303      	str	r3, [sp, #12]
        offset++;
        size--;
    }

    /* Process full blocks */
    while (size >= CHACHA20_BLOCK_SIZE_BYTES) {
 8000770:	9b03      	ldr	r3, [sp, #12]
 8000772:	429c      	cmp	r4, r3
 8000774:	d12a      	bne.n	80007cc <mbedtls_chacha20_update+0x80>
 8000776:	233f      	movs	r3, #63	; 0x3f
 8000778:	003e      	movs	r6, r7
 800077a:	401e      	ands	r6, r3
        offset += CHACHA20_BLOCK_SIZE_BYTES;
        size   -= CHACHA20_BLOCK_SIZE_BYTES;
    }

    /* Last (partial) block */
    if (size > 0U) {
 800077c:	421f      	tst	r7, r3
 800077e:	d015      	beq.n	80007ac <mbedtls_chacha20_update+0x60>
        /* Generate new keystream block and increment counter */
        chacha20_block(ctx->state, ctx->keystream8);
 8000780:	0029      	movs	r1, r5
 8000782:	0028      	movs	r0, r5
 8000784:	3140      	adds	r1, #64	; 0x40
 8000786:	f7ff fe89 	bl	800049c <chacha20_block>
        ctx->state[CHACHA20_CTR_INDEX]++;
 800078a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    }
#endif
#endif
#endif
    for (; i < n; i++) {
        r[i] = a[i] ^ b[i];
 800078c:	1b2a      	subs	r2, r5, r4
 800078e:	3301      	adds	r3, #1
 8000790:	632b      	str	r3, [r5, #48]	; 0x30
    for (; i < n; i++) {
 8000792:	19a1      	adds	r1, r4, r6
        r[i] = a[i] ^ b[i];
 8000794:	3240      	adds	r2, #64	; 0x40
 8000796:	9801      	ldr	r0, [sp, #4]
 8000798:	5d13      	ldrb	r3, [r2, r4]
 800079a:	5d00      	ldrb	r0, [r0, r4]
 800079c:	4043      	eors	r3, r0
 800079e:	9802      	ldr	r0, [sp, #8]
 80007a0:	5503      	strb	r3, [r0, r4]
    for (; i < n; i++) {
 80007a2:	3401      	adds	r4, #1
 80007a4:	428c      	cmp	r4, r1
 80007a6:	d1f6      	bne.n	8000796 <mbedtls_chacha20_update+0x4a>

        mbedtls_xor(output + offset, input + offset, ctx->keystream8, size);

        ctx->keystream_bytes_used = size;
 80007a8:	3504      	adds	r5, #4
 80007aa:	67ee      	str	r6, [r5, #124]	; 0x7c

    }

    return 0;
}
 80007ac:	2000      	movs	r0, #0
 80007ae:	b005      	add	sp, #20
 80007b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        output[offset] = input[offset]
 80007b2:	9801      	ldr	r0, [sp, #4]
                         ^ ctx->keystream8[ctx->keystream_bytes_used];
 80007b4:	18eb      	adds	r3, r5, r3
 80007b6:	3340      	adds	r3, #64	; 0x40
        output[offset] = input[offset]
 80007b8:	5d00      	ldrb	r0, [r0, r4]
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	4043      	eors	r3, r0
 80007be:	9802      	ldr	r0, [sp, #8]
 80007c0:	5503      	strb	r3, [r0, r4]
        ctx->keystream_bytes_used++;
 80007c2:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
        offset++;
 80007c4:	3401      	adds	r4, #1
        ctx->keystream_bytes_used++;
 80007c6:	3301      	adds	r3, #1
 80007c8:	67d3      	str	r3, [r2, #124]	; 0x7c
        size--;
 80007ca:	e7c6      	b.n	800075a <mbedtls_chacha20_update+0xe>
        chacha20_block(ctx->state, ctx->keystream8);
 80007cc:	002e      	movs	r6, r5
 80007ce:	3640      	adds	r6, #64	; 0x40
 80007d0:	0031      	movs	r1, r6
 80007d2:	0028      	movs	r0, r5
 80007d4:	f7ff fe62 	bl	800049c <chacha20_block>
        ctx->state[CHACHA20_CTR_INDEX]++;
 80007d8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
        r[i] = a[i] ^ b[i];
 80007da:	1b36      	subs	r6, r6, r4
 80007dc:	3301      	adds	r3, #1
 80007de:	632b      	str	r3, [r5, #48]	; 0x30
 80007e0:	0023      	movs	r3, r4
 80007e2:	3440      	adds	r4, #64	; 0x40
 80007e4:	9901      	ldr	r1, [sp, #4]
 80007e6:	5cf2      	ldrb	r2, [r6, r3]
 80007e8:	5cc9      	ldrb	r1, [r1, r3]
 80007ea:	404a      	eors	r2, r1
 80007ec:	9902      	ldr	r1, [sp, #8]
 80007ee:	54ca      	strb	r2, [r1, r3]
    for (; i < n; i++) {
 80007f0:	3301      	adds	r3, #1
 80007f2:	429c      	cmp	r4, r3
 80007f4:	d1f6      	bne.n	80007e4 <mbedtls_chacha20_update+0x98>
 80007f6:	e7bb      	b.n	8000770 <mbedtls_chacha20_update+0x24>

080007f8 <mbedtls_chacha20_crypt>:
                           const unsigned char nonce[12],
                           uint32_t counter,
                           size_t data_len,
                           const unsigned char *input,
                           unsigned char *output)
{
 80007f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007fa:	0004      	movs	r4, r0
 80007fc:	b0a3      	sub	sp, #140	; 0x8c
    mbedtls_chacha20_context ctx;
    int ret = MBEDTLS_ERR_ERROR_CORRUPTION_DETECTED;

    mbedtls_chacha20_init(&ctx);
 80007fe:	a801      	add	r0, sp, #4
{
 8000800:	000e      	movs	r6, r1
 8000802:	0017      	movs	r7, r2
 8000804:	001d      	movs	r5, r3
    mbedtls_chacha20_init(&ctx);
 8000806:	f7ff fef2 	bl	80005ee <mbedtls_chacha20_init>

    ret = mbedtls_chacha20_setkey(&ctx, key);
 800080a:	0021      	movs	r1, r4
 800080c:	a801      	add	r0, sp, #4
 800080e:	f7ff ff03 	bl	8000618 <mbedtls_chacha20_setkey>
 8000812:	1e04      	subs	r4, r0, #0
    if (ret != 0) {
 8000814:	d10d      	bne.n	8000832 <mbedtls_chacha20_crypt+0x3a>
        goto cleanup;
    }

    ret = mbedtls_chacha20_starts(&ctx, nonce, counter);
 8000816:	003a      	movs	r2, r7
 8000818:	0031      	movs	r1, r6
 800081a:	a801      	add	r0, sp, #4
 800081c:	f7ff ff68 	bl	80006f0 <mbedtls_chacha20_starts>
 8000820:	1e04      	subs	r4, r0, #0
    if (ret != 0) {
 8000822:	d106      	bne.n	8000832 <mbedtls_chacha20_crypt+0x3a>
        goto cleanup;
    }

    ret = mbedtls_chacha20_update(&ctx, data_len, input, output);
 8000824:	0029      	movs	r1, r5
 8000826:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8000828:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800082a:	a801      	add	r0, sp, #4
 800082c:	f7ff ff8e 	bl	800074c <mbedtls_chacha20_update>
 8000830:	0004      	movs	r4, r0

cleanup:
    mbedtls_chacha20_free(&ctx);
 8000832:	a801      	add	r0, sp, #4
 8000834:	f7ff fee9 	bl	800060a <mbedtls_chacha20_free>
    return ret;
}
 8000838:	0020      	movs	r0, r4
 800083a:	b023      	add	sp, #140	; 0x8c
 800083c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800083e:	0000      	movs	r0, r0

08000840 <set_nonce>:
#define INPUT_SIZE 64
#define KEY_SIZE 32
#define NONCE_SIZE 12
#define COUNT_SIZE 4

uint8_t set_nonce(uint8_t* nc, uint8_t len){
 8000840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000842:	0004      	movs	r4, r0
 8000844:	b0af      	sub	sp, #188	; 0xbc
    if (len != NONCE_SIZE+COUNT_SIZE) return 1;
 8000846:	2001      	movs	r0, #1
 8000848:	2910      	cmp	r1, #16
 800084a:	d13c      	bne.n	80008c6 <set_nonce+0x86>
    uint8_t encrypt[INPUT_SIZE];
    uint8_t key[KEY_SIZE] = {
 800084c:	2220      	movs	r2, #32
 800084e:	491f      	ldr	r1, [pc, #124]	; (80008cc <set_nonce+0x8c>)
 8000850:	a806      	add	r0, sp, #24
 8000852:	f7ff fd9d 	bl	8000390 <memcpy>
    /*uint8_t nonce[NONCE_SIZE] = {
            nc[0], nc[1], nc[2], nc[3],
            nc[4], nc[5], nc[6], nc[7],
            nc[8], nc[9], nc[10], nc[11]
    };*/
    uint8_t nonce[NONCE_SIZE] = {
 8000856:	7923      	ldrb	r3, [r4, #4]
 8000858:	ad03      	add	r5, sp, #12
 800085a:	702b      	strb	r3, [r5, #0]
 800085c:	7963      	ldrb	r3, [r4, #5]
 800085e:	7821      	ldrb	r1, [r4, #0]
 8000860:	706b      	strb	r3, [r5, #1]
 8000862:	79a3      	ldrb	r3, [r4, #6]
 8000864:	78a2      	ldrb	r2, [r4, #2]
 8000866:	70ab      	strb	r3, [r5, #2]
 8000868:	79e3      	ldrb	r3, [r4, #7]
 800086a:	0412      	lsls	r2, r2, #16
 800086c:	70eb      	strb	r3, [r5, #3]
 800086e:	7a23      	ldrb	r3, [r4, #8]
    // https://forum.arduino.cc/t/convert-4-uint8_t-into-one-uint32_t/577243
    //uint32_t counter = nc[12] | (nc[13] << 8) | (nc[14] << 16) | (nc[15] << 24);
    uint32_t counter = nc[0] | (nc[1] << 8) | (nc[2] << 16) | (nc[3] << 24);

    // Hello from Chipwhispererer, I'm only here to get encrypted and yo(u?)
    uint8_t input[INPUT_SIZE] = {
 8000870:	af1e      	add	r7, sp, #120	; 0x78
    uint8_t nonce[NONCE_SIZE] = {
 8000872:	712b      	strb	r3, [r5, #4]
 8000874:	7a63      	ldrb	r3, [r4, #9]
            0x64, 0x20, 0x61, 0x6e, 0x64, 0x20, 0x79, 0x6f,
            //0x75, 0x3f
    };

    // MBEDTLS
    mbedtls_chacha20_crypt(key, nonce, counter, INPUT_SIZE, input, encrypt);    // encrypt
 8000876:	ae0e      	add	r6, sp, #56	; 0x38
    uint8_t nonce[NONCE_SIZE] = {
 8000878:	716b      	strb	r3, [r5, #5]
 800087a:	7aa3      	ldrb	r3, [r4, #10]
    uint8_t input[INPUT_SIZE] = {
 800087c:	0038      	movs	r0, r7
    uint8_t nonce[NONCE_SIZE] = {
 800087e:	71ab      	strb	r3, [r5, #6]
 8000880:	7ae3      	ldrb	r3, [r4, #11]
 8000882:	71eb      	strb	r3, [r5, #7]
 8000884:	7b23      	ldrb	r3, [r4, #12]
 8000886:	722b      	strb	r3, [r5, #8]
 8000888:	7b63      	ldrb	r3, [r4, #13]
 800088a:	726b      	strb	r3, [r5, #9]
 800088c:	7ba3      	ldrb	r3, [r4, #14]
 800088e:	72ab      	strb	r3, [r5, #10]
 8000890:	7be3      	ldrb	r3, [r4, #15]
 8000892:	72eb      	strb	r3, [r5, #11]
    uint32_t counter = nc[0] | (nc[1] << 8) | (nc[2] << 16) | (nc[3] << 24);
 8000894:	7863      	ldrb	r3, [r4, #1]
 8000896:	78e4      	ldrb	r4, [r4, #3]
 8000898:	021b      	lsls	r3, r3, #8
 800089a:	4319      	orrs	r1, r3
 800089c:	430a      	orrs	r2, r1
 800089e:	0624      	lsls	r4, r4, #24
    uint8_t input[INPUT_SIZE] = {
 80008a0:	490b      	ldr	r1, [pc, #44]	; (80008d0 <set_nonce+0x90>)
 80008a2:	4314      	orrs	r4, r2
 80008a4:	2240      	movs	r2, #64	; 0x40
 80008a6:	f7ff fd73 	bl	8000390 <memcpy>
    mbedtls_chacha20_crypt(key, nonce, counter, INPUT_SIZE, input, encrypt);    // encrypt
 80008aa:	2340      	movs	r3, #64	; 0x40
 80008ac:	0022      	movs	r2, r4
 80008ae:	0029      	movs	r1, r5
 80008b0:	9601      	str	r6, [sp, #4]
 80008b2:	9700      	str	r7, [sp, #0]
 80008b4:	a806      	add	r0, sp, #24
 80008b6:	f7ff ff9f 	bl	80007f8 <mbedtls_chacha20_crypt>

    // put encrypted/decrypted to simple serial
    simpleserial_put('r', INPUT_SIZE, encrypt);
 80008ba:	2072      	movs	r0, #114	; 0x72
 80008bc:	0032      	movs	r2, r6
 80008be:	2140      	movs	r1, #64	; 0x40
 80008c0:	f000 f88e 	bl	80009e0 <simpleserial_put>

    return 0;
 80008c4:	2000      	movs	r0, #0
}
 80008c6:	b02f      	add	sp, #188	; 0xbc
 80008c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	0800173c 	.word	0x0800173c
 80008d0:	0800176f 	.word	0x0800176f

080008d4 <main>:


int main(void) {
 80008d4:	b510      	push	{r4, lr}
    platform_init();
 80008d6:	f000 f93d 	bl	8000b54 <platform_init>
    init_uart();
 80008da:	f000 f967 	bl	8000bac <init_uart>
    trigger_setup();
 80008de:	f000 f9a5 	bl	8000c2c <trigger_setup>

    simpleserial_init();
 80008e2:	f000 f865 	bl	80009b0 <simpleserial_init>
    // 12 Bytes for nonce, 4 Bytes for counter
    simpleserial_addcmd('p', 16, set_nonce);
 80008e6:	2110      	movs	r1, #16
 80008e8:	2070      	movs	r0, #112	; 0x70
 80008ea:	4a03      	ldr	r2, [pc, #12]	; (80008f8 <main+0x24>)
 80008ec:	f000 f85a 	bl	80009a4 <simpleserial_addcmd>

    while(1)
        simpleserial_get();
 80008f0:	f000 f8c8 	bl	8000a84 <simpleserial_get>
    while(1)
 80008f4:	e7fc      	b.n	80008f0 <main+0x1c>
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	08000841 	.word	0x08000841

080008fc <check_version>:
// Callback function for "v" command.
// This can exist in v1.0 as long as we don't actually send back an ack ("z")
uint8_t check_version(uint8_t *v, uint8_t len)
{
	return SS_VER;
}
 80008fc:	2001      	movs	r0, #1
 80008fe:	4770      	bx	lr

08000900 <hex_decode>:
	'0', '1', '2', '3', '4', '5', '6', '7',
	'8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
};

int hex_decode(int len, char* ascii_buf, uint8_t* data_buf)
{
 8000900:	b570      	push	{r4, r5, r6, lr}
	for(int i = 0; i < len; i++)
 8000902:	0014      	movs	r4, r2
 8000904:	1aa3      	subs	r3, r4, r2
 8000906:	4298      	cmp	r0, r3
 8000908:	dc01      	bgt.n	800090e <hex_decode+0xe>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
		else
			return 1;
	}

	return 0;
 800090a:	2000      	movs	r0, #0
 800090c:	e01f      	b.n	800094e <hex_decode+0x4e>
		char n_lo = ascii_buf[2*i+1];
 800090e:	784d      	ldrb	r5, [r1, #1]
		char n_hi = ascii_buf[2*i];
 8000910:	780b      	ldrb	r3, [r1, #0]
		if(n_lo >= '0' && n_lo <= '9')
 8000912:	002e      	movs	r6, r5
 8000914:	3e30      	subs	r6, #48	; 0x30
 8000916:	b2f6      	uxtb	r6, r6
 8000918:	2e09      	cmp	r6, #9
 800091a:	d80c      	bhi.n	8000936 <hex_decode+0x36>
			data_buf[i] = n_lo - '0';
 800091c:	7026      	strb	r6, [r4, #0]
		if(n_hi >= '0' && n_hi <= '9')
 800091e:	001d      	movs	r5, r3
 8000920:	3d30      	subs	r5, #48	; 0x30
 8000922:	b2ee      	uxtb	r6, r5
 8000924:	2e09      	cmp	r6, #9
 8000926:	d815      	bhi.n	8000954 <hex_decode+0x54>
			data_buf[i] |= (n_hi - '0') << 4;
 8000928:	7823      	ldrb	r3, [r4, #0]
 800092a:	012d      	lsls	r5, r5, #4
 800092c:	431d      	orrs	r5, r3
 800092e:	7025      	strb	r5, [r4, #0]
	for(int i = 0; i < len; i++)
 8000930:	3401      	adds	r4, #1
 8000932:	3102      	adds	r1, #2
 8000934:	e7e6      	b.n	8000904 <hex_decode+0x4>
		else if(n_lo >= 'A' && n_lo <= 'F')
 8000936:	002e      	movs	r6, r5
 8000938:	3e41      	subs	r6, #65	; 0x41
 800093a:	2e05      	cmp	r6, #5
 800093c:	d802      	bhi.n	8000944 <hex_decode+0x44>
			data_buf[i] = n_lo - 'A' + 10;
 800093e:	3d37      	subs	r5, #55	; 0x37
			data_buf[i] = n_lo - 'a' + 10;
 8000940:	7025      	strb	r5, [r4, #0]
 8000942:	e7ec      	b.n	800091e <hex_decode+0x1e>
		else if(n_lo >= 'a' && n_lo <= 'f')
 8000944:	002e      	movs	r6, r5
 8000946:	3e61      	subs	r6, #97	; 0x61
 8000948:	2e05      	cmp	r6, #5
 800094a:	d901      	bls.n	8000950 <hex_decode+0x50>
			return 1;
 800094c:	2001      	movs	r0, #1
}
 800094e:	bd70      	pop	{r4, r5, r6, pc}
			data_buf[i] = n_lo - 'a' + 10;
 8000950:	3d57      	subs	r5, #87	; 0x57
 8000952:	e7f5      	b.n	8000940 <hex_decode+0x40>
		else if(n_hi >= 'A' && n_hi <= 'F')
 8000954:	001d      	movs	r5, r3
 8000956:	3d41      	subs	r5, #65	; 0x41
 8000958:	2d05      	cmp	r5, #5
 800095a:	d805      	bhi.n	8000968 <hex_decode+0x68>
			data_buf[i] |= (n_hi - 'A' + 10) << 4;
 800095c:	3b37      	subs	r3, #55	; 0x37
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 800095e:	7825      	ldrb	r5, [r4, #0]
 8000960:	011b      	lsls	r3, r3, #4
 8000962:	432b      	orrs	r3, r5
 8000964:	7023      	strb	r3, [r4, #0]
 8000966:	e7e3      	b.n	8000930 <hex_decode+0x30>
		else if(n_hi >= 'a' && n_hi <= 'f')
 8000968:	001d      	movs	r5, r3
 800096a:	3d61      	subs	r5, #97	; 0x61
 800096c:	2d05      	cmp	r5, #5
 800096e:	d8ed      	bhi.n	800094c <hex_decode+0x4c>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 8000970:	3b57      	subs	r3, #87	; 0x57
 8000972:	e7f4      	b.n	800095e <hex_decode+0x5e>

08000974 <simpleserial_addcmd_flags>:
{
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
}

int simpleserial_addcmd_flags(char c, unsigned int len, uint8_t (*fp)(uint8_t*, uint8_t), uint8_t fl)
{
 8000974:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(num_commands >= MAX_SS_CMDS)
 8000976:	4e09      	ldr	r6, [pc, #36]	; (800099c <simpleserial_addcmd_flags+0x28>)
{
 8000978:	0005      	movs	r5, r0
	if(num_commands >= MAX_SS_CMDS)
 800097a:	6834      	ldr	r4, [r6, #0]
		return 1;
 800097c:	2001      	movs	r0, #1
	if(num_commands >= MAX_SS_CMDS)
 800097e:	2c0f      	cmp	r4, #15
 8000980:	dc0b      	bgt.n	800099a <simpleserial_addcmd_flags+0x26>

	if(len >= MAX_SS_LEN)
 8000982:	29ff      	cmp	r1, #255	; 0xff
 8000984:	d809      	bhi.n	800099a <simpleserial_addcmd_flags+0x26>
		return 1;

	commands[num_commands].c   = c;
 8000986:	4806      	ldr	r0, [pc, #24]	; (80009a0 <simpleserial_addcmd_flags+0x2c>)
 8000988:	0127      	lsls	r7, r4, #4
 800098a:	543d      	strb	r5, [r7, r0]
	commands[num_commands].len = len;
 800098c:	19c0      	adds	r0, r0, r7
 800098e:	6041      	str	r1, [r0, #4]
	commands[num_commands].fp  = fp;
 8000990:	6082      	str	r2, [r0, #8]
	commands[num_commands].flags = fl;
 8000992:	7303      	strb	r3, [r0, #12]
	num_commands++;

	return 0;
 8000994:	2000      	movs	r0, #0
	num_commands++;
 8000996:	3401      	adds	r4, #1
 8000998:	6034      	str	r4, [r6, #0]
}
 800099a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800099c:	20000020 	.word	0x20000020
 80009a0:	20000024 	.word	0x20000024

080009a4 <simpleserial_addcmd>:
{
 80009a4:	b510      	push	{r4, lr}
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
 80009a6:	2300      	movs	r3, #0
 80009a8:	f7ff ffe4 	bl	8000974 <simpleserial_addcmd_flags>
}
 80009ac:	bd10      	pop	{r4, pc}
 80009ae:	0000      	movs	r0, r0

080009b0 <simpleserial_init>:
{
 80009b0:	b510      	push	{r4, lr}
	simpleserial_addcmd('v', 0, check_version);
 80009b2:	2100      	movs	r1, #0
 80009b4:	4a07      	ldr	r2, [pc, #28]	; (80009d4 <simpleserial_init+0x24>)
 80009b6:	2076      	movs	r0, #118	; 0x76
 80009b8:	f7ff fff4 	bl	80009a4 <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 80009bc:	2100      	movs	r1, #0
 80009be:	4a06      	ldr	r2, [pc, #24]	; (80009d8 <simpleserial_init+0x28>)
 80009c0:	2077      	movs	r0, #119	; 0x77
 80009c2:	f7ff ffef 	bl	80009a4 <simpleserial_addcmd>
    simpleserial_addcmd('y', 0, ss_num_commands);
 80009c6:	2100      	movs	r1, #0
 80009c8:	2079      	movs	r0, #121	; 0x79
 80009ca:	4a04      	ldr	r2, [pc, #16]	; (80009dc <simpleserial_init+0x2c>)
 80009cc:	f7ff ffea 	bl	80009a4 <simpleserial_addcmd>
}
 80009d0:	bd10      	pop	{r4, pc}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	080008fd 	.word	0x080008fd
 80009d8:	08000a35 	.word	0x08000a35
 80009dc:	08000a19 	.word	0x08000a19

080009e0 <simpleserial_put>:
	simpleserial_put('z', 1, ret);
#endif
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 80009e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009e2:	000d      	movs	r5, r1
 80009e4:	0014      	movs	r4, r2

	// Write each byte as two nibbles
	for(int i = 0; i < size; i++)
	{
		putch(hex_lookup[output[i] >> 4 ]);
		putch(hex_lookup[output[i] & 0xF]);
 80009e6:	270f      	movs	r7, #15
	putch(c);
 80009e8:	f000 f978 	bl	8000cdc <putch>
	for(int i = 0; i < size; i++)
 80009ec:	1965      	adds	r5, r4, r5
 80009ee:	42ac      	cmp	r4, r5
 80009f0:	d103      	bne.n	80009fa <simpleserial_put+0x1a>
	}

	// Write trailing '\n'
	putch('\n');
 80009f2:	200a      	movs	r0, #10
 80009f4:	f000 f972 	bl	8000cdc <putch>
}
 80009f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		putch(hex_lookup[output[i] >> 4 ]);
 80009fa:	7823      	ldrb	r3, [r4, #0]
 80009fc:	4e05      	ldr	r6, [pc, #20]	; (8000a14 <simpleserial_put+0x34>)
 80009fe:	091b      	lsrs	r3, r3, #4
 8000a00:	5cf0      	ldrb	r0, [r6, r3]
 8000a02:	f000 f96b 	bl	8000cdc <putch>
		putch(hex_lookup[output[i] & 0xF]);
 8000a06:	7823      	ldrb	r3, [r4, #0]
 8000a08:	3401      	adds	r4, #1
 8000a0a:	403b      	ands	r3, r7
 8000a0c:	5cf0      	ldrb	r0, [r6, r3]
 8000a0e:	f000 f965 	bl	8000cdc <putch>
	for(int i = 0; i < size; i++)
 8000a12:	e7ec      	b.n	80009ee <simpleserial_put+0xe>
 8000a14:	0800175c 	.word	0x0800175c

08000a18 <ss_num_commands>:
{
 8000a18:	b507      	push	{r0, r1, r2, lr}
    uint8_t ncmds = num_commands & 0xFF;
 8000a1a:	466b      	mov	r3, sp
 8000a1c:	1dda      	adds	r2, r3, #7
 8000a1e:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <ss_num_commands+0x18>)
    simpleserial_put('r', 0x01, &ncmds);
 8000a20:	2072      	movs	r0, #114	; 0x72
    uint8_t ncmds = num_commands & 0xFF;
 8000a22:	681b      	ldr	r3, [r3, #0]
    simpleserial_put('r', 0x01, &ncmds);
 8000a24:	2101      	movs	r1, #1
    uint8_t ncmds = num_commands & 0xFF;
 8000a26:	7013      	strb	r3, [r2, #0]
    simpleserial_put('r', 0x01, &ncmds);
 8000a28:	f7ff ffda 	bl	80009e0 <simpleserial_put>
}
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	bd0e      	pop	{r1, r2, r3, pc}
 8000a30:	20000020 	.word	0x20000020

08000a34 <ss_get_commands>:
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000a34:	2203      	movs	r2, #3
 8000a36:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <ss_get_commands+0x48>)
{
 8000a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a3a:	4694      	mov	ip, r2
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000a3c:	681c      	ldr	r4, [r3, #0]
 8000a3e:	2300      	movs	r3, #0
        repr_cmd_buf[i].c = commands[i].c;
 8000a40:	4d0f      	ldr	r5, [pc, #60]	; (8000a80 <ss_get_commands+0x4c>)
{
 8000a42:	b08d      	sub	sp, #52	; 0x34
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000a44:	b2e6      	uxtb	r6, r4
 8000a46:	42b3      	cmp	r3, r6
 8000a48:	db09      	blt.n	8000a5e <ss_get_commands+0x2a>
    simpleserial_put('r', num_commands * 0x03, (void *) repr_cmd_buf);
 8000a4a:	4661      	mov	r1, ip
 8000a4c:	4361      	muls	r1, r4
 8000a4e:	466a      	mov	r2, sp
 8000a50:	2072      	movs	r0, #114	; 0x72
 8000a52:	b2c9      	uxtb	r1, r1
 8000a54:	f7ff ffc4 	bl	80009e0 <simpleserial_put>
}
 8000a58:	2000      	movs	r0, #0
 8000a5a:	b00d      	add	sp, #52	; 0x34
 8000a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        repr_cmd_buf[i].c = commands[i].c;
 8000a5e:	4662      	mov	r2, ip
 8000a60:	4669      	mov	r1, sp
 8000a62:	435a      	muls	r2, r3
 8000a64:	0118      	lsls	r0, r3, #4
 8000a66:	5d47      	ldrb	r7, [r0, r5]
        repr_cmd_buf[i].len = commands[i].len;
 8000a68:	1828      	adds	r0, r5, r0
        repr_cmd_buf[i].c = commands[i].c;
 8000a6a:	548f      	strb	r7, [r1, r2]
        repr_cmd_buf[i].len = commands[i].len;
 8000a6c:	6841      	ldr	r1, [r0, #4]
        repr_cmd_buf[i].flags = commands[i].flags;
 8000a6e:	7b00      	ldrb	r0, [r0, #12]
        repr_cmd_buf[i].len = commands[i].len;
 8000a70:	446a      	add	r2, sp
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000a72:	3301      	adds	r3, #1
        repr_cmd_buf[i].len = commands[i].len;
 8000a74:	7051      	strb	r1, [r2, #1]
        repr_cmd_buf[i].flags = commands[i].flags;
 8000a76:	7090      	strb	r0, [r2, #2]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	e7e4      	b.n	8000a46 <ss_get_commands+0x12>
 8000a7c:	20000020 	.word	0x20000020
 8000a80:	20000024 	.word	0x20000024

08000a84 <simpleserial_get>:
{
 8000a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a86:	4c30      	ldr	r4, [pc, #192]	; (8000b48 <simpleserial_get+0xc4>)
 8000a88:	44a5      	add	sp, r4
	c = getch();
 8000a8a:	f000 f90f 	bl	8000cac <getch>
	for(cmd = 0; cmd < num_commands; cmd++)
 8000a8e:	4b2f      	ldr	r3, [pc, #188]	; (8000b4c <simpleserial_get+0xc8>)
		if(commands[cmd].c == c)
 8000a90:	492f      	ldr	r1, [pc, #188]	; (8000b50 <simpleserial_get+0xcc>)
	for(cmd = 0; cmd < num_commands; cmd++)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	2300      	movs	r3, #0
 8000a96:	429a      	cmp	r2, r3
 8000a98:	dc04      	bgt.n	8000aa4 <simpleserial_get+0x20>
	if(cmd == num_commands)
 8000a9a:	d107      	bne.n	8000aac <simpleserial_get+0x28>
}
 8000a9c:	23c3      	movs	r3, #195	; 0xc3
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	449d      	add	sp, r3
 8000aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(commands[cmd].c == c)
 8000aa4:	011c      	lsls	r4, r3, #4
 8000aa6:	5d0c      	ldrb	r4, [r1, r4]
 8000aa8:	4284      	cmp	r4, r0
 8000aaa:	d141      	bne.n	8000b30 <simpleserial_get+0xac>
	if ((commands[cmd].flags & CMD_FLAG_LEN) != 0)
 8000aac:	2701      	movs	r7, #1
 8000aae:	4d28      	ldr	r5, [pc, #160]	; (8000b50 <simpleserial_get+0xcc>)
 8000ab0:	011c      	lsls	r4, r3, #4
 8000ab2:	192e      	adds	r6, r5, r4
 8000ab4:	7b33      	ldrb	r3, [r6, #12]
 8000ab6:	423b      	tst	r3, r7
 8000ab8:	d01a      	beq.n	8000af0 <simpleserial_get+0x6c>
		uint8_t l = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	466a      	mov	r2, sp
 8000abe:	7213      	strb	r3, [r2, #8]
		buff[0] = getch();
 8000ac0:	f000 f8f4 	bl	8000cac <getch>
 8000ac4:	2284      	movs	r2, #132	; 0x84
 8000ac6:	466b      	mov	r3, sp
 8000ac8:	0052      	lsls	r2, r2, #1
 8000aca:	189b      	adds	r3, r3, r2
 8000acc:	7018      	strb	r0, [r3, #0]
		buff[1] = getch();
 8000ace:	f000 f8ed 	bl	8000cac <getch>
 8000ad2:	220a      	movs	r2, #10
 8000ad4:	466b      	mov	r3, sp
 8000ad6:	32ff      	adds	r2, #255	; 0xff
 8000ad8:	189b      	adds	r3, r3, r2
 8000ada:	7018      	strb	r0, [r3, #0]
		if (hex_decode(1, buff, &l))
 8000adc:	aa02      	add	r2, sp, #8
 8000ade:	0038      	movs	r0, r7
 8000ae0:	a942      	add	r1, sp, #264	; 0x108
 8000ae2:	f7ff ff0d 	bl	8000900 <hex_decode>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	d1d8      	bne.n	8000a9c <simpleserial_get+0x18>
		commands[cmd].len = l;
 8000aea:	466b      	mov	r3, sp
 8000aec:	7a1b      	ldrb	r3, [r3, #8]
 8000aee:	6073      	str	r3, [r6, #4]
	for(cmd = 0; cmd < num_commands; cmd++)
 8000af0:	2600      	movs	r6, #0
	for(int i = 0; i < 2*commands[cmd].len; i++)
 8000af2:	192b      	adds	r3, r5, r4
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	42b3      	cmp	r3, r6
 8000afa:	d81b      	bhi.n	8000b34 <simpleserial_get+0xb0>
	c = getch();
 8000afc:	f000 f8d6 	bl	8000cac <getch>
	if(c != '\n' && c != '\r')
 8000b00:	280a      	cmp	r0, #10
 8000b02:	d001      	beq.n	8000b08 <simpleserial_get+0x84>
 8000b04:	280d      	cmp	r0, #13
 8000b06:	d1c9      	bne.n	8000a9c <simpleserial_get+0x18>
	if(hex_decode(commands[cmd].len, ascii_buf, data_buf))
 8000b08:	192c      	adds	r4, r5, r4
 8000b0a:	6865      	ldr	r5, [r4, #4]
 8000b0c:	aa02      	add	r2, sp, #8
 8000b0e:	0028      	movs	r0, r5
 8000b10:	a942      	add	r1, sp, #264	; 0x108
 8000b12:	f7ff fef5 	bl	8000900 <hex_decode>
 8000b16:	2800      	cmp	r0, #0
 8000b18:	d1c0      	bne.n	8000a9c <simpleserial_get+0x18>
	ret[0] = commands[cmd].fp(data_buf, commands[cmd].len);
 8000b1a:	b2e9      	uxtb	r1, r5
 8000b1c:	68a3      	ldr	r3, [r4, #8]
 8000b1e:	a802      	add	r0, sp, #8
 8000b20:	4798      	blx	r3
 8000b22:	aa01      	add	r2, sp, #4
 8000b24:	7010      	strb	r0, [r2, #0]
	simpleserial_put('z', 1, ret);
 8000b26:	2101      	movs	r1, #1
 8000b28:	207a      	movs	r0, #122	; 0x7a
 8000b2a:	f7ff ff59 	bl	80009e0 <simpleserial_put>
 8000b2e:	e7b5      	b.n	8000a9c <simpleserial_get+0x18>
	for(cmd = 0; cmd < num_commands; cmd++)
 8000b30:	3301      	adds	r3, #1
 8000b32:	e7b0      	b.n	8000a96 <simpleserial_get+0x12>
		c = getch();
 8000b34:	f000 f8ba 	bl	8000cac <getch>
		if(c == '\n' || c == '\r')
 8000b38:	280a      	cmp	r0, #10
 8000b3a:	d0af      	beq.n	8000a9c <simpleserial_get+0x18>
 8000b3c:	280d      	cmp	r0, #13
 8000b3e:	d0ad      	beq.n	8000a9c <simpleserial_get+0x18>
		ascii_buf[i] = c;
 8000b40:	ab42      	add	r3, sp, #264	; 0x108
 8000b42:	54f0      	strb	r0, [r6, r3]
	for(int i = 0; i < 2*commands[cmd].len; i++)
 8000b44:	3601      	adds	r6, #1
 8000b46:	e7d4      	b.n	8000af2 <simpleserial_get+0x6e>
 8000b48:	fffffcf4 	.word	0xfffffcf4
 8000b4c:	20000020 	.word	0x20000020
 8000b50:	20000024 	.word	0x20000024

08000b54 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8000b54:	b5f0      	push	{r4, r5, r6, r7, lr}
    GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_2;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b56:	2790      	movs	r7, #144	; 0x90
	GpioInit.Pull      = GPIO_NOPULL;
 8000b58:	2400      	movs	r4, #0
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000b5a:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b5c:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_2;
 8000b5e:	2304      	movs	r3, #4
{
 8000b60:	b097      	sub	sp, #92	; 0x5c
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b62:	05ff      	lsls	r7, r7, #23
 8000b64:	0038      	movs	r0, r7
 8000b66:	a905      	add	r1, sp, #20
	GpioInit.Pin       = GPIO_PIN_2;
 8000b68:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000b6a:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 8000b6c:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b6e:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b70:	f000 fb36 	bl	80011e0 <HAL_GPIO_Init>
    
	GpioInit.Pin       = GPIO_PIN_4;
 8000b74:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b76:	a905      	add	r1, sp, #20
 8000b78:	0038      	movs	r0, r7
	GpioInit.Pin       = GPIO_PIN_4;
 8000b7a:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000b7c:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 8000b7e:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b80:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b82:	f000 fb2d 	bl	80011e0 <HAL_GPIO_Init>
  uint32_t flash_latency = 0;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
#else
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000b86:	2305      	movs	r3, #5
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000b88:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000b8a:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 8000b8c:	960a      	str	r6, [sp, #40]	; 0x28
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000b8e:	940d      	str	r4, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8000b90:	9413      	str	r4, [sp, #76]	; 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000b92:	f000 f8b9 	bl	8000d08 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8000b96:	2307      	movs	r3, #7
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000b98:	0021      	movs	r1, r4
 8000b9a:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8000b9c:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000b9e:	9502      	str	r5, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000ba0:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ba2:	9404      	str	r4, [sp, #16]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000ba4:	f000 fa92 	bl	80010cc <HAL_RCC_ClockConfig>
#endif
}
 8000ba8:	b017      	add	sp, #92	; 0x5c
 8000baa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000bac <init_uart>:

void init_uart(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	2180      	movs	r1, #128	; 0x80
{
 8000bae:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb0:	4c1b      	ldr	r4, [pc, #108]	; (8000c20 <init_uart+0x74>)
 8000bb2:	0289      	lsls	r1, r1, #10
 8000bb4:	6962      	ldr	r2, [r4, #20]
{
 8000bb6:	b088      	sub	sp, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	6162      	str	r2, [r4, #20]
 8000bbc:	6963      	ldr	r3, [r4, #20]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
	GpioInit.Mode      = GPIO_MODE_AF_PP;
	GpioInit.Pull      = GPIO_PULLUP;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	GpioInit.Alternate = GPIO_AF1_USART1;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000bbe:	2090      	movs	r0, #144	; 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc0:	400b      	ands	r3, r1
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	9b01      	ldr	r3, [sp, #4]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 8000bc6:	23c0      	movs	r3, #192	; 0xc0
 8000bc8:	00db      	lsls	r3, r3, #3
	GpioInit.Pull      = GPIO_PULLUP;
 8000bca:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000bcc:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 8000bce:	9303      	str	r3, [sp, #12]
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000bd2:	a903      	add	r1, sp, #12
 8000bd4:	05c0      	lsls	r0, r0, #23
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000bd6:	9304      	str	r3, [sp, #16]
	GpioInit.Pull      = GPIO_PULLUP;
 8000bd8:	9505      	str	r5, [sp, #20]
	GpioInit.Alternate = GPIO_AF1_USART1;
 8000bda:	9507      	str	r5, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000bdc:	9606      	str	r6, [sp, #24]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000bde:	f000 faff 	bl	80011e0 <HAL_GPIO_Init>

	__HAL_RCC_USART1_CLK_ENABLE();
 8000be2:	2180      	movs	r1, #128	; 0x80
 8000be4:	69a2      	ldr	r2, [r4, #24]
 8000be6:	01c9      	lsls	r1, r1, #7
 8000be8:	430a      	orrs	r2, r1
 8000bea:	61a2      	str	r2, [r4, #24]
 8000bec:	69a3      	ldr	r3, [r4, #24]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
	UartHandle.Instance        = USART1;
 8000bee:	480d      	ldr	r0, [pc, #52]	; (8000c24 <init_uart+0x78>)
	__HAL_RCC_USART1_CLK_ENABLE();
 8000bf0:	400b      	ands	r3, r1
 8000bf2:	9302      	str	r3, [sp, #8]
 8000bf4:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 8000bf6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000bf8:	43b3      	bics	r3, r6
 8000bfa:	431d      	orrs	r5, r3
	UartHandle.Instance        = USART1;
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <init_uart+0x7c>)
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 8000bfe:	6325      	str	r5, [r4, #48]	; 0x30
	UartHandle.Instance        = USART1;
 8000c00:	6003      	str	r3, [r0, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
 8000c02:	2396      	movs	r3, #150	; 0x96
 8000c04:	021b      	lsls	r3, r3, #8
 8000c06:	6043      	str	r3, [r0, #4]
  #endif
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	6083      	str	r3, [r0, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000c0c:	60c3      	str	r3, [r0, #12]
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 8000c0e:	6103      	str	r3, [r0, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000c10:	6183      	str	r3, [r0, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000c12:	330c      	adds	r3, #12
 8000c14:	6143      	str	r3, [r0, #20]
	HAL_UART_Init(&UartHandle);
 8000c16:	f000 fc4d 	bl	80014b4 <HAL_UART_Init>
}
 8000c1a:	b008      	add	sp, #32
 8000c1c:	bd70      	pop	{r4, r5, r6, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	40021000 	.word	0x40021000
 8000c24:	20000124 	.word	0x20000124
 8000c28:	40013800 	.word	0x40013800

08000c2c <trigger_setup>:

void trigger_setup(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2c:	2080      	movs	r0, #128	; 0x80
 8000c2e:	4a1e      	ldr	r2, [pc, #120]	; (8000ca8 <trigger_setup+0x7c>)
{
 8000c30:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	6951      	ldr	r1, [r2, #20]
 8000c34:	0280      	lsls	r0, r0, #10
 8000c36:	4301      	orrs	r1, r0
 8000c38:	6151      	str	r1, [r2, #20]
 8000c3a:	6953      	ldr	r3, [r2, #20]
{
 8000c3c:	b087      	sub	sp, #28
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3e:	4003      	ands	r3, r0
	GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_7;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c40:	2490      	movs	r4, #144	; 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	9300      	str	r3, [sp, #0]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000c44:	2501      	movs	r5, #1
	GpioInit.Pull      = GPIO_NOPULL;
 8000c46:	2600      	movs	r6, #0
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000c48:	2703      	movs	r7, #3
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	9b00      	ldr	r3, [sp, #0]
	GpioInit.Pin       = GPIO_PIN_7;
 8000c4c:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c4e:	05e4      	lsls	r4, r4, #23
 8000c50:	0020      	movs	r0, r4
 8000c52:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_7;
 8000c54:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000c56:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 8000c58:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000c5a:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c5c:	f000 fac0 	bl	80011e0 <HAL_GPIO_Init>

	GpioInit.Pin       = GPIO_PIN_4;
 8000c60:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c62:	0020      	movs	r0, r4
 8000c64:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_4;
 8000c66:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000c68:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 8000c6a:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000c6c:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c6e:	f000 fab7 	bl	80011e0 <HAL_GPIO_Init>

	GpioInit.Pin       = GPIO_PIN_2;
 8000c72:	2304      	movs	r3, #4
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c74:	0020      	movs	r0, r4
 8000c76:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_2;
 8000c78:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000c7a:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 8000c7c:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000c7e:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000c80:	f000 faae 	bl	80011e0 <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000c84:	0032      	movs	r2, r6
 8000c86:	0020      	movs	r0, r4
 8000c88:	2180      	movs	r1, #128	; 0x80
 8000c8a:	f000 fb5b 	bl	8001344 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, SET);
 8000c8e:	002a      	movs	r2, r5
 8000c90:	0020      	movs	r0, r4
 8000c92:	2110      	movs	r1, #16
 8000c94:	f000 fb56 	bl	8001344 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 8000c98:	002a      	movs	r2, r5
 8000c9a:	2104      	movs	r1, #4
 8000c9c:	0020      	movs	r0, r4
 8000c9e:	f000 fb51 	bl	8001344 <HAL_GPIO_WritePin>
}
 8000ca2:	b007      	add	sp, #28
 8000ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	40021000 	.word	0x40021000

08000cac <getch>:
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
}   

char getch(void)
{
 8000cac:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t d;
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 8000cae:	2508      	movs	r5, #8
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 8000cb0:	466b      	mov	r3, sp
 8000cb2:	1ddc      	adds	r4, r3, #7
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2332      	movs	r3, #50	; 0x32
 8000cb8:	0021      	movs	r1, r4
 8000cba:	4806      	ldr	r0, [pc, #24]	; (8000cd4 <getch+0x28>)
 8000cbc:	f000 fc2c 	bl	8001518 <HAL_UART_Receive>
 8000cc0:	2800      	cmp	r0, #0
 8000cc2:	d101      	bne.n	8000cc8 <getch+0x1c>
	return d;
 8000cc4:	7820      	ldrb	r0, [r4, #0]
}
 8000cc6:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 8000cc8:	4a03      	ldr	r2, [pc, #12]	; (8000cd8 <getch+0x2c>)
 8000cca:	6a13      	ldr	r3, [r2, #32]
 8000ccc:	432b      	orrs	r3, r5
 8000cce:	6213      	str	r3, [r2, #32]
 8000cd0:	e7ee      	b.n	8000cb0 <getch+0x4>
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	20000124 	.word	0x20000124
 8000cd8:	40013800 	.word	0x40013800

08000cdc <putch>:

void putch(char c)
{
 8000cdc:	b507      	push	{r0, r1, r2, lr}
	uint8_t d  = c;
 8000cde:	466b      	mov	r3, sp
 8000ce0:	1dd9      	adds	r1, r3, #7
 8000ce2:	7008      	strb	r0, [r1, #0]
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	4b02      	ldr	r3, [pc, #8]	; (8000cf0 <putch+0x14>)
 8000ce8:	4802      	ldr	r0, [pc, #8]	; (8000cf4 <putch+0x18>)
 8000cea:	f000 fc8b 	bl	8001604 <HAL_UART_Transmit>
}
 8000cee:	bd07      	pop	{r0, r1, r2, pc}
 8000cf0:	00001388 	.word	0x00001388
 8000cf4:	20000124 	.word	0x20000124

08000cf8 <HAL_GetTick>:
#define assert_param(expr) ((void)0U)

uint32_t HAL_GetTick(void)
{
	static uint32_t tick;
	return tick++;;
 8000cf8:	4b02      	ldr	r3, [pc, #8]	; (8000d04 <HAL_GetTick+0xc>)
 8000cfa:	6818      	ldr	r0, [r3, #0]
 8000cfc:	1c42      	adds	r2, r0, #1
 8000cfe:	601a      	str	r2, [r3, #0]
}
 8000d00:	4770      	bx	lr
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	20000194 	.word	0x20000194

08000d08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d08:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d0a:	6803      	ldr	r3, [r0, #0]
{
 8000d0c:	0004      	movs	r4, r0
 8000d0e:	b085      	sub	sp, #20
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d10:	07db      	lsls	r3, r3, #31
 8000d12:	d42f      	bmi.n	8000d74 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d14:	6823      	ldr	r3, [r4, #0]
 8000d16:	079b      	lsls	r3, r3, #30
 8000d18:	d500      	bpl.n	8000d1c <HAL_RCC_OscConfig+0x14>
 8000d1a:	e081      	b.n	8000e20 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d1c:	6823      	ldr	r3, [r4, #0]
 8000d1e:	071b      	lsls	r3, r3, #28
 8000d20:	d500      	bpl.n	8000d24 <HAL_RCC_OscConfig+0x1c>
 8000d22:	e0bc      	b.n	8000e9e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d24:	6823      	ldr	r3, [r4, #0]
 8000d26:	075b      	lsls	r3, r3, #29
 8000d28:	d500      	bpl.n	8000d2c <HAL_RCC_OscConfig+0x24>
 8000d2a:	e0df      	b.n	8000eec <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000d2c:	6823      	ldr	r3, [r4, #0]
 8000d2e:	06db      	lsls	r3, r3, #27
 8000d30:	d51a      	bpl.n	8000d68 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000d32:	6962      	ldr	r2, [r4, #20]
 8000d34:	2304      	movs	r3, #4
 8000d36:	4db5      	ldr	r5, [pc, #724]	; (800100c <HAL_RCC_OscConfig+0x304>)
 8000d38:	2a01      	cmp	r2, #1
 8000d3a:	d000      	beq.n	8000d3e <HAL_RCC_OscConfig+0x36>
 8000d3c:	e14a      	b.n	8000fd4 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d3e:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000d40:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d42:	430b      	orrs	r3, r1
 8000d44:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000d46:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000d4c:	f7ff ffd4 	bl	8000cf8 <HAL_GetTick>
 8000d50:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000d52:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000d54:	423b      	tst	r3, r7
 8000d56:	d100      	bne.n	8000d5a <HAL_RCC_OscConfig+0x52>
 8000d58:	e135      	b.n	8000fc6 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000d5a:	21f8      	movs	r1, #248	; 0xf8
 8000d5c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000d5e:	69a3      	ldr	r3, [r4, #24]
 8000d60:	438a      	bics	r2, r1
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	4313      	orrs	r3, r2
 8000d66:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d68:	6a21      	ldr	r1, [r4, #32]
 8000d6a:	2900      	cmp	r1, #0
 8000d6c:	d000      	beq.n	8000d70 <HAL_RCC_OscConfig+0x68>
 8000d6e:	e159      	b.n	8001024 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000d70:	2000      	movs	r0, #0
 8000d72:	e013      	b.n	8000d9c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d74:	210c      	movs	r1, #12
 8000d76:	4da5      	ldr	r5, [pc, #660]	; (800100c <HAL_RCC_OscConfig+0x304>)
 8000d78:	686a      	ldr	r2, [r5, #4]
 8000d7a:	400a      	ands	r2, r1
 8000d7c:	2a04      	cmp	r2, #4
 8000d7e:	d006      	beq.n	8000d8e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d80:	686b      	ldr	r3, [r5, #4]
 8000d82:	400b      	ands	r3, r1
 8000d84:	2b08      	cmp	r3, #8
 8000d86:	d10b      	bne.n	8000da0 <HAL_RCC_OscConfig+0x98>
 8000d88:	686b      	ldr	r3, [r5, #4]
 8000d8a:	03db      	lsls	r3, r3, #15
 8000d8c:	d508      	bpl.n	8000da0 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d8e:	682b      	ldr	r3, [r5, #0]
 8000d90:	039b      	lsls	r3, r3, #14
 8000d92:	d5bf      	bpl.n	8000d14 <HAL_RCC_OscConfig+0xc>
 8000d94:	6863      	ldr	r3, [r4, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1bc      	bne.n	8000d14 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000d9a:	2001      	movs	r0, #1
}
 8000d9c:	b005      	add	sp, #20
 8000d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da0:	6863      	ldr	r3, [r4, #4]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d113      	bne.n	8000dce <HAL_RCC_OscConfig+0xc6>
 8000da6:	2380      	movs	r3, #128	; 0x80
 8000da8:	682a      	ldr	r2, [r5, #0]
 8000daa:	025b      	lsls	r3, r3, #9
 8000dac:	4313      	orrs	r3, r2
 8000dae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000db0:	f7ff ffa2 	bl	8000cf8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db4:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8000db6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db8:	02bf      	lsls	r7, r7, #10
 8000dba:	682b      	ldr	r3, [r5, #0]
 8000dbc:	423b      	tst	r3, r7
 8000dbe:	d1a9      	bne.n	8000d14 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc0:	f7ff ff9a 	bl	8000cf8 <HAL_GetTick>
 8000dc4:	1b80      	subs	r0, r0, r6
 8000dc6:	2864      	cmp	r0, #100	; 0x64
 8000dc8:	d9f7      	bls.n	8000dba <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8000dca:	2003      	movs	r0, #3
 8000dcc:	e7e6      	b.n	8000d9c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d116      	bne.n	8000e00 <HAL_RCC_OscConfig+0xf8>
 8000dd2:	682b      	ldr	r3, [r5, #0]
 8000dd4:	4a8e      	ldr	r2, [pc, #568]	; (8001010 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd6:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd8:	4013      	ands	r3, r2
 8000dda:	602b      	str	r3, [r5, #0]
 8000ddc:	682b      	ldr	r3, [r5, #0]
 8000dde:	4a8d      	ldr	r2, [pc, #564]	; (8001014 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de0:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000de2:	4013      	ands	r3, r2
 8000de4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000de6:	f7ff ff87 	bl	8000cf8 <HAL_GetTick>
 8000dea:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dec:	682b      	ldr	r3, [r5, #0]
 8000dee:	423b      	tst	r3, r7
 8000df0:	d100      	bne.n	8000df4 <HAL_RCC_OscConfig+0xec>
 8000df2:	e78f      	b.n	8000d14 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000df4:	f7ff ff80 	bl	8000cf8 <HAL_GetTick>
 8000df8:	1b80      	subs	r0, r0, r6
 8000dfa:	2864      	cmp	r0, #100	; 0x64
 8000dfc:	d9f6      	bls.n	8000dec <HAL_RCC_OscConfig+0xe4>
 8000dfe:	e7e4      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e00:	2b05      	cmp	r3, #5
 8000e02:	d105      	bne.n	8000e10 <HAL_RCC_OscConfig+0x108>
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	682a      	ldr	r2, [r5, #0]
 8000e08:	02db      	lsls	r3, r3, #11
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	602b      	str	r3, [r5, #0]
 8000e0e:	e7ca      	b.n	8000da6 <HAL_RCC_OscConfig+0x9e>
 8000e10:	682b      	ldr	r3, [r5, #0]
 8000e12:	4a7f      	ldr	r2, [pc, #508]	; (8001010 <HAL_RCC_OscConfig+0x308>)
 8000e14:	4013      	ands	r3, r2
 8000e16:	602b      	str	r3, [r5, #0]
 8000e18:	682b      	ldr	r3, [r5, #0]
 8000e1a:	4a7e      	ldr	r2, [pc, #504]	; (8001014 <HAL_RCC_OscConfig+0x30c>)
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	e7c6      	b.n	8000dae <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e20:	220c      	movs	r2, #12
 8000e22:	4d7a      	ldr	r5, [pc, #488]	; (800100c <HAL_RCC_OscConfig+0x304>)
 8000e24:	686b      	ldr	r3, [r5, #4]
 8000e26:	4213      	tst	r3, r2
 8000e28:	d006      	beq.n	8000e38 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e2a:	686b      	ldr	r3, [r5, #4]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	2b08      	cmp	r3, #8
 8000e30:	d110      	bne.n	8000e54 <HAL_RCC_OscConfig+0x14c>
 8000e32:	686b      	ldr	r3, [r5, #4]
 8000e34:	03db      	lsls	r3, r3, #15
 8000e36:	d40d      	bmi.n	8000e54 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e38:	682b      	ldr	r3, [r5, #0]
 8000e3a:	079b      	lsls	r3, r3, #30
 8000e3c:	d502      	bpl.n	8000e44 <HAL_RCC_OscConfig+0x13c>
 8000e3e:	68e3      	ldr	r3, [r4, #12]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d1aa      	bne.n	8000d9a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e44:	21f8      	movs	r1, #248	; 0xf8
 8000e46:	682a      	ldr	r2, [r5, #0]
 8000e48:	6923      	ldr	r3, [r4, #16]
 8000e4a:	438a      	bics	r2, r1
 8000e4c:	00db      	lsls	r3, r3, #3
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	602b      	str	r3, [r5, #0]
 8000e52:	e763      	b.n	8000d1c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e54:	68e2      	ldr	r2, [r4, #12]
 8000e56:	2301      	movs	r3, #1
 8000e58:	2a00      	cmp	r2, #0
 8000e5a:	d00f      	beq.n	8000e7c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000e5c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e5e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8000e60:	4313      	orrs	r3, r2
 8000e62:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e64:	f7ff ff48 	bl	8000cf8 <HAL_GetTick>
 8000e68:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e6a:	682b      	ldr	r3, [r5, #0]
 8000e6c:	423b      	tst	r3, r7
 8000e6e:	d1e9      	bne.n	8000e44 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e70:	f7ff ff42 	bl	8000cf8 <HAL_GetTick>
 8000e74:	1b80      	subs	r0, r0, r6
 8000e76:	2802      	cmp	r0, #2
 8000e78:	d9f7      	bls.n	8000e6a <HAL_RCC_OscConfig+0x162>
 8000e7a:	e7a6      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000e7c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e7e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8000e80:	439a      	bics	r2, r3
 8000e82:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8000e84:	f7ff ff38 	bl	8000cf8 <HAL_GetTick>
 8000e88:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e8a:	682b      	ldr	r3, [r5, #0]
 8000e8c:	423b      	tst	r3, r7
 8000e8e:	d100      	bne.n	8000e92 <HAL_RCC_OscConfig+0x18a>
 8000e90:	e744      	b.n	8000d1c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e92:	f7ff ff31 	bl	8000cf8 <HAL_GetTick>
 8000e96:	1b80      	subs	r0, r0, r6
 8000e98:	2802      	cmp	r0, #2
 8000e9a:	d9f6      	bls.n	8000e8a <HAL_RCC_OscConfig+0x182>
 8000e9c:	e795      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e9e:	69e2      	ldr	r2, [r4, #28]
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	4d5a      	ldr	r5, [pc, #360]	; (800100c <HAL_RCC_OscConfig+0x304>)
 8000ea4:	2a00      	cmp	r2, #0
 8000ea6:	d010      	beq.n	8000eca <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000ea8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eaa:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8000eac:	4313      	orrs	r3, r2
 8000eae:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000eb0:	f7ff ff22 	bl	8000cf8 <HAL_GetTick>
 8000eb4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000eb8:	423b      	tst	r3, r7
 8000eba:	d000      	beq.n	8000ebe <HAL_RCC_OscConfig+0x1b6>
 8000ebc:	e732      	b.n	8000d24 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ebe:	f7ff ff1b 	bl	8000cf8 <HAL_GetTick>
 8000ec2:	1b80      	subs	r0, r0, r6
 8000ec4:	2802      	cmp	r0, #2
 8000ec6:	d9f6      	bls.n	8000eb6 <HAL_RCC_OscConfig+0x1ae>
 8000ec8:	e77f      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000eca:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ecc:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8000ece:	439a      	bics	r2, r3
 8000ed0:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000ed2:	f7ff ff11 	bl	8000cf8 <HAL_GetTick>
 8000ed6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ed8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000eda:	423b      	tst	r3, r7
 8000edc:	d100      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x1d8>
 8000ede:	e721      	b.n	8000d24 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ee0:	f7ff ff0a 	bl	8000cf8 <HAL_GetTick>
 8000ee4:	1b80      	subs	r0, r0, r6
 8000ee6:	2802      	cmp	r0, #2
 8000ee8:	d9f6      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x1d0>
 8000eea:	e76e      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eec:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000eee:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ef0:	4d46      	ldr	r5, [pc, #280]	; (800100c <HAL_RCC_OscConfig+0x304>)
 8000ef2:	0552      	lsls	r2, r2, #21
 8000ef4:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000ef6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ef8:	4213      	tst	r3, r2
 8000efa:	d108      	bne.n	8000f0e <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000efc:	69eb      	ldr	r3, [r5, #28]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	61eb      	str	r3, [r5, #28]
 8000f02:	69eb      	ldr	r3, [r5, #28]
 8000f04:	4013      	ands	r3, r2
 8000f06:	9303      	str	r3, [sp, #12]
 8000f08:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f0e:	2780      	movs	r7, #128	; 0x80
 8000f10:	4e41      	ldr	r6, [pc, #260]	; (8001018 <HAL_RCC_OscConfig+0x310>)
 8000f12:	007f      	lsls	r7, r7, #1
 8000f14:	6833      	ldr	r3, [r6, #0]
 8000f16:	423b      	tst	r3, r7
 8000f18:	d006      	beq.n	8000f28 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f1a:	68a3      	ldr	r3, [r4, #8]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d113      	bne.n	8000f48 <HAL_RCC_OscConfig+0x240>
 8000f20:	6a2a      	ldr	r2, [r5, #32]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	622b      	str	r3, [r5, #32]
 8000f26:	e030      	b.n	8000f8a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f28:	6833      	ldr	r3, [r6, #0]
 8000f2a:	433b      	orrs	r3, r7
 8000f2c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000f2e:	f7ff fee3 	bl	8000cf8 <HAL_GetTick>
 8000f32:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f34:	6833      	ldr	r3, [r6, #0]
 8000f36:	423b      	tst	r3, r7
 8000f38:	d1ef      	bne.n	8000f1a <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f3a:	f7ff fedd 	bl	8000cf8 <HAL_GetTick>
 8000f3e:	9b01      	ldr	r3, [sp, #4]
 8000f40:	1ac0      	subs	r0, r0, r3
 8000f42:	2864      	cmp	r0, #100	; 0x64
 8000f44:	d9f6      	bls.n	8000f34 <HAL_RCC_OscConfig+0x22c>
 8000f46:	e740      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d114      	bne.n	8000f78 <HAL_RCC_OscConfig+0x270>
 8000f4e:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f50:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f52:	4393      	bics	r3, r2
 8000f54:	622b      	str	r3, [r5, #32]
 8000f56:	6a2b      	ldr	r3, [r5, #32]
 8000f58:	3203      	adds	r2, #3
 8000f5a:	4393      	bics	r3, r2
 8000f5c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8000f5e:	f7ff fecb 	bl	8000cf8 <HAL_GetTick>
 8000f62:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f64:	6a2b      	ldr	r3, [r5, #32]
 8000f66:	423b      	tst	r3, r7
 8000f68:	d016      	beq.n	8000f98 <HAL_RCC_OscConfig+0x290>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f6a:	f7ff fec5 	bl	8000cf8 <HAL_GetTick>
 8000f6e:	4b2b      	ldr	r3, [pc, #172]	; (800101c <HAL_RCC_OscConfig+0x314>)
 8000f70:	1b80      	subs	r0, r0, r6
 8000f72:	4298      	cmp	r0, r3
 8000f74:	d9f6      	bls.n	8000f64 <HAL_RCC_OscConfig+0x25c>
 8000f76:	e728      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f78:	2b05      	cmp	r3, #5
 8000f7a:	d116      	bne.n	8000faa <HAL_RCC_OscConfig+0x2a2>
 8000f7c:	6a29      	ldr	r1, [r5, #32]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	430b      	orrs	r3, r1
 8000f82:	622b      	str	r3, [r5, #32]
 8000f84:	6a2b      	ldr	r3, [r5, #32]
 8000f86:	431a      	orrs	r2, r3
 8000f88:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 8000f8a:	f7ff feb5 	bl	8000cf8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f8e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000f90:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f92:	6a2b      	ldr	r3, [r5, #32]
 8000f94:	423b      	tst	r3, r7
 8000f96:	d00f      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8000f98:	9b00      	ldr	r3, [sp, #0]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d000      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x298>
 8000f9e:	e6c5      	b.n	8000d2c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fa0:	69eb      	ldr	r3, [r5, #28]
 8000fa2:	4a1f      	ldr	r2, [pc, #124]	; (8001020 <HAL_RCC_OscConfig+0x318>)
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	61eb      	str	r3, [r5, #28]
 8000fa8:	e6c0      	b.n	8000d2c <HAL_RCC_OscConfig+0x24>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000faa:	6a2b      	ldr	r3, [r5, #32]
 8000fac:	4393      	bics	r3, r2
 8000fae:	2204      	movs	r2, #4
 8000fb0:	622b      	str	r3, [r5, #32]
 8000fb2:	6a2b      	ldr	r3, [r5, #32]
 8000fb4:	4393      	bics	r3, r2
 8000fb6:	e7b5      	b.n	8000f24 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fb8:	f7ff fe9e 	bl	8000cf8 <HAL_GetTick>
 8000fbc:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_RCC_OscConfig+0x314>)
 8000fbe:	1b80      	subs	r0, r0, r6
 8000fc0:	4298      	cmp	r0, r3
 8000fc2:	d9e6      	bls.n	8000f92 <HAL_RCC_OscConfig+0x28a>
 8000fc4:	e701      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000fc6:	f7ff fe97 	bl	8000cf8 <HAL_GetTick>
 8000fca:	1b80      	subs	r0, r0, r6
 8000fcc:	2802      	cmp	r0, #2
 8000fce:	d800      	bhi.n	8000fd2 <HAL_RCC_OscConfig+0x2ca>
 8000fd0:	e6bf      	b.n	8000d52 <HAL_RCC_OscConfig+0x4a>
 8000fd2:	e6fa      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000fd4:	3205      	adds	r2, #5
 8000fd6:	d103      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000fd8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000fda:	439a      	bics	r2, r3
 8000fdc:	636a      	str	r2, [r5, #52]	; 0x34
 8000fde:	e6bc      	b.n	8000d5a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fe0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000fe2:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fe4:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000fe6:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fe8:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000fea:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000fec:	4393      	bics	r3, r2
 8000fee:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000ff0:	f7ff fe82 	bl	8000cf8 <HAL_GetTick>
 8000ff4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ff6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000ff8:	423b      	tst	r3, r7
 8000ffa:	d100      	bne.n	8000ffe <HAL_RCC_OscConfig+0x2f6>
 8000ffc:	e6b4      	b.n	8000d68 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ffe:	f7ff fe7b 	bl	8000cf8 <HAL_GetTick>
 8001002:	1b80      	subs	r0, r0, r6
 8001004:	2802      	cmp	r0, #2
 8001006:	d9f6      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x2ee>
 8001008:	e6df      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	40021000 	.word	0x40021000
 8001010:	fffeffff 	.word	0xfffeffff
 8001014:	fffbffff 	.word	0xfffbffff
 8001018:	40007000 	.word	0x40007000
 800101c:	00001388 	.word	0x00001388
 8001020:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001024:	220c      	movs	r2, #12
 8001026:	4d26      	ldr	r5, [pc, #152]	; (80010c0 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8001028:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800102a:	686b      	ldr	r3, [r5, #4]
 800102c:	4013      	ands	r3, r2
 800102e:	2b08      	cmp	r3, #8
 8001030:	d100      	bne.n	8001034 <HAL_RCC_OscConfig+0x32c>
 8001032:	e6b3      	b.n	8000d9c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8001034:	682b      	ldr	r3, [r5, #0]
 8001036:	4a23      	ldr	r2, [pc, #140]	; (80010c4 <HAL_RCC_OscConfig+0x3bc>)
 8001038:	4013      	ands	r3, r2
 800103a:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800103c:	2902      	cmp	r1, #2
 800103e:	d12f      	bne.n	80010a0 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8001040:	f7ff fe5a 	bl	8000cf8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001044:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001046:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001048:	04bf      	lsls	r7, r7, #18
 800104a:	682b      	ldr	r3, [r5, #0]
 800104c:	423b      	tst	r3, r7
 800104e:	d121      	bne.n	8001094 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001050:	220f      	movs	r2, #15
 8001052:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001054:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001056:	4393      	bics	r3, r2
 8001058:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800105a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800105c:	4313      	orrs	r3, r2
 800105e:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001060:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001062:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001064:	686a      	ldr	r2, [r5, #4]
 8001066:	430b      	orrs	r3, r1
 8001068:	4917      	ldr	r1, [pc, #92]	; (80010c8 <HAL_RCC_OscConfig+0x3c0>)
 800106a:	400a      	ands	r2, r1
 800106c:	4313      	orrs	r3, r2
 800106e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	682a      	ldr	r2, [r5, #0]
 8001074:	045b      	lsls	r3, r3, #17
 8001076:	4313      	orrs	r3, r2
 8001078:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800107a:	f7ff fe3d 	bl	8000cf8 <HAL_GetTick>
 800107e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001080:	682b      	ldr	r3, [r5, #0]
 8001082:	4233      	tst	r3, r6
 8001084:	d000      	beq.n	8001088 <HAL_RCC_OscConfig+0x380>
 8001086:	e673      	b.n	8000d70 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001088:	f7ff fe36 	bl	8000cf8 <HAL_GetTick>
 800108c:	1b00      	subs	r0, r0, r4
 800108e:	2802      	cmp	r0, #2
 8001090:	d9f6      	bls.n	8001080 <HAL_RCC_OscConfig+0x378>
 8001092:	e69a      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001094:	f7ff fe30 	bl	8000cf8 <HAL_GetTick>
 8001098:	1b80      	subs	r0, r0, r6
 800109a:	2802      	cmp	r0, #2
 800109c:	d9d5      	bls.n	800104a <HAL_RCC_OscConfig+0x342>
 800109e:	e694      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80010a0:	f7ff fe2a 	bl	8000cf8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80010a6:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a8:	04b6      	lsls	r6, r6, #18
 80010aa:	682b      	ldr	r3, [r5, #0]
 80010ac:	4233      	tst	r3, r6
 80010ae:	d100      	bne.n	80010b2 <HAL_RCC_OscConfig+0x3aa>
 80010b0:	e65e      	b.n	8000d70 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010b2:	f7ff fe21 	bl	8000cf8 <HAL_GetTick>
 80010b6:	1b00      	subs	r0, r0, r4
 80010b8:	2802      	cmp	r0, #2
 80010ba:	d9f6      	bls.n	80010aa <HAL_RCC_OscConfig+0x3a2>
 80010bc:	e685      	b.n	8000dca <HAL_RCC_OscConfig+0xc2>
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	40021000 	.word	0x40021000
 80010c4:	feffffff 	.word	0xfeffffff
 80010c8:	ffc2ffff 	.word	0xffc2ffff

080010cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010ce:	2201      	movs	r2, #1
 80010d0:	4d3e      	ldr	r5, [pc, #248]	; (80011cc <HAL_RCC_ClockConfig+0x100>)
{
 80010d2:	0004      	movs	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010d4:	682b      	ldr	r3, [r5, #0]
{
 80010d6:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010d8:	4013      	ands	r3, r2
 80010da:	428b      	cmp	r3, r1
 80010dc:	d312      	bcc.n	8001104 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010de:	6822      	ldr	r2, [r4, #0]
 80010e0:	0793      	lsls	r3, r2, #30
 80010e2:	d419      	bmi.n	8001118 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010e4:	07d3      	lsls	r3, r2, #31
 80010e6:	d41f      	bmi.n	8001128 <HAL_RCC_ClockConfig+0x5c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80010e8:	2301      	movs	r3, #1
 80010ea:	682a      	ldr	r2, [r5, #0]
 80010ec:	401a      	ands	r2, r3
 80010ee:	42ba      	cmp	r2, r7
 80010f0:	d85d      	bhi.n	80011ae <HAL_RCC_ClockConfig+0xe2>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f2:	6823      	ldr	r3, [r4, #0]
 80010f4:	075b      	lsls	r3, r3, #29
 80010f6:	d461      	bmi.n	80011bc <HAL_RCC_ClockConfig+0xf0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /* Update the SystemCoreClock global variable */
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
  SystemCoreClock = 7372800;
 80010f8:	22e1      	movs	r2, #225	; 0xe1
 80010fa:	4b35      	ldr	r3, [pc, #212]	; (80011d0 <HAL_RCC_ClockConfig+0x104>)
 80010fc:	03d2      	lsls	r2, r2, #15
  
  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 80010fe:	2000      	movs	r0, #0
  SystemCoreClock = 7372800;
 8001100:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001102:	e008      	b.n	8001116 <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001104:	682b      	ldr	r3, [r5, #0]
 8001106:	4393      	bics	r3, r2
 8001108:	430b      	orrs	r3, r1
 800110a:	602b      	str	r3, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800110c:	682b      	ldr	r3, [r5, #0]
 800110e:	4013      	ands	r3, r2
 8001110:	428b      	cmp	r3, r1
 8001112:	d0e4      	beq.n	80010de <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8001114:	2001      	movs	r0, #1
}
 8001116:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001118:	20f0      	movs	r0, #240	; 0xf0
 800111a:	492e      	ldr	r1, [pc, #184]	; (80011d4 <HAL_RCC_ClockConfig+0x108>)
 800111c:	684b      	ldr	r3, [r1, #4]
 800111e:	4383      	bics	r3, r0
 8001120:	68a0      	ldr	r0, [r4, #8]
 8001122:	4303      	orrs	r3, r0
 8001124:	604b      	str	r3, [r1, #4]
 8001126:	e7dd      	b.n	80010e4 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001128:	4e2a      	ldr	r6, [pc, #168]	; (80011d4 <HAL_RCC_ClockConfig+0x108>)
 800112a:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112c:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112e:	2a01      	cmp	r2, #1
 8001130:	d11a      	bne.n	8001168 <HAL_RCC_ClockConfig+0x9c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001132:	039b      	lsls	r3, r3, #14
 8001134:	d5ee      	bpl.n	8001114 <HAL_RCC_ClockConfig+0x48>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001136:	2103      	movs	r1, #3
 8001138:	6873      	ldr	r3, [r6, #4]
 800113a:	438b      	bics	r3, r1
 800113c:	4313      	orrs	r3, r2
 800113e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001140:	f7ff fdda 	bl	8000cf8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001144:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001146:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001148:	2b01      	cmp	r3, #1
 800114a:	d115      	bne.n	8001178 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800114c:	220c      	movs	r2, #12
 800114e:	6873      	ldr	r3, [r6, #4]
 8001150:	4013      	ands	r3, r2
 8001152:	2b04      	cmp	r3, #4
 8001154:	d0c8      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001156:	f7ff fdcf 	bl	8000cf8 <HAL_GetTick>
 800115a:	9b01      	ldr	r3, [sp, #4]
 800115c:	1ac0      	subs	r0, r0, r3
 800115e:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <HAL_RCC_ClockConfig+0x10c>)
 8001160:	4298      	cmp	r0, r3
 8001162:	d9f3      	bls.n	800114c <HAL_RCC_ClockConfig+0x80>
          return HAL_TIMEOUT;
 8001164:	2003      	movs	r0, #3
 8001166:	e7d6      	b.n	8001116 <HAL_RCC_ClockConfig+0x4a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001168:	2a02      	cmp	r2, #2
 800116a:	d102      	bne.n	8001172 <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800116c:	019b      	lsls	r3, r3, #6
 800116e:	d4e2      	bmi.n	8001136 <HAL_RCC_ClockConfig+0x6a>
 8001170:	e7d0      	b.n	8001114 <HAL_RCC_ClockConfig+0x48>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001172:	079b      	lsls	r3, r3, #30
 8001174:	d4df      	bmi.n	8001136 <HAL_RCC_ClockConfig+0x6a>
 8001176:	e7cd      	b.n	8001114 <HAL_RCC_ClockConfig+0x48>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001178:	2b02      	cmp	r3, #2
 800117a:	d012      	beq.n	80011a2 <HAL_RCC_ClockConfig+0xd6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800117c:	220c      	movs	r2, #12
 800117e:	6873      	ldr	r3, [r6, #4]
 8001180:	4213      	tst	r3, r2
 8001182:	d0b1      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001184:	f7ff fdb8 	bl	8000cf8 <HAL_GetTick>
 8001188:	9b01      	ldr	r3, [sp, #4]
 800118a:	1ac0      	subs	r0, r0, r3
 800118c:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <HAL_RCC_ClockConfig+0x10c>)
 800118e:	4298      	cmp	r0, r3
 8001190:	d9f4      	bls.n	800117c <HAL_RCC_ClockConfig+0xb0>
 8001192:	e7e7      	b.n	8001164 <HAL_RCC_ClockConfig+0x98>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001194:	f7ff fdb0 	bl	8000cf8 <HAL_GetTick>
 8001198:	9b01      	ldr	r3, [sp, #4]
 800119a:	1ac0      	subs	r0, r0, r3
 800119c:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <HAL_RCC_ClockConfig+0x10c>)
 800119e:	4298      	cmp	r0, r3
 80011a0:	d8e0      	bhi.n	8001164 <HAL_RCC_ClockConfig+0x98>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011a2:	220c      	movs	r2, #12
 80011a4:	6873      	ldr	r3, [r6, #4]
 80011a6:	4013      	ands	r3, r2
 80011a8:	2b08      	cmp	r3, #8
 80011aa:	d1f3      	bne.n	8001194 <HAL_RCC_ClockConfig+0xc8>
 80011ac:	e79c      	b.n	80010e8 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ae:	682a      	ldr	r2, [r5, #0]
 80011b0:	439a      	bics	r2, r3
 80011b2:	602a      	str	r2, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011b4:	682a      	ldr	r2, [r5, #0]
 80011b6:	421a      	tst	r2, r3
 80011b8:	d09b      	beq.n	80010f2 <HAL_RCC_ClockConfig+0x26>
 80011ba:	e7ab      	b.n	8001114 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80011bc:	4a05      	ldr	r2, [pc, #20]	; (80011d4 <HAL_RCC_ClockConfig+0x108>)
 80011be:	4907      	ldr	r1, [pc, #28]	; (80011dc <HAL_RCC_ClockConfig+0x110>)
 80011c0:	6853      	ldr	r3, [r2, #4]
 80011c2:	400b      	ands	r3, r1
 80011c4:	68e1      	ldr	r1, [r4, #12]
 80011c6:	430b      	orrs	r3, r1
 80011c8:	6053      	str	r3, [r2, #4]
 80011ca:	e795      	b.n	80010f8 <HAL_RCC_ClockConfig+0x2c>
 80011cc:	40022000 	.word	0x40022000
 80011d0:	20000000 	.word	0x20000000
 80011d4:	40021000 	.word	0x40021000
 80011d8:	00001388 	.word	0x00001388
 80011dc:	fffff8ff 	.word	0xfffff8ff

080011e0 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 80011e0:	2300      	movs	r3, #0
{ 
 80011e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011e4:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80011e6:	680a      	ldr	r2, [r1, #0]
 80011e8:	0014      	movs	r4, r2
 80011ea:	40dc      	lsrs	r4, r3
 80011ec:	d101      	bne.n	80011f2 <HAL_GPIO_Init+0x12>
      }
    }
    
    position++;
  } 
}
 80011ee:	b007      	add	sp, #28
 80011f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80011f2:	2601      	movs	r6, #1
 80011f4:	0014      	movs	r4, r2
 80011f6:	409e      	lsls	r6, r3
 80011f8:	4034      	ands	r4, r6
 80011fa:	9402      	str	r4, [sp, #8]
    if(iocurrent)
 80011fc:	4232      	tst	r2, r6
 80011fe:	d100      	bne.n	8001202 <HAL_GPIO_Init+0x22>
 8001200:	e092      	b.n	8001328 <HAL_GPIO_Init+0x148>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001202:	684a      	ldr	r2, [r1, #4]
 8001204:	0015      	movs	r5, r2
 8001206:	9201      	str	r2, [sp, #4]
 8001208:	2210      	movs	r2, #16
 800120a:	4395      	bics	r5, r2
 800120c:	9503      	str	r5, [sp, #12]
 800120e:	2d02      	cmp	r5, #2
 8001210:	d10d      	bne.n	800122e <HAL_GPIO_Init+0x4e>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001212:	2407      	movs	r4, #7
 8001214:	250f      	movs	r5, #15
 8001216:	401c      	ands	r4, r3
 8001218:	00a4      	lsls	r4, r4, #2
 800121a:	40a5      	lsls	r5, r4
        temp = GPIOx->AFR[position >> 3];
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	1882      	adds	r2, r0, r2
 8001222:	6a17      	ldr	r7, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001224:	43af      	bics	r7, r5
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001226:	690d      	ldr	r5, [r1, #16]
 8001228:	40a5      	lsls	r5, r4
 800122a:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 800122c:	6217      	str	r7, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800122e:	2203      	movs	r2, #3
 8001230:	005c      	lsls	r4, r3, #1
 8001232:	40a2      	lsls	r2, r4
 8001234:	43d5      	mvns	r5, r2
 8001236:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001238:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800123a:	6807      	ldr	r7, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800123c:	4397      	bics	r7, r2
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800123e:	9a01      	ldr	r2, [sp, #4]
 8001240:	402a      	ands	r2, r5
 8001242:	40a2      	lsls	r2, r4
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001244:	9d03      	ldr	r5, [sp, #12]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001246:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001248:	3d01      	subs	r5, #1
      GPIOx->MODER = temp;
 800124a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800124c:	2d01      	cmp	r5, #1
 800124e:	d80f      	bhi.n	8001270 <HAL_GPIO_Init+0x90>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001250:	4662      	mov	r2, ip
        temp = GPIOx->OSPEEDR; 
 8001252:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001254:	4015      	ands	r5, r2
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001256:	68ca      	ldr	r2, [r1, #12]
 8001258:	40a2      	lsls	r2, r4
 800125a:	432a      	orrs	r2, r5
        GPIOx->OSPEEDR = temp;
 800125c:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 800125e:	6845      	ldr	r5, [r0, #4]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001260:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001262:	43b5      	bics	r5, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001264:	2601      	movs	r6, #1
 8001266:	0912      	lsrs	r2, r2, #4
 8001268:	4032      	ands	r2, r6
 800126a:	409a      	lsls	r2, r3
 800126c:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 800126e:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001270:	4665      	mov	r5, ip
      temp = GPIOx->PUPDR;
 8001272:	68c2      	ldr	r2, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001274:	402a      	ands	r2, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001276:	688d      	ldr	r5, [r1, #8]
 8001278:	40a5      	lsls	r5, r4
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800127a:	2480      	movs	r4, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800127c:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 800127e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001280:	9a01      	ldr	r2, [sp, #4]
 8001282:	0564      	lsls	r4, r4, #21
 8001284:	4222      	tst	r2, r4
 8001286:	d04f      	beq.n	8001328 <HAL_GPIO_Init+0x148>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001288:	2501      	movs	r5, #1
 800128a:	4a28      	ldr	r2, [pc, #160]	; (800132c <HAL_GPIO_Init+0x14c>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800128c:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128e:	6994      	ldr	r4, [r2, #24]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001290:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001292:	432c      	orrs	r4, r5
 8001294:	6194      	str	r4, [r2, #24]
 8001296:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8001298:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129a:	402a      	ands	r2, r5
 800129c:	9205      	str	r2, [sp, #20]
 800129e:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2];
 80012a0:	4a23      	ldr	r2, [pc, #140]	; (8001330 <HAL_GPIO_Init+0x150>)
 80012a2:	00a4      	lsls	r4, r4, #2
 80012a4:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012a6:	220f      	movs	r2, #15
 80012a8:	3502      	adds	r5, #2
 80012aa:	401d      	ands	r5, r3
 80012ac:	00ad      	lsls	r5, r5, #2
 80012ae:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2];
 80012b0:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012b2:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012b4:	2200      	movs	r2, #0
 80012b6:	42b8      	cmp	r0, r7
 80012b8:	d00c      	beq.n	80012d4 <HAL_GPIO_Init+0xf4>
 80012ba:	4f1e      	ldr	r7, [pc, #120]	; (8001334 <HAL_GPIO_Init+0x154>)
 80012bc:	3201      	adds	r2, #1
 80012be:	42b8      	cmp	r0, r7
 80012c0:	d008      	beq.n	80012d4 <HAL_GPIO_Init+0xf4>
 80012c2:	4f1d      	ldr	r7, [pc, #116]	; (8001338 <HAL_GPIO_Init+0x158>)
 80012c4:	3201      	adds	r2, #1
 80012c6:	42b8      	cmp	r0, r7
 80012c8:	d004      	beq.n	80012d4 <HAL_GPIO_Init+0xf4>
 80012ca:	4f1c      	ldr	r7, [pc, #112]	; (800133c <HAL_GPIO_Init+0x15c>)
 80012cc:	3201      	adds	r2, #1
 80012ce:	42b8      	cmp	r0, r7
 80012d0:	d000      	beq.n	80012d4 <HAL_GPIO_Init+0xf4>
 80012d2:	3202      	adds	r2, #2
 80012d4:	40aa      	lsls	r2, r5
 80012d6:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 80012d8:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 80012da:	4a19      	ldr	r2, [pc, #100]	; (8001340 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80012dc:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 80012de:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 80012e0:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012e2:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80012e4:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 80012e6:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012e8:	03ff      	lsls	r7, r7, #15
 80012ea:	d401      	bmi.n	80012f0 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80012ec:	0035      	movs	r5, r6
 80012ee:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80012f0:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80012f2:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 80012f4:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f6:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80012f8:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012fa:	03bf      	lsls	r7, r7, #14
 80012fc:	d401      	bmi.n	8001302 <HAL_GPIO_Init+0x122>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80012fe:	0035      	movs	r5, r6
 8001300:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8001302:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001304:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 8001306:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001308:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 800130a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800130c:	02ff      	lsls	r7, r7, #11
 800130e:	d401      	bmi.n	8001314 <HAL_GPIO_Init+0x134>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001310:	0035      	movs	r5, r6
 8001312:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8001314:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001316:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 8001318:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800131a:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 800131c:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800131e:	02bf      	lsls	r7, r7, #10
 8001320:	d401      	bmi.n	8001326 <HAL_GPIO_Init+0x146>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001322:	4025      	ands	r5, r4
 8001324:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8001326:	60d6      	str	r6, [r2, #12]
    position++;
 8001328:	3301      	adds	r3, #1
 800132a:	e75c      	b.n	80011e6 <HAL_GPIO_Init+0x6>
 800132c:	40021000 	.word	0x40021000
 8001330:	40010000 	.word	0x40010000
 8001334:	48000400 	.word	0x48000400
 8001338:	48000800 	.word	0x48000800
 800133c:	48000c00 	.word	0x48000c00
 8001340:	40010400 	.word	0x40010400

08001344 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001344:	2a00      	cmp	r2, #0
 8001346:	d001      	beq.n	800134c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001348:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}										  
 800134a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800134c:	6281      	str	r1, [r0, #40]	; 0x28
}										  
 800134e:	e7fc      	b.n	800134a <HAL_GPIO_WritePin+0x6>

08001350 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001352:	0004      	movs	r4, r0
 8001354:	000d      	movs	r5, r1
 8001356:	0017      	movs	r7, r2
 8001358:	001e      	movs	r6, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800135a:	6822      	ldr	r2, [r4, #0]
 800135c:	69d3      	ldr	r3, [r2, #28]
 800135e:	402b      	ands	r3, r5
 8001360:	1b5b      	subs	r3, r3, r5
 8001362:	4259      	negs	r1, r3
 8001364:	414b      	adcs	r3, r1
 8001366:	42bb      	cmp	r3, r7
 8001368:	d001      	beq.n	800136e <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800136a:	2000      	movs	r0, #0
 800136c:	e018      	b.n	80013a0 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 800136e:	9b06      	ldr	r3, [sp, #24]
 8001370:	3301      	adds	r3, #1
 8001372:	d0f3      	beq.n	800135c <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001374:	9b06      	ldr	r3, [sp, #24]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d113      	bne.n	80013a2 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800137a:	6823      	ldr	r3, [r4, #0]
 800137c:	490c      	ldr	r1, [pc, #48]	; (80013b0 <UART_WaitOnFlagUntilTimeout+0x60>)
 800137e:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001380:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001382:	400a      	ands	r2, r1
 8001384:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001386:	689a      	ldr	r2, [r3, #8]
 8001388:	31a3      	adds	r1, #163	; 0xa3
 800138a:	31ff      	adds	r1, #255	; 0xff
 800138c:	438a      	bics	r2, r1
 800138e:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001390:	0022      	movs	r2, r4
 8001392:	2320      	movs	r3, #32
 8001394:	3269      	adds	r2, #105	; 0x69
 8001396:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001398:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 800139a:	2300      	movs	r3, #0
 800139c:	3468      	adds	r4, #104	; 0x68
 800139e:	7023      	strb	r3, [r4, #0]
}
 80013a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80013a2:	f7ff fca9 	bl	8000cf8 <HAL_GetTick>
 80013a6:	9b06      	ldr	r3, [sp, #24]
 80013a8:	1b80      	subs	r0, r0, r6
 80013aa:	4298      	cmp	r0, r3
 80013ac:	d9d5      	bls.n	800135a <UART_WaitOnFlagUntilTimeout+0xa>
 80013ae:	e7e4      	b.n	800137a <UART_WaitOnFlagUntilTimeout+0x2a>
 80013b0:	fffffe5f 	.word	0xfffffe5f

080013b4 <UART_SetConfig>:

  return HAL_OK;
}

HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80013b4:	0003      	movs	r3, r0
 80013b6:	b570      	push	{r4, r5, r6, lr}
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80013b8:	689a      	ldr	r2, [r3, #8]
 80013ba:	691d      	ldr	r5, [r3, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80013bc:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80013be:	432a      	orrs	r2, r5
 80013c0:	695d      	ldr	r5, [r3, #20]
 80013c2:	69c1      	ldr	r1, [r0, #28]
 80013c4:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80013c6:	6820      	ldr	r0, [r4, #0]
 80013c8:	4d33      	ldr	r5, [pc, #204]	; (8001498 <UART_SetConfig+0xe4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80013ca:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80013cc:	4028      	ands	r0, r5
 80013ce:	4302      	orrs	r2, r0
 80013d0:	6022      	str	r2, [r4, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80013d2:	6862      	ldr	r2, [r4, #4]
 80013d4:	4831      	ldr	r0, [pc, #196]	; (800149c <UART_SetConfig+0xe8>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80013d6:	6a1d      	ldr	r5, [r3, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80013d8:	4002      	ands	r2, r0
 80013da:	68d8      	ldr	r0, [r3, #12]
 80013dc:	4302      	orrs	r2, r0
 80013de:	6062      	str	r2, [r4, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80013e0:	699a      	ldr	r2, [r3, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80013e2:	68a0      	ldr	r0, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80013e4:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80013e6:	4d2e      	ldr	r5, [pc, #184]	; (80014a0 <UART_SetConfig+0xec>)
 80013e8:	4028      	ands	r0, r5
 80013ea:	4302      	orrs	r2, r0

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013ec:	2003      	movs	r0, #3
 80013ee:	2580      	movs	r5, #128	; 0x80
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80013f0:	60a2      	str	r2, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013f2:	4a2c      	ldr	r2, [pc, #176]	; (80014a4 <UART_SetConfig+0xf0>)
 80013f4:	022d      	lsls	r5, r5, #8
 80013f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80013f8:	4002      	ands	r2, r0
 80013fa:	3a01      	subs	r2, #1
 80013fc:	2a02      	cmp	r2, #2
 80013fe:	d843      	bhi.n	8001488 <UART_SetConfig+0xd4>
 8001400:	4829      	ldr	r0, [pc, #164]	; (80014a8 <UART_SetConfig+0xf4>)
 8001402:	5c80      	ldrb	r0, [r0, r2]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001404:	42a9      	cmp	r1, r5
 8001406:	d120      	bne.n	800144a <UART_SetConfig+0x96>
  {
    switch (clocksource)
 8001408:	2808      	cmp	r0, #8
 800140a:	d81b      	bhi.n	8001444 <UART_SetConfig+0x90>
 800140c:	f7fe ff08 	bl	8000220 <__gnu_thumb1_case_uqi>
 8001410:	1a051a3e 	.word	0x1a051a3e
 8001414:	1a1a1a3e 	.word	0x1a1a1a3e
 8001418:	15          	.byte	0x15
 8001419:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800141a:	6859      	ldr	r1, [r3, #4]
 800141c:	4b23      	ldr	r3, [pc, #140]	; (80014ac <UART_SetConfig+0xf8>)
 800141e:	0848      	lsrs	r0, r1, #1
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001420:	18c0      	adds	r0, r0, r3
 8001422:	f7fe ff07 	bl	8000234 <__udivsi3>
 8001426:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001428:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 800142a:	0019      	movs	r1, r3
 800142c:	220f      	movs	r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800142e:	071b      	lsls	r3, r3, #28
    brrtemp = usartdiv & 0xFFF0U;
 8001430:	4391      	bics	r1, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001432:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001434:	430b      	orrs	r3, r1
 8001436:	60e3      	str	r3, [r4, #12]
    }
  }

  return ret;

}
 8001438:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800143a:	6859      	ldr	r1, [r3, #4]
 800143c:	2380      	movs	r3, #128	; 0x80
 800143e:	0848      	lsrs	r0, r1, #1
 8001440:	025b      	lsls	r3, r3, #9
 8001442:	e7ed      	b.n	8001420 <UART_SetConfig+0x6c>
    switch (clocksource)
 8001444:	2001      	movs	r0, #1
 8001446:	2300      	movs	r3, #0
 8001448:	e7ef      	b.n	800142a <UART_SetConfig+0x76>
    switch (clocksource)
 800144a:	2808      	cmp	r0, #8
 800144c:	d81a      	bhi.n	8001484 <UART_SetConfig+0xd0>
 800144e:	f7fe fee7 	bl	8000220 <__gnu_thumb1_case_uqi>
 8001452:	190f      	.short	0x190f
 8001454:	190f1905 	.word	0x190f1905
 8001458:	1919      	.short	0x1919
 800145a:	14          	.byte	0x14
 800145b:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800145c:	6859      	ldr	r1, [r3, #4]
 800145e:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <UART_SetConfig+0xfc>)
 8001460:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001462:	18c0      	adds	r0, r0, r3
 8001464:	f7fe fee6 	bl	8000234 <__udivsi3>
 8001468:	b280      	uxth	r0, r0
 800146a:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800146c:	2000      	movs	r0, #0
        break;
 800146e:	e7e3      	b.n	8001438 <UART_SetConfig+0x84>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001470:	6859      	ldr	r1, [r3, #4]
 8001472:	23e1      	movs	r3, #225	; 0xe1
 8001474:	0848      	lsrs	r0, r1, #1
 8001476:	03db      	lsls	r3, r3, #15
 8001478:	e7f3      	b.n	8001462 <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800147a:	6859      	ldr	r1, [r3, #4]
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	0848      	lsrs	r0, r1, #1
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	e7ee      	b.n	8001462 <UART_SetConfig+0xae>
    switch (clocksource)
 8001484:	2001      	movs	r0, #1
  return ret;
 8001486:	e7d7      	b.n	8001438 <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001488:	42a9      	cmp	r1, r5
 800148a:	d1f1      	bne.n	8001470 <UART_SetConfig+0xbc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800148c:	6859      	ldr	r1, [r3, #4]
 800148e:	23e1      	movs	r3, #225	; 0xe1
 8001490:	0848      	lsrs	r0, r1, #1
 8001492:	041b      	lsls	r3, r3, #16
 8001494:	e7c4      	b.n	8001420 <UART_SetConfig+0x6c>
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	ffff69f3 	.word	0xffff69f3
 800149c:	ffffcfff 	.word	0xffffcfff
 80014a0:	fffff4ff 	.word	0xfffff4ff
 80014a4:	40021000 	.word	0x40021000
 80014a8:	0800176c 	.word	0x0800176c
 80014ac:	01e84800 	.word	0x01e84800
 80014b0:	00f42400 	.word	0x00f42400

080014b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80014b4:	b570      	push	{r4, r5, r6, lr}
 80014b6:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 80014b8:	d101      	bne.n	80014be <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 80014ba:	2001      	movs	r0, #1
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 80014bc:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80014be:	0005      	movs	r5, r0
 80014c0:	3569      	adds	r5, #105	; 0x69
 80014c2:	782b      	ldrb	r3, [r5, #0]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d102      	bne.n	80014d0 <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 80014ca:	0003      	movs	r3, r0
 80014cc:	3368      	adds	r3, #104	; 0x68
 80014ce:	701a      	strb	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014d0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80014d2:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80014d4:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80014d6:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80014d8:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80014da:	6813      	ldr	r3, [r2, #0]
 80014dc:	43b3      	bics	r3, r6
 80014de:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80014e0:	f7ff ff68 	bl	80013b4 <UART_SetConfig>
 80014e4:	42b0      	cmp	r0, r6
 80014e6:	d0e8      	beq.n	80014ba <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80014e8:	6823      	ldr	r3, [r4, #0]
 80014ea:	490a      	ldr	r1, [pc, #40]	; (8001514 <HAL_UART_Init+0x60>)
 80014ec:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014ee:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80014f0:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80014f2:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80014f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	438a      	bics	r2, r1
 80014fa:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4316      	orrs	r6, r2
  huart->RxState = HAL_UART_STATE_READY;
 8001500:	0022      	movs	r2, r4
  __HAL_UART_ENABLE(huart);
 8001502:	601e      	str	r6, [r3, #0]
  huart->gState  = HAL_UART_STATE_READY;
 8001504:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001506:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8001508:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 800150a:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800150c:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800150e:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8001510:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8001512:	e7d3      	b.n	80014bc <HAL_UART_Init+0x8>
 8001514:	fffff7ff 	.word	0xfffff7ff

08001518 <HAL_UART_Receive>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800151a:	b085      	sub	sp, #20
 800151c:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800151e:	0003      	movs	r3, r0
 8001520:	336a      	adds	r3, #106	; 0x6a
{
 8001522:	0017      	movs	r7, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001524:	781a      	ldrb	r2, [r3, #0]
{
 8001526:	0004      	movs	r4, r0
 8001528:	000d      	movs	r5, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800152a:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 800152c:	2a20      	cmp	r2, #32
 800152e:	d139      	bne.n	80015a4 <HAL_UART_Receive+0x8c>
      return  HAL_ERROR;
 8001530:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001532:	2900      	cmp	r1, #0
 8001534:	d036      	beq.n	80015a4 <HAL_UART_Receive+0x8c>
 8001536:	2f00      	cmp	r7, #0
 8001538:	d034      	beq.n	80015a4 <HAL_UART_Receive+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	68a1      	ldr	r1, [r4, #8]
 800153e:	0152      	lsls	r2, r2, #5
 8001540:	4291      	cmp	r1, r2
 8001542:	d104      	bne.n	800154e <HAL_UART_Receive+0x36>
 8001544:	6922      	ldr	r2, [r4, #16]
 8001546:	2a00      	cmp	r2, #0
 8001548:	d101      	bne.n	800154e <HAL_UART_Receive+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800154a:	4205      	tst	r5, r0
 800154c:	d12a      	bne.n	80015a4 <HAL_UART_Receive+0x8c>
    __HAL_LOCK(huart);
 800154e:	0022      	movs	r2, r4
 8001550:	3268      	adds	r2, #104	; 0x68
 8001552:	7811      	ldrb	r1, [r2, #0]
    return HAL_BUSY;
 8001554:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8001556:	2901      	cmp	r1, #1
 8001558:	d024      	beq.n	80015a4 <HAL_UART_Receive+0x8c>
 800155a:	2101      	movs	r1, #1
 800155c:	7011      	strb	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800155e:	2200      	movs	r2, #0
 8001560:	66e2      	str	r2, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001562:	3222      	adds	r2, #34	; 0x22
 8001564:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001566:	f7ff fbc7 	bl	8000cf8 <HAL_GetTick>
    huart->RxXferSize = Size;
 800156a:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize = Size;
 8001570:	3358      	adds	r3, #88	; 0x58
 8001572:	801f      	strh	r7, [r3, #0]
    huart->RxXferCount = Size;
 8001574:	805f      	strh	r7, [r3, #2]
    tickstart = HAL_GetTick();
 8001576:	0006      	movs	r6, r0
    UART_MASK_COMPUTATION(huart);
 8001578:	0149      	lsls	r1, r1, #5
 800157a:	3304      	adds	r3, #4
 800157c:	428a      	cmp	r2, r1
 800157e:	d115      	bne.n	80015ac <HAL_UART_Receive+0x94>
 8001580:	6922      	ldr	r2, [r4, #16]
 8001582:	2a00      	cmp	r2, #0
 8001584:	d110      	bne.n	80015a8 <HAL_UART_Receive+0x90>
 8001586:	4a1e      	ldr	r2, [pc, #120]	; (8001600 <HAL_UART_Receive+0xe8>)
 8001588:	801a      	strh	r2, [r3, #0]
    uhMask = huart->Mask;
 800158a:	881f      	ldrh	r7, [r3, #0]
    while(huart->RxXferCount > 0U)
 800158c:	0022      	movs	r2, r4
 800158e:	325a      	adds	r2, #90	; 0x5a
 8001590:	8813      	ldrh	r3, [r2, #0]
 8001592:	b298      	uxth	r0, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d110      	bne.n	80015ba <HAL_UART_Receive+0xa2>
    huart->RxState = HAL_UART_STATE_READY;
 8001598:	0023      	movs	r3, r4
 800159a:	2220      	movs	r2, #32
 800159c:	336a      	adds	r3, #106	; 0x6a
    __HAL_UNLOCK(huart);
 800159e:	3468      	adds	r4, #104	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 80015a0:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80015a2:	7020      	strb	r0, [r4, #0]
  }
}
 80015a4:	b005      	add	sp, #20
 80015a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 80015a8:	22ff      	movs	r2, #255	; 0xff
 80015aa:	e7ed      	b.n	8001588 <HAL_UART_Receive+0x70>
 80015ac:	2a00      	cmp	r2, #0
 80015ae:	d1ec      	bne.n	800158a <HAL_UART_Receive+0x72>
 80015b0:	6922      	ldr	r2, [r4, #16]
 80015b2:	2a00      	cmp	r2, #0
 80015b4:	d0f8      	beq.n	80015a8 <HAL_UART_Receive+0x90>
 80015b6:	227f      	movs	r2, #127	; 0x7f
 80015b8:	e7e6      	b.n	8001588 <HAL_UART_Receive+0x70>
      huart->RxXferCount--;
 80015ba:	8813      	ldrh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80015bc:	2120      	movs	r1, #32
      huart->RxXferCount--;
 80015be:	3b01      	subs	r3, #1
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	8013      	strh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80015c4:	9b03      	ldr	r3, [sp, #12]
 80015c6:	2200      	movs	r2, #0
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	0020      	movs	r0, r4
 80015cc:	0033      	movs	r3, r6
 80015ce:	f7ff febf 	bl	8001350 <UART_WaitOnFlagUntilTimeout>
 80015d2:	2800      	cmp	r0, #0
 80015d4:	d112      	bne.n	80015fc <HAL_UART_Receive+0xe4>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015d6:	2180      	movs	r1, #128	; 0x80
 80015d8:	68a2      	ldr	r2, [r4, #8]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80015da:	6823      	ldr	r3, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015dc:	0149      	lsls	r1, r1, #5
 80015de:	428a      	cmp	r2, r1
 80015e0:	d107      	bne.n	80015f2 <HAL_UART_Receive+0xda>
 80015e2:	6922      	ldr	r2, [r4, #16]
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	d104      	bne.n	80015f2 <HAL_UART_Receive+0xda>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80015e8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80015ea:	403b      	ands	r3, r7
 80015ec:	802b      	strh	r3, [r5, #0]
        pData +=2U;
 80015ee:	3502      	adds	r5, #2
 80015f0:	e7cc      	b.n	800158c <HAL_UART_Receive+0x74>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80015f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80015f4:	403b      	ands	r3, r7
 80015f6:	702b      	strb	r3, [r5, #0]
 80015f8:	3501      	adds	r5, #1
 80015fa:	e7c7      	b.n	800158c <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 80015fc:	2003      	movs	r0, #3
 80015fe:	e7d1      	b.n	80015a4 <HAL_UART_Receive+0x8c>
 8001600:	000001ff 	.word	0x000001ff

08001604 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001606:	b085      	sub	sp, #20
 8001608:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800160a:	0003      	movs	r3, r0
 800160c:	3369      	adds	r3, #105	; 0x69
 800160e:	9302      	str	r3, [sp, #8]
 8001610:	781b      	ldrb	r3, [r3, #0]
{
 8001612:	0004      	movs	r4, r0
 8001614:	000d      	movs	r5, r1
 8001616:	0016      	movs	r6, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001618:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 800161a:	2b20      	cmp	r3, #32
 800161c:	d148      	bne.n	80016b0 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 800161e:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001620:	2900      	cmp	r1, #0
 8001622:	d045      	beq.n	80016b0 <HAL_UART_Transmit+0xac>
 8001624:	2a00      	cmp	r2, #0
 8001626:	d043      	beq.n	80016b0 <HAL_UART_Transmit+0xac>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001628:	2380      	movs	r3, #128	; 0x80
 800162a:	68a2      	ldr	r2, [r4, #8]
 800162c:	015b      	lsls	r3, r3, #5
 800162e:	429a      	cmp	r2, r3
 8001630:	d104      	bne.n	800163c <HAL_UART_Transmit+0x38>
 8001632:	6923      	ldr	r3, [r4, #16]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_UART_Transmit+0x38>
      if((((uint32_t)pData)&1U) != 0U)
 8001638:	4201      	tst	r1, r0
 800163a:	d139      	bne.n	80016b0 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 800163c:	0023      	movs	r3, r4
 800163e:	3368      	adds	r3, #104	; 0x68
 8001640:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8001642:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8001644:	2a01      	cmp	r2, #1
 8001646:	d033      	beq.n	80016b0 <HAL_UART_Transmit+0xac>
 8001648:	2201      	movs	r2, #1
 800164a:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800164c:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800164e:	9a02      	ldr	r2, [sp, #8]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001650:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001652:	3321      	adds	r3, #33	; 0x21
 8001654:	7013      	strb	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001656:	f7ff fb4f 	bl	8000cf8 <HAL_GetTick>
    huart->TxXferSize = Size;
 800165a:	0023      	movs	r3, r4
 800165c:	3350      	adds	r3, #80	; 0x50
 800165e:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001660:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001662:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001664:	0007      	movs	r7, r0
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001666:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8001668:	0021      	movs	r1, r4
 800166a:	3152      	adds	r1, #82	; 0x52
 800166c:	880b      	ldrh	r3, [r1, #0]
 800166e:	b29a      	uxth	r2, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d10e      	bne.n	8001692 <HAL_UART_Transmit+0x8e>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001674:	9b03      	ldr	r3, [sp, #12]
 8001676:	2140      	movs	r1, #64	; 0x40
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	0020      	movs	r0, r4
 800167c:	003b      	movs	r3, r7
 800167e:	f7ff fe67 	bl	8001350 <UART_WaitOnFlagUntilTimeout>
 8001682:	2800      	cmp	r0, #0
 8001684:	d113      	bne.n	80016ae <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_READY;
 8001686:	2320      	movs	r3, #32
 8001688:	9a02      	ldr	r2, [sp, #8]
    __HAL_UNLOCK(huart);
 800168a:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800168c:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(huart);
 800168e:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001690:	e00e      	b.n	80016b0 <HAL_UART_Transmit+0xac>
      huart->TxXferCount--;
 8001692:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001694:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8001696:	3b01      	subs	r3, #1
 8001698:	b29b      	uxth	r3, r3
 800169a:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800169c:	9b03      	ldr	r3, [sp, #12]
 800169e:	2180      	movs	r1, #128	; 0x80
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	0020      	movs	r0, r4
 80016a4:	003b      	movs	r3, r7
 80016a6:	f7ff fe53 	bl	8001350 <UART_WaitOnFlagUntilTimeout>
 80016aa:	2800      	cmp	r0, #0
 80016ac:	d002      	beq.n	80016b4 <HAL_UART_Transmit+0xb0>
        return HAL_TIMEOUT;
 80016ae:	2003      	movs	r0, #3
  }
}
 80016b0:	b005      	add	sp, #20
 80016b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016b4:	68a3      	ldr	r3, [r4, #8]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80016b6:	6822      	ldr	r2, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016b8:	42b3      	cmp	r3, r6
 80016ba:	d108      	bne.n	80016ce <HAL_UART_Transmit+0xca>
 80016bc:	6923      	ldr	r3, [r4, #16]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d105      	bne.n	80016ce <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80016c2:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 80016c4:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80016c6:	05db      	lsls	r3, r3, #23
 80016c8:	0ddb      	lsrs	r3, r3, #23
 80016ca:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 80016cc:	e7cc      	b.n	8001668 <HAL_UART_Transmit+0x64>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80016ce:	782b      	ldrb	r3, [r5, #0]
 80016d0:	3501      	adds	r5, #1
 80016d2:	8513      	strh	r3, [r2, #40]	; 0x28
 80016d4:	e7c8      	b.n	8001668 <HAL_UART_Transmit+0x64>
 80016d6:	0000      	movs	r0, r0

080016d8 <Reset_Handler>:
 80016d8:	2100      	movs	r1, #0
 80016da:	e003      	b.n	80016e4 <LoopCopyDataInit>

080016dc <CopyDataInit>:
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <LoopForever+0x2>)
 80016de:	585b      	ldr	r3, [r3, r1]
 80016e0:	5043      	str	r3, [r0, r1]
 80016e2:	3104      	adds	r1, #4

080016e4 <LoopCopyDataInit>:
 80016e4:	480a      	ldr	r0, [pc, #40]	; (8001710 <LoopForever+0x6>)
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <LoopForever+0xa>)
 80016e8:	1842      	adds	r2, r0, r1
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d3f6      	bcc.n	80016dc <CopyDataInit>
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <LoopForever+0xe>)
 80016f0:	e002      	b.n	80016f8 <LoopFillZerobss>

080016f2 <FillZerobss>:
 80016f2:	2300      	movs	r3, #0
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	3204      	adds	r2, #4

080016f8 <LoopFillZerobss>:
 80016f8:	4b08      	ldr	r3, [pc, #32]	; (800171c <LoopForever+0x12>)
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d3f9      	bcc.n	80016f2 <FillZerobss>
 80016fe:	e000      	b.n	8001702 <LoopFillZerobss+0xa>
 8001700:	bf00      	nop
 8001702:	f7fe fe23 	bl	800034c <__libc_init_array>
 8001706:	f7ff f8e5 	bl	80008d4 <main>

0800170a <LoopForever>:
 800170a:	e7fe      	b.n	800170a <LoopForever>
 800170c:	080017b8 	.word	0x080017b8
 8001710:	20000000 	.word	0x20000000
 8001714:	20000004 	.word	0x20000004
 8001718:	20000004 	.word	0x20000004
 800171c:	20000198 	.word	0x20000198

08001720 <BusFault_Handler>:
 8001720:	e7fe      	b.n	8001720 <BusFault_Handler>
 8001722:	0000      	movs	r0, r0

08001724 <_init>:
 8001724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800172a:	bc08      	pop	{r3}
 800172c:	469e      	mov	lr, r3
 800172e:	4770      	bx	lr

08001730 <_fini>:
 8001730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001736:	bc08      	pop	{r3}
 8001738:	469e      	mov	lr, r3
 800173a:	4770      	bx	lr
