{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.260889",
   "Default View_TopLeft":"-153,-215",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port sfp_port_0 -pg 1 -lvl 13 -x 4280 -y 1120 -defaultsOSRD
preplace port sfp_port_1 -pg 1 -lvl 13 -x 4280 -y 390 -defaultsOSRD
preplace port sfp_port_2 -pg 1 -lvl 13 -x 4280 -y 80 -defaultsOSRD
preplace port sfp_port_3 -pg 1 -lvl 13 -x 4280 -y 1470 -defaultsOSRD
preplace port ponylink_port_0 -pg 1 -lvl 13 -x 4280 -y 1220 -defaultsOSRD
preplace port ponylink_port_1 -pg 1 -lvl 13 -x 4280 -y 490 -defaultsOSRD
preplace port ponylink_port_2 -pg 1 -lvl 13 -x 4280 -y 180 -defaultsOSRD
preplace port ponylink_port_3 -pg 1 -lvl 13 -x 4280 -y 1570 -defaultsOSRD
preplace port ponylink_ctrl -pg 1 -lvl 13 -x 4280 -y 2220 -defaultsOSRD
preplace port gtrefclk_p -pg 1 -lvl 0 -x 0 -y 1290 -defaultsOSRD
preplace port gtrefclk_n -pg 1 -lvl 0 -x 0 -y 1310 -defaultsOSRD
preplace port clk_50M -pg 1 -lvl 0 -x 0 -y 1650 -defaultsOSRD
preplace port rst -pg 1 -lvl 0 -x 0 -y 1670 -defaultsOSRD
preplace portBus sfp_rx_los -pg 1 -lvl 0 -x 0 -y 1530 -defaultsOSRD
preplace portBus sfp_led -pg 1 -lvl 13 -x 4280 -y 960 -defaultsOSRD
preplace portBus leds -pg 1 -lvl 13 -x 4280 -y 770 -defaultsOSRD
preplace portBus ctrl_status -pg 1 -lvl 13 -x 4280 -y 2310 -defaultsOSRD
preplace inst sfp_led_concat -pg 1 -lvl 12 -x 4020 -y 960 -defaultsOSRD
preplace inst axi_ethernet_support -pg 1 -lvl 4 -x 960 -y 1310 -defaultsOSRD
preplace inst mmcm_ponylink -pg 1 -lvl 3 -x 640 -y 1820 -defaultsOSRD
preplace inst board_led_concat -pg 1 -lvl 12 -x 4020 -y 770 -defaultsOSRD
preplace inst axi_ethernet_clocking -pg 1 -lvl 2 -x 340 -y 1670 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 100 -y 1740 -defaultsOSRD -resize 83 88
preplace inst ponylink_ctrl -pg 1 -lvl 4 -x 960 -y 2290 -defaultsOSRD
preplace inst control_signal_mapper -pg 1 -lvl 6 -x 1530 -y 2060 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 3 -x 640 -y 2320 -defaultsOSRD
preplace inst reset_sync_eth -pg 1 -lvl 5 -x 1290 -y 1560 -defaultsOSRD
preplace inst gen_ready_concat -pg 1 -lvl 8 -x 2370 -y 940 -defaultsOSRD
preplace inst check_ready_concat -pg 1 -lvl 8 -x 2370 -y 570 -defaultsOSRD
preplace inst result_concat -pg 1 -lvl 8 -x 2370 -y 750 -defaultsOSRD
preplace inst eth_reset_n -pg 1 -lvl 6 -x 1530 -y 1560 -defaultsOSRD -resize 83 88
preplace inst axi_ethernet_clock_w_0 -pg 1 -lvl 11 -x 3540 -y 1320 -defaultsOSRD
preplace inst control_start_splitter -pg 1 -lvl 10 -x 3140 -y 570 -defaultsOSRD
preplace inst control_stop_splitter -pg 1 -lvl 10 -x 3140 -y 750 -defaultsOSRD
preplace inst port_config_splitter -pg 1 -lvl 10 -x 3140 -y 980 -defaultsOSRD
preplace inst spf_rx_los_splitter -pg 1 -lvl 10 -x 3140 -y 1600 -defaultsOSRD
preplace inst axis_user_unpacker -pg 1 -lvl 5 -x 1290 -y 2040 -defaultsOSRD
preplace inst ctrl_status_concat -pg 1 -lvl 12 -x 4020 -y 2310 -defaultsOSRD
preplace inst control_clock_converter -pg 1 -lvl 7 -x 1930 -y 1770 -defaultsOSRD
preplace inst control_protocol_converter -pg 1 -lvl 8 -x 2370 -y 1590 -defaultsOSRD
preplace inst axis_user_packer -pg 1 -lvl 7 -x 1930 -y 2070 -defaultsOSRD
preplace inst system_ila_controller -pg 1 -lvl 7 -x 1930 -y 1950 -defaultsOSRD
preplace inst test_controller -pg 1 -lvl 9 -x 2800 -y 960 -defaultsOSRD
preplace inst test_logic_port_1 -pg 1 -lvl 12 -x 4020 -y 480 -defaultsOSRD
preplace inst test_logic_port_3 -pg 1 -lvl 12 -x 4020 -y 1560 -defaultsOSRD
preplace inst test_logic_port_2 -pg 1 -lvl 12 -x 4020 -y 170 -defaultsOSRD
preplace inst test_logic_port_0 -pg 1 -lvl 12 -x 4020 -y 1210 -defaultsOSRD
preplace netloc Net 1 12 1 NJ 1220
preplace netloc sfp_rx_los_1 1 0 10 20J 1520 NJ 1520 540J 1630 NJ 1630 1150J 1660 NJ 1660 1670J 1650 2150J 1670 2570J 1600 NJ
preplace netloc four_way_splitter_0_dout_1 1 10 2 NJ 1570 3780
preplace netloc xlconcat_0_dout 1 12 1 NJ 960
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0outclk 1 4 7 N 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0outrefclk 1 4 7 N 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll1outclk 1 4 7 N 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll1outrefclk 1 4 7 N 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0lock_out 1 4 7 N 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0refclklost_out 1 4 7 N 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ
preplace netloc axi_ethernet_0_suppo_0_userclk 1 4 7 1130 1230 NJ 1230 1720 1280 2110 1280 2590 1280 NJ 1280 NJ
preplace netloc axi_ethernet_0_suppo_0_userclk2 1 4 7 1140 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 3380J
preplace netloc axi_ethernet_0_suppo_0_rxuserclk 1 4 7 1150 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ
preplace netloc axi_ethernet_0_suppo_0_rxuserclk2 1 4 7 1170 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ
preplace netloc axi_ethernet_0_suppo_0_gtref_clk 1 4 7 N 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 3290J
preplace netloc axi_ethernet_0_suppo_0_gtref_clk_bufg 1 4 7 1130 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 3280J
preplace netloc axi_ethernet_0_suppo_0_locked 1 4 7 1140 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc axi_ethernet_0_suppo_0_pma_reset 1 4 7 1140 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 3310J
preplace netloc Net4 1 2 9 520J 1280 740 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 3290
preplace netloc gtrefclk_p_1 1 0 4 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc gtrefclk_n_1 1 0 4 NJ 1310 NJ 1310 NJ 1310 NJ
preplace netloc Net5 1 2 9 NJ 1610 750 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 3290
preplace netloc test_logic_single_po_0_gt0_pll0reset_out 1 3 10 770 1690 NJ 1690 NJ 1690 1740J 1670 2120J 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 4260
preplace netloc test_logic_single_po_0_txoutclk 1 3 10 760 1680 NJ 1680 NJ 1680 1680J 1630 2130J 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 4250
preplace netloc clk_ponylink_clk_40M 1 3 9 740 1950 NJ 1950 1420 1950 1710 1620 2160J 1690 NJ 1690 NJ 1690 NJ 1690 3750
preplace netloc clk_50M_1 1 0 2 NJ 1650 NJ
preplace netloc axi_ethernet_0_clock_0_sys_out_rst 1 2 9 530J 1620 NJ 1620 1160 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc axi_ethernet_0_clock_0_axi_lite_clk_bufg 1 2 9 510J 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 3280
preplace netloc rst_1 1 0 3 NJ 1670 180 1530 500J
preplace netloc board_led_concat_dout 1 12 1 NJ 770
preplace netloc xlconstant_1_dout 1 1 1 180J 1690n
preplace netloc Net6 1 4 9 1150J 2250 1420J 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ
preplace netloc ponylink_to_zynq_resetn_out 1 4 3 NJ 2240 1410 1970 1740
preplace netloc xlconstant_2_dout 1 3 1 N 2320
preplace netloc axi_ethernet_0_reset_0_reset_out 1 5 4 1420 1030 NJ 1030 NJ 1030 2560
preplace netloc test_controller_start 1 9 1 2990 570n
preplace netloc test_controller_stop 1 9 1 3000 750n
preplace netloc gen_ready_concat_dout 1 8 1 2570 940n
preplace netloc check_ready_concat_dout 1 8 1 2580 570n
preplace netloc result_concat_dout 1 8 1 2550 750n
preplace netloc test_controller_port_config 1 9 1 N 980
preplace netloc Net1 1 12 1 NJ 1570
preplace netloc Net2 1 12 1 NJ 180
preplace netloc Net3 1 12 1 NJ 490
preplace netloc control_start_splitter_dout_4 1 10 2 3380 650 3770J
preplace netloc control_start_splitter_dout_3 1 10 2 3280 210 NJ
preplace netloc control_start_splitter_dout_2 1 10 2 3310 520 NJ
preplace netloc control_start_splitter_dout_1 1 10 2 N 540 3700J
preplace netloc control_stop_splitter_dout_4 1 10 2 3380 840 3740J
preplace netloc control_stop_splitter_dout_3 1 10 2 3300 230 NJ
preplace netloc control_stop_splitter_dout_2 1 10 2 3340 550 3710J
preplace netloc control_stop_splitter_dout_1 1 10 2 NJ 720 3790
preplace netloc spf_rx_los_splitter_dout_2 1 10 2 3350 500 NJ
preplace netloc spf_rx_los_splitter_dout_3 1 10 2 3330 190 NJ
preplace netloc spf_rx_los_splitter_dout_4 1 10 2 3380 1580 NJ
preplace netloc test_logic_port_0_result 1 7 6 2200 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 4240
preplace netloc test_logic_port_1_result 1 7 6 2210 850 NJ 850 NJ 850 3360J 860 NJ 860 4220
preplace netloc test_logic_port_2_result 1 7 6 2190 20 NJ 20 NJ 20 NJ 20 NJ 20 4180
preplace netloc test_logic_port_3_result 1 7 6 2190 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 4190
preplace netloc test_logic_port_0_gen_ready 1 7 6 2220 840 NJ 840 NJ 840 3370J 850 3800J 870 4240
preplace netloc test_logic_port_1_gen_ready 1 7 6 2180 330 NJ 330 NJ 330 NJ 330 NJ 330 4180
preplace netloc test_logic_port_2_gen_ready 1 7 6 2220 1070 NJ 1070 NJ 1070 NJ 1070 3760J 1060 4260
preplace netloc test_logic_port_3_gen_ready 1 7 6 2210 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 4200
preplace netloc port_config_splitter_dout_1 1 10 2 NJ 950 3780
preplace netloc port_config_splitter_dout_2 1 10 2 3320 480 NJ
preplace netloc port_config_splitter_dout_3 1 10 2 3290 170 NJ
preplace netloc port_config_splitter_dout_4 1 10 2 3340 1060 3730J
preplace netloc test_logic_port_0_check_ready 1 7 6 2220 660 NJ 660 NJ 660 NJ 660 NJ 660 4250
preplace netloc test_logic_port_1_check_ready 1 7 6 2210 320 NJ 320 NJ 320 NJ 320 NJ 320 4220
preplace netloc test_logic_port_2_check_ready 1 7 6 2200 10 NJ 10 NJ 10 NJ 10 NJ 10 4220
preplace netloc test_logic_port_3_check_ready 1 7 6 2170 1740 NJ 1740 NJ 1740 NJ 1740 NJ 1740 4210
preplace netloc test_logic_port_0_board_led 1 11 2 3860 680 4180
preplace netloc test_logic_port_1_board_led 1 11 2 3850 670 4230
preplace netloc test_logic_port_2_board_led 1 11 2 3840 650 4250
preplace netloc test_logic_port_3_board_led 1 11 2 3840 1360 4180
preplace netloc test_logic_port_0_rxoutclk 1 3 10 790 1670 NJ 1670 NJ 1670 1700J 1660 2140J 1680 NJ 1680 2990J 1720 NJ 1720 NJ 1720 4220
preplace netloc test_logic_port_3_sfp_led 1 11 2 3850 1710 4180
preplace netloc test_logic_port_2_sfp_led 1 11 2 3820 630 4240
preplace netloc test_logic_port_1_sfp_led 1 11 2 3830 640 4180
preplace netloc test_logic_port_0_sfp_led 1 11 2 3860 1050 4230
preplace netloc mmcm_ponylink_clk_132M 1 3 9 750 1650 NJ 1650 NJ 1650 1660J 1510 NJ 1510 NJ 1510 NJ 1510 3290J 1560 3720
preplace netloc axi_ethernet_clocking_axis_clk_bufg 1 2 1 490 1730n
preplace netloc ponylink_ctrl_linkready 1 4 8 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 N
preplace netloc ponylink_ctrl_linkerror 1 4 8 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 3820
preplace netloc ponylink_ctrl_mode_recv 1 4 8 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 3740
preplace netloc ponylink_ctrl_mode_send 1 4 8 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ 2320 3700
preplace netloc ctrl_status_concat_dout 1 12 1 NJ 2310
preplace netloc eth_reset_n_Res 1 6 2 1690 1610 NJ
preplace netloc control_signal_mapper_M_AXI 1 6 1 1730 1730n
preplace netloc axi_protocol_convert_0_M_AXI 1 8 1 2540 910n
preplace netloc axi_clock_converter_0_M_AXI 1 7 1 2100 1570n
preplace netloc axis_id_packer_0_m_axis 1 3 5 780 1640 NJ 1640 NJ 1640 NJ 1640 2110
preplace netloc test_logic_port_1_sfp 1 12 1 NJ 390
preplace netloc ponylink_ctrl_axis_out 1 4 1 1150 2040n
preplace netloc axis_id_unpacker_0_m_axis 1 5 1 NJ 2040
preplace netloc control_signal_mapper_M_AXIS 1 6 1 NJ 2070
preplace netloc test_logic_port_2_sfp 1 12 1 NJ 80
preplace netloc test_logic_port_3_sfp 1 12 1 NJ 1470
preplace netloc test_logic_single_po_0_sfp 1 12 1 NJ 1120
preplace netloc axi_ethernet_clock_w_0_clocks_out 1 11 1 3810 110n
levelinfo -pg 1 0 100 340 640 960 1290 1530 1930 2370 2800 3140 3540 4020 4280
pagesize -pg 1 -db -bbox -sgen -160 0 4450 2420
"
}
{
   "da_clkrst_cnt":"6"
}
