Coverage Report Summary Data by instance

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[15]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[14]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[13]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[12]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[11]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[10]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[9]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[8]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[7]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10         8         2     80.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[6]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         4         2     66.66
    Toggle Bins                     10         4         6     40.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[5]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[4]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[3]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         7         3     70.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[2]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         5         5     50.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[1]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         0         6      0.00
    Toggle Bins                     10         3         7     30.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD/genblk2[0]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0    100.00
    FEC Expression Terms             6         0         6      0.00
    Toggle Bins                     10         0        10      0.00
    Assertions                       1         1         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD
=== Design Unit: work.adder_nbit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           66        66         0    100.00
    Toggle Bins                    134       105        29     78.35
    Assertions                      32        32         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT
=== Design Unit: work.adder_16bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           32        32         0    100.00
    Toggle Bins                    100        79        21     79.00
    Assertions                      16        16         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit
=== Design Unit: work.tb_adder_16bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        46         6     88.46
    Branches                         6         2         4     33.33
    FEC Condition Terms              3         0         3      0.00
    Toggle Bins                    234       170        64     72.64


TOTAL ASSERTION COVERAGE: 100.00%  ASSERTIONS: 64

Total Coverage By Instance (filtered view): 63.89%

