Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Sun Mar 14 21:10:23 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file MNIST_Solver_control_sets_placed.rpt
| Design       : MNIST_Solver
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            4 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             182 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                      |                                      |                1 |              1 |
|  clock_IBUF_BUFG | channel1/row                         | channel1/col[4]_i_1_n_0              |                3 |              5 |
|  clock_IBUF_BUFG | channel1/read_enable                 | channel1/cell_col_offset[4]_i_1_n_0  |                2 |              5 |
|  clock_IBUF_BUFG | channel1/cell_row_offset             | channel1/cell_col_offset[4]_i_1_n_0  |                2 |              5 |
|  clock_IBUF_BUFG | channel1/E[0]                        | channel1/col[4]_i_1_n_0              |                2 |              5 |
|  clock_IBUF_BUFG | channel1/kernel_in                   | channel1/kernel_in[2][2][17]_i_1_n_0 |                6 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[0][0][17]_i_2_n_0 | channel1/kernel_in[0][0][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[0][1][17]_i_2_n_0 | channel1/kernel_in[0][1][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[0][2][17]_i_2_n_0 | channel1/kernel_in[0][2][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[1][0][17]_i_2_n_0 | channel1/kernel_in[1][0][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[1][1][17]_i_2_n_0 | channel1/kernel_in[1][1][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[1][2][17]_i_2_n_0 | channel1/kernel_in[1][2][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[2][0][17]_i_2_n_0 | channel1/kernel_in[2][0][17]_i_1_n_0 |                4 |             18 |
|  clock_IBUF_BUFG | channel1/kernel_in[2][1][17]_i_2_n_0 | channel1/kernel_in[2][1][17]_i_1_n_0 |                5 |             18 |
|  clock_IBUF_BUFG |                                      | channel1/kernel/SR[0]                |               11 |             27 |
+------------------+--------------------------------------+--------------------------------------+------------------+----------------+


