[INF:CM0023] Creating log file ../../build/tests/ForElab/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "top.v".

[INF:PA0201] Parsing source file "top.v".

[WRN:PA0205] top.v:1: No timescale set for "tlul_pkg".

[WRN:PA0205] top.v:16: No timescale set for "prim_arbiter_tree".

[WRN:PA0205] top.v:49: No timescale set for "tlul_socket_m1".

[INF:CP0300] Compilation...

[INF:CP0301] top.v:1: Compile package "tlul_pkg".

[INF:CP0303] top.v:16: Compile module "work@prim_arbiter_tree".

[INF:CP0303] top.v:49: Compile module "work@tlul_socket_m1".

[INF:EL0526] Design Elaboration...

[INF:CP0335] top.v:55: Compile generate block "work@tlul_socket_m1.gen_tree_arb".

[INF:CP0335] top.v:32: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".

[INF:CP0335] top.v:37: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".

[INF:CP0335] top.v:37: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".

[INF:CP0335] top.v:37: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".

Instance tree:
[TOP] work@tlul_socket_m1 work@tlul_socket_m1
[SCO] work@tlul_socket_m1.gen_tree_arb work@tlul_socket_m1.gen_tree_arb
[MOD] work@prim_arbiter_tree work@tlul_socket_m1.gen_tree_arb.u_reqarb
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate

[NTE:EL0503] top.v:49: Top level module "work@tlul_socket_m1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 3.

[NTE:EL0523] top.v:49: Instance "work@tlul_socket_m1".

[NTE:EL0522] top.v:55: Scope "work@tlul_socket_m1.gen_tree_arb".

[NTE:EL0523] top.v:55: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb".

[NTE:EL0522] top.v:32: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".

[NTE:EL0522] top.v:37: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".

[NTE:EL0522] top.v:37: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".

[NTE:EL0522] top.v:37: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".

[NTE:EL0523] top.v:41: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate".

[NTE:EL0523] top.v:41: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate".

[NTE:EL0523] top.v:41: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/tests/ForElab/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/ForElab/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/ForElab/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tlul_socket_m1)
|vpiName:work@tlul_socket_m1
|uhdmallPackages:
\_package: tlul_pkg (tlul_pkg::) top.v:1:1: , endln:13:11, parent:work@tlul_socket_m1
  |vpiDefName:tlul_pkg
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiParameter:
  \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36, parent:tlul_pkg::
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
    |STRING:BINTREE
  |vpiParamAssign:
  \_param_assign: , line:9:13, endln:9:36, parent:tlul_pkg::
    |vpiRhs:
    \_constant: , line:9:27, endln:9:36
      |vpiConstType:6
      |vpiDecompile:BINTREE
      |vpiSize:7
      |STRING:BINTREE
    |vpiLhs:
    \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36, parent:tlul_pkg::
|uhdmallModules:
\_module: work@prim_arbiter_tree (work@prim_arbiter_tree) top.v:16:1: , endln:47:10, parent:work@tlul_socket_m1
  |vpiDefName:work@prim_arbiter_tree
  |vpiFullName:work@prim_arbiter_tree
  |vpiPort:
  \_port: (clk_i), line:21:9, parent:work@prim_arbiter_tree
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.clk_i), line:21:9, parent:work@prim_arbiter_tree
        |vpiName:clk_i
        |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiPort:
  \_port: (rst_ni), line:22:9, parent:work@prim_arbiter_tree
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22:9, parent:work@prim_arbiter_tree
        |vpiName:rst_ni
        |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.clk_i), line:21:9, parent:work@prim_arbiter_tree
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22:9, parent:work@prim_arbiter_tree
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32, parent:work@prim_arbiter_tree
    |vpiName:N
    |vpiFullName:work@prim_arbiter_tree.N
    |UINT:4
    |vpiTypespec:
    \_int_typespec: (N), line:17:13, endln:17:16, parent:work@prim_arbiter_tree.N
      |vpiName:N
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33, parent:work@prim_arbiter_tree
    |vpiName:DW
    |vpiFullName:work@prim_arbiter_tree.DW
    |UINT:32
    |vpiTypespec:
    \_int_typespec: (DW), line:18:13, endln:18:16, parent:work@prim_arbiter_tree.DW
      |vpiName:DW
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33, parent:work@prim_arbiter_tree
    |vpiName:Lock
    |vpiFullName:work@prim_arbiter_tree.Lock
    |BIN:1
    |vpiTypespec:
    \_bit_typespec: (Lock), line:19:13, endln:19:16, parent:work@prim_arbiter_tree.Lock
      |vpiName:Lock
  |vpiParamAssign:
  \_param_assign: , line:17:26, endln:17:32, parent:work@prim_arbiter_tree
    |vpiRhs:
    \_constant: , line:17:31, endln:17:32
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_int_typespec: (N), line:17:13, endln:17:16, parent:work@prim_arbiter_tree.N
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32, parent:work@prim_arbiter_tree
  |vpiParamAssign:
  \_param_assign: , line:18:26, endln:18:33, parent:work@prim_arbiter_tree
    |vpiRhs:
    \_constant: , line:18:31, endln:18:33
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (DW), line:18:13, endln:18:16, parent:work@prim_arbiter_tree.DW
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33, parent:work@prim_arbiter_tree
  |vpiParamAssign:
  \_param_assign: , line:19:17, endln:19:33, parent:work@prim_arbiter_tree
    |vpiRhs:
    \_constant: , line:19:29, endln:19:33
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_bit_typespec: (Lock), line:19:13, endln:19:16, parent:work@prim_arbiter_tree.Lock
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33, parent:work@prim_arbiter_tree
|uhdmallModules:
\_module: work@tlul_socket_m1 (work@tlul_socket_m1) top.v:49:1: , endln:68:10, parent:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiFullName:work@tlul_socket_m1
|uhdmtopModules:
\_module: work@tlul_socket_m1 (work@tlul_socket_m1) top.v:49:1: , endln:68:10
  |vpiDefName:work@tlul_socket_m1
  |vpiName:work@tlul_socket_m1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7, parent:work@tlul_socket_m1
    |vpiName:gen_tree_arb
    |vpiFullName:work@tlul_socket_m1.gen_tree_arb
    |vpiGenScope:
    \_gen_scope: (work@tlul_socket_m1.gen_tree_arb), parent:work@tlul_socket_m1.gen_tree_arb
      |vpiFullName:work@tlul_socket_m1.gen_tree_arb
      |vpiModule:
      \_module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb) top.v:55:5: , endln:61:7, parent:work@tlul_socket_m1.gen_tree_arb
        |vpiDefName:work@prim_arbiter_tree
        |vpiDefFile:top.v
        |vpiDefLineNo:16
        |vpiName:u_reqarb
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiPort:
        \_port: (clk_i), line:21:9, endln:21:14, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:clk_i
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.clk_i), parent:work@tlul_socket_m1
              |vpiName:clk_i
              |vpiFullName:work@tlul_socket_m1.clk_i
          |vpiLowConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i)
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
              |vpiName:clk_i
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
        |vpiPort:
        \_port: (rst_ni), line:22:9, endln:22:15, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:rst_ni
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.rst_ni), parent:work@tlul_socket_m1
              |vpiName:rst_ni
              |vpiFullName:work@tlul_socket_m1.rst_ni
          |vpiLowConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni)
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
              |vpiName:rst_ni
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
        |vpiGenScopeArray:
        \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:gen_normal_case
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
          |vpiGenScope:
          \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:gen_tree[0]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41:16, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.a), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                        |vpiName:a
                        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.a
                  |vpiPrimTerm:
                  \_prim_term: , line:41:18, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.b), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                        |vpiName:b
                        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.b
                  |vpiPrimTerm:
                  \_prim_term: , line:41:20, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.o), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                        |vpiName:o
                        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.o
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0
                  |vpiLocalParam:1
                  |INT:0
                  |vpiTypespec:
                  \_int_typespec: (base0), line:39:18, endln:39:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0
                    |vpiName:base0
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1
                  |vpiLocalParam:1
                  |INT:1
                  |vpiTypespec:
                  \_int_typespec: (base1), line:40:18, endln:40:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1
                    |vpiName:base1
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level), line:37, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level
                  |UINT:0
                |vpiParamAssign:
                \_param_assign: , line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiRhs:
                  \_constant: , line:39:39, endln:39:51
                    |vpiConstType:7
                    |vpiDecompile:0
                    |vpiSize:64
                    |INT:0
                    |vpiTypespec:
                    \_int_typespec: (base0), line:39:18, endln:39:21, parent:base0
                      |vpiName:base0
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiParamAssign:
                \_param_assign: , line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiRhs:
                  \_constant: , line:40:39, endln:40:55
                    |vpiConstType:7
                    |vpiDecompile:1
                    |vpiSize:64
                    |INT:1
                    |vpiTypespec:
                    \_int_typespec: (base1), line:40:18, endln:40:21, parent:base1
                      |vpiName:base1
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:gen_tree[1]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41:16, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.a), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                  |vpiPrimTerm:
                  \_prim_term: , line:41:18, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.b), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                  |vpiPrimTerm:
                  \_prim_term: , line:41:20, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.o), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0
                  |vpiLocalParam:1
                  |INT:1
                  |vpiTypespec:
                  \_int_typespec: (base0), line:39:18, endln:39:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0
                    |vpiName:base0
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1
                  |vpiLocalParam:1
                  |INT:3
                  |vpiTypespec:
                  \_int_typespec: (base1), line:40:18, endln:40:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1
                    |vpiName:base1
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level), line:37, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level
                  |UINT:1
                |vpiParamAssign:
                \_param_assign: , line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiRhs:
                  \_constant: , line:39:39, endln:39:51
                    |vpiConstType:7
                    |vpiDecompile:1
                    |vpiSize:64
                    |INT:1
                    |vpiTypespec:
                    \_int_typespec: (base0), line:39:18, endln:39:21, parent:base0
                      |vpiName:base0
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiParamAssign:
                \_param_assign: , line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiRhs:
                  \_constant: , line:40:39, endln:40:55
                    |vpiConstType:7
                    |vpiDecompile:3
                    |vpiSize:64
                    |INT:3
                    |vpiTypespec:
                    \_int_typespec: (base1), line:40:18, endln:40:21, parent:base1
                      |vpiName:base1
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:gen_tree[2]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41:16, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.a), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                  |vpiPrimTerm:
                  \_prim_term: , line:41:18, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.b), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                  |vpiPrimTerm:
                  \_prim_term: , line:41:20, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.o), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0
                  |vpiLocalParam:1
                  |INT:3
                  |vpiTypespec:
                  \_int_typespec: (base0), line:39:18, endln:39:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0
                    |vpiName:base0
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1
                  |vpiLocalParam:1
                  |INT:7
                  |vpiTypespec:
                  \_int_typespec: (base1), line:40:18, endln:40:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1
                    |vpiName:base1
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level), line:37, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level
                  |UINT:2
                |vpiParamAssign:
                \_param_assign: , line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiRhs:
                  \_constant: , line:39:39, endln:39:51
                    |vpiConstType:7
                    |vpiDecompile:3
                    |vpiSize:64
                    |INT:3
                    |vpiTypespec:
                    \_int_typespec: (base0), line:39:18, endln:39:21, parent:base0
                      |vpiName:base0
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:51, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiParamAssign:
                \_param_assign: , line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiRhs:
                  \_constant: , line:40:39, endln:40:55
                    |vpiConstType:7
                    |vpiDecompile:7
                    |vpiSize:64
                    |INT:7
                    |vpiTypespec:
                    \_int_typespec: (base1), line:40:18, endln:40:21, parent:base1
                      |vpiName:base1
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:55, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
            |vpiVariables:
            \_logic_var: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req), line:35:47, endln:35:50, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:req
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req
              |vpiAutomatic:1
              |vpiVisibility:1
              |vpiRange:
              \_range: , line:35:12, endln:35:17
                |vpiLeftRange:
                \_constant: , line:35:12, endln:35:13
                  |vpiConstType:7
                  |vpiDecompile:3
                  |vpiSize:64
                  |INT:3
                |vpiRightRange:
                \_constant: , line:35:16, endln:35:17
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
            |vpiParameter:
            \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:49, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:N_LEVELS
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS
              |vpiLocalParam:1
              |UINT:2
              |vpiTypespec:
              \_int_typespec: (N_LEVELS), line:34:16, endln:34:19, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS
                |vpiName:N_LEVELS
            |vpiParamAssign:
            \_param_assign: , line:34:29, endln:34:49, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiRhs:
              \_constant: , line:34:40, endln:34:49
                |vpiConstType:9
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiTypespec:
                \_int_typespec: (N_LEVELS), line:34:16, endln:34:19, parent:N_LEVELS
                  |vpiName:N_LEVELS
              |vpiLhs:
              \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:49, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.a), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.b), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.o), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiParameter:
        \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:32, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:N
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.N
          |UINT:4
          |vpiTypespec:
          \_int_typespec: (N), line:17:13, endln:17:16, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.N
            |vpiName:N
        |vpiParameter:
        \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:33, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:DW
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW
          |UINT:32
          |vpiTypespec:
          \_int_typespec: (DW), line:18:13, endln:18:16, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW
            |vpiName:DW
        |vpiParameter:
        \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:33, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:Lock
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock
          |BIN:1
          |vpiTypespec:
          \_bit_typespec: (Lock), line:19:13, endln:19:16, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock
            |vpiName:Lock
        |vpiParamAssign:
        \_param_assign: , line:17:26, endln:17:32, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiRhs:
          \_constant: , line:17:31, endln:17:32
            |vpiConstType:9
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiTypespec:
            \_int_typespec: (N), line:17:13, endln:17:16, parent:work@prim_arbiter_tree.N
              |vpiName:N
          |vpiLhs:
          \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:32, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiParamAssign:
        \_param_assign: , line:18:26, endln:18:33, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiRhs:
          \_constant: , line:18:31, endln:18:33
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiTypespec:
            \_int_typespec: (DW), line:18:13, endln:18:16, parent:work@prim_arbiter_tree.DW
              |vpiName:DW
          |vpiLhs:
          \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:33, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiParamAssign:
        \_param_assign: , line:19:17, endln:19:33, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiRhs:
          \_constant: , line:19:29, endln:19:33
            |vpiConstType:9
            |vpiDecompile:1
            |vpiSize:1
            |UINT:1
            |vpiTypespec:
            \_bit_typespec: (Lock), line:19:13, endln:19:16, parent:work@prim_arbiter_tree.Lock
              |vpiName:Lock
          |vpiLhs:
          \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:33, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
  |vpiNet:
  \_logic_net: (work@tlul_socket_m1.clk_i), parent:work@tlul_socket_m1
  |vpiNet:
  \_logic_net: (work@tlul_socket_m1.rst_ni), parent:work@tlul_socket_m1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 15

