

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_57_3_proc2'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      267|      267|  1.335 us|  1.335 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3  |      265|      265|        26|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 16, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j46 = alloca i32 1"   --->   Operation 29 'alloca' 'j46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_b, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B" [matrix_multiply_16x16.cpp:57]   --->   Operation 32 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %j46"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc32" [matrix_multiply_16x16.cpp:57]   --->   Operation 34 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j46_load = load i4 %j46" [matrix_multiply_16x16.cpp:57]   --->   Operation 35 'load' 'j46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %j46_load" [matrix_multiply_16x16.cpp:57]   --->   Operation 36 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.14ns)   --->   "%add_ln60 = add i64 %zext_ln57, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 37 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_b_addr = getelementptr i8 %gmem_b, i64 %add_ln60" [matrix_multiply_16x16.cpp:60]   --->   Operation 38 'getelementptr' 'gmem_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%j = add i4 %j46_load, i4 1" [matrix_multiply_16x16.cpp:57]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%icmp_ln57 = icmp_eq  i4 %j46_load, i4 15" [matrix_multiply_16x16.cpp:57]   --->   Operation 40 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln57 = store i4 %j, i4 %j46" [matrix_multiply_16x16.cpp:57]   --->   Operation 41 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc32, void %for.end37.exitStub" [matrix_multiply_16x16.cpp:57]   --->   Operation 42 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 43 [8/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 43 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j46_load" [matrix_multiply_16x16.cpp:60]   --->   Operation 44 'bitconcatenate' 'zext_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %zext_ln60_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 45 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%add_ln60_1 = add i64 %zext_ln60, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 46 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_b_addr_1 = getelementptr i8 %gmem_b, i64 %add_ln60_1" [matrix_multiply_16x16.cpp:60]   --->   Operation 47 'getelementptr' 'gmem_b_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j46_cast = zext i4 %j46_load" [matrix_multiply_16x16.cpp:57]   --->   Operation 48 'zext' 'j46_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [7/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 49 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 50 [8/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 50 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln60_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j46_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 51 'bitconcatenate' 'zext_ln60_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i6 %zext_ln60_1_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 52 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln60_2 = add i64 %zext_ln60_1, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 53 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_b_addr_2 = getelementptr i8 %gmem_b, i64 %add_ln60_2" [matrix_multiply_16x16.cpp:60]   --->   Operation 54 'getelementptr' 'gmem_b_addr_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 55 [6/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 55 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 56 [7/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 56 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 57 [8/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 57 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i5 %zext_ln60_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 58 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i6 %sext_ln60" [matrix_multiply_16x16.cpp:60]   --->   Operation 59 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln60_3 = add i64 %zext_ln60_2, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 60 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_b_addr_3 = getelementptr i8 %gmem_b, i64 %add_ln60_3" [matrix_multiply_16x16.cpp:60]   --->   Operation 61 'getelementptr' 'gmem_b_addr_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 62 [5/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 62 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 63 [6/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 63 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [7/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 64 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [8/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 65 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i4 %j46_load" [matrix_multiply_16x16.cpp:60]   --->   Operation 66 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln60_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln60_3" [matrix_multiply_16x16.cpp:60]   --->   Operation 67 'bitconcatenate' 'zext_ln60_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i7 %zext_ln60_3_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 68 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln60_4 = add i64 %zext_ln60_5, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 69 'add' 'add_ln60_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_b_addr_4 = getelementptr i8 %gmem_b, i64 %add_ln60_4" [matrix_multiply_16x16.cpp:60]   --->   Operation 70 'getelementptr' 'gmem_b_addr_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 71 [4/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 71 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 72 [5/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 72 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 73 [6/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 73 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 74 [7/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 74 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 75 [8/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 75 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%add_ln60_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %j46_load" [matrix_multiply_16x16.cpp:60]   --->   Operation 76 'bitconcatenate' 'add_ln60_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i7 %add_ln60_s" [matrix_multiply_16x16.cpp:60]   --->   Operation 77 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.14ns)   --->   "%add_ln60_5 = add i64 %zext_ln60_4, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 78 'add' 'add_ln60_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_b_addr_5 = getelementptr i8 %gmem_b, i64 %add_ln60_5" [matrix_multiply_16x16.cpp:60]   --->   Operation 79 'getelementptr' 'gmem_b_addr_5' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 80 [3/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 80 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 81 [4/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 81 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 82 [5/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 82 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 83 [6/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 83 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 84 [7/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 84 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 85 [8/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 85 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i6 %zext_ln60_1_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 86 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i7 %sext_ln60_1" [matrix_multiply_16x16.cpp:60]   --->   Operation 87 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.14ns)   --->   "%add_ln60_6 = add i64 %zext_ln60_6, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 88 'add' 'add_ln60_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_b_addr_6 = getelementptr i8 %gmem_b, i64 %add_ln60_6" [matrix_multiply_16x16.cpp:60]   --->   Operation 89 'getelementptr' 'gmem_b_addr_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i4 %j46_load" [matrix_multiply_16x16.cpp:57]   --->   Operation 90 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 91 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [3/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 92 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 93 [4/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 93 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 94 [5/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 94 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 95 [6/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 95 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 96 [7/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 96 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [8/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 97 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i5 %zext_ln60_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 98 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i7 %sext_ln60_2" [matrix_multiply_16x16.cpp:60]   --->   Operation 99 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.14ns)   --->   "%add_ln60_7 = add i64 %zext_ln60_7, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 100 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_b_addr_7 = getelementptr i8 %gmem_b, i64 %add_ln60_7" [matrix_multiply_16x16.cpp:60]   --->   Operation 101 'getelementptr' 'gmem_b_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln60_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %zext_ln57_1" [matrix_multiply_16x16.cpp:60]   --->   Operation 102 'bitconcatenate' 'zext_ln60_7_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i8 %zext_ln60_7_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 103 'zext' 'zext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.14ns)   --->   "%add_ln60_8 = add i64 %zext_ln60_9, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 104 'add' 'add_ln60_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_b_addr_8 = getelementptr i8 %gmem_b, i64 %add_ln60_8" [matrix_multiply_16x16.cpp:60]   --->   Operation 105 'getelementptr' 'gmem_b_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln60_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %j46_load" [matrix_multiply_16x16.cpp:60]   --->   Operation 106 'bitconcatenate' 'add_ln60_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i8 %add_ln60_16" [matrix_multiply_16x16.cpp:60]   --->   Operation 107 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.14ns)   --->   "%add_ln60_9 = add i64 %zext_ln60_8, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 108 'add' 'add_ln60_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_b_addr_9 = getelementptr i8 %gmem_b, i64 %add_ln60_9" [matrix_multiply_16x16.cpp:60]   --->   Operation 109 'getelementptr' 'gmem_b_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln60_9_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %j46_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 110 'bitconcatenate' 'zext_ln60_9_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i8 %zext_ln60_9_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 111 'zext' 'zext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.14ns)   --->   "%add_ln60_10 = add i64 %zext_ln60_11, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 112 'add' 'add_ln60_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_b_addr_10 = getelementptr i8 %gmem_b, i64 %add_ln60_10" [matrix_multiply_16x16.cpp:60]   --->   Operation 113 'getelementptr' 'gmem_b_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%add_ln60_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 11, i4 %j46_load" [matrix_multiply_16x16.cpp:60]   --->   Operation 114 'bitconcatenate' 'add_ln60_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i8 %add_ln60_17" [matrix_multiply_16x16.cpp:60]   --->   Operation 115 'zext' 'zext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.14ns)   --->   "%add_ln60_11 = add i64 %zext_ln60_10, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 116 'add' 'add_ln60_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_b_addr_11 = getelementptr i8 %gmem_b, i64 %add_ln60_11" [matrix_multiply_16x16.cpp:60]   --->   Operation 117 'getelementptr' 'gmem_b_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i7 %zext_ln60_3_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 118 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i8 %sext_ln60_3" [matrix_multiply_16x16.cpp:60]   --->   Operation 119 'zext' 'zext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.14ns)   --->   "%add_ln60_12 = add i64 %zext_ln60_12, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 120 'add' 'add_ln60_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%gmem_b_addr_12 = getelementptr i8 %gmem_b, i64 %add_ln60_12" [matrix_multiply_16x16.cpp:60]   --->   Operation 121 'getelementptr' 'gmem_b_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i7 %add_ln60_s" [matrix_multiply_16x16.cpp:60]   --->   Operation 122 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i8 %sext_ln60_4" [matrix_multiply_16x16.cpp:60]   --->   Operation 123 'zext' 'zext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.14ns)   --->   "%add_ln60_13 = add i64 %zext_ln60_13, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 124 'add' 'add_ln60_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_b_addr_13 = getelementptr i8 %gmem_b, i64 %add_ln60_13" [matrix_multiply_16x16.cpp:60]   --->   Operation 125 'getelementptr' 'gmem_b_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i6 %zext_ln60_1_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 126 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i8 %sext_ln60_5" [matrix_multiply_16x16.cpp:60]   --->   Operation 127 'zext' 'zext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.14ns)   --->   "%add_ln60_14 = add i64 %zext_ln60_14, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 128 'add' 'add_ln60_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_b_addr_14 = getelementptr i8 %gmem_b, i64 %add_ln60_14" [matrix_multiply_16x16.cpp:60]   --->   Operation 129 'getelementptr' 'gmem_b_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i5 %zext_ln60_cast" [matrix_multiply_16x16.cpp:60]   --->   Operation 130 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i8 %sext_ln60_6" [matrix_multiply_16x16.cpp:60]   --->   Operation 131 'zext' 'zext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.14ns)   --->   "%add_ln60_15 = add i64 %zext_ln60_15, i64 %B_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 132 'add' 'add_ln60_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_b_addr_15 = getelementptr i8 %gmem_b, i64 %add_ln60_15" [matrix_multiply_16x16.cpp:60]   --->   Operation 133 'getelementptr' 'gmem_b_addr_15' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 134 [1/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 134 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [2/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 135 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [3/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 136 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 137 [4/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 137 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [5/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 138 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [6/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 139 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 140 [7/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 140 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [8/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 141 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 142 [1/1] (3.65ns)   --->   "%gmem_b_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr" [matrix_multiply_16x16.cpp:60]   --->   Operation 142 'read' 'gmem_b_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [1/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 143 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 144 [2/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 144 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 145 [3/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 145 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [4/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 146 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 147 [5/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 147 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [6/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 148 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 149 [7/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 149 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 150 [8/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 150 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 151 [1/1] (3.65ns)   --->   "%gmem_b_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_1" [matrix_multiply_16x16.cpp:60]   --->   Operation 151 'read' 'gmem_b_addr_1_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 152 [1/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 152 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [2/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 153 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 154 [3/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 154 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [4/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 155 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 156 [5/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 156 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [6/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 157 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [7/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 158 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [8/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 159 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 160 [1/1] (3.65ns)   --->   "%gmem_b_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_2" [matrix_multiply_16x16.cpp:60]   --->   Operation 160 'read' 'gmem_b_addr_2_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [1/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 161 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 162 [2/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 162 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 163 [3/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 163 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [4/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 164 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 165 [5/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 165 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 166 [6/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 166 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [7/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 167 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 168 [8/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 168 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 169 [1/1] (3.65ns)   --->   "%gmem_b_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_3" [matrix_multiply_16x16.cpp:60]   --->   Operation 169 'read' 'gmem_b_addr_3_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 170 [1/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 170 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 171 [2/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 171 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 172 [3/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 172 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 173 [4/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 173 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 174 [5/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 174 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 175 [6/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 175 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 176 [7/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 176 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 177 [8/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 177 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 178 [1/1] (3.65ns)   --->   "%gmem_b_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_4" [matrix_multiply_16x16.cpp:60]   --->   Operation 178 'read' 'gmem_b_addr_4_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 179 [1/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 179 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 180 [2/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 180 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 181 [3/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 181 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 182 [4/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 182 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 183 [5/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 183 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 184 [6/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 184 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 185 [7/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 185 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 186 [8/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 186 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 187 [1/1] (3.65ns)   --->   "%gmem_b_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_5" [matrix_multiply_16x16.cpp:60]   --->   Operation 187 'read' 'gmem_b_addr_5_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 188 [1/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 188 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 189 [2/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 189 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 190 [3/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 190 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 191 [4/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 191 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 192 [5/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 192 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 193 [6/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 193 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 194 [7/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 194 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 195 [8/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 195 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 196 [1/1] (3.65ns)   --->   "%gmem_b_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_6" [matrix_multiply_16x16.cpp:60]   --->   Operation 196 'read' 'gmem_b_addr_6_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 197 [1/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 197 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 198 [2/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 198 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 199 [3/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 199 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 200 [4/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 200 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 201 [5/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 201 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 202 [6/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 202 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 203 [7/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 203 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 204 [8/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 204 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 205 [1/1] (3.65ns)   --->   "%gmem_b_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_7" [matrix_multiply_16x16.cpp:60]   --->   Operation 205 'read' 'gmem_b_addr_7_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 206 [1/8] (3.65ns)   --->   "%gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 206 'readreq' 'gmem_b_load_8_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 207 [2/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 207 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 208 [3/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 208 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 209 [4/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 209 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 210 [5/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 210 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 211 [6/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 211 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 212 [7/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 212 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 213 [8/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 213 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 214 [1/1] (3.65ns)   --->   "%gmem_b_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_8" [matrix_multiply_16x16.cpp:60]   --->   Operation 214 'read' 'gmem_b_addr_8_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 215 [1/8] (3.65ns)   --->   "%gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 215 'readreq' 'gmem_b_load_9_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 216 [2/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 216 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 217 [3/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 217 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 218 [4/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 218 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 219 [5/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 219 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 220 [6/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 220 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 221 [7/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 221 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 222 [1/1] (3.65ns)   --->   "%gmem_b_addr_9_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_9" [matrix_multiply_16x16.cpp:60]   --->   Operation 222 'read' 'gmem_b_addr_9_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 223 [1/8] (3.65ns)   --->   "%gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 223 'readreq' 'gmem_b_load_10_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 224 [2/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 224 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 225 [3/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 225 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 226 [4/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 226 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 227 [5/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 227 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 228 [6/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 228 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 229 [1/1] (3.65ns)   --->   "%gmem_b_addr_10_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_10" [matrix_multiply_16x16.cpp:60]   --->   Operation 229 'read' 'gmem_b_addr_10_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 230 [1/8] (3.65ns)   --->   "%gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 230 'readreq' 'gmem_b_load_11_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 231 [2/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 231 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 232 [3/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 232 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 233 [4/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 233 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 234 [5/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 234 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 235 [1/1] (3.65ns)   --->   "%gmem_b_addr_11_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_11" [matrix_multiply_16x16.cpp:60]   --->   Operation 235 'read' 'gmem_b_addr_11_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 236 [1/8] (3.65ns)   --->   "%gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 236 'readreq' 'gmem_b_load_12_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 237 [2/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 237 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 238 [3/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 238 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 239 [4/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 239 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 240 [1/1] (3.65ns)   --->   "%gmem_b_addr_12_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_12" [matrix_multiply_16x16.cpp:60]   --->   Operation 240 'read' 'gmem_b_addr_12_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 241 [1/8] (3.65ns)   --->   "%gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 241 'readreq' 'gmem_b_load_13_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 242 [2/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 242 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 243 [3/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 243 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 244 [1/1] (3.65ns)   --->   "%gmem_b_addr_13_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_13" [matrix_multiply_16x16.cpp:60]   --->   Operation 244 'read' 'gmem_b_addr_13_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 245 [1/8] (3.65ns)   --->   "%gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 245 'readreq' 'gmem_b_load_14_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 246 [2/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 246 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 247 [1/1] (3.65ns)   --->   "%gmem_b_addr_14_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_14" [matrix_multiply_16x16.cpp:60]   --->   Operation 247 'read' 'gmem_b_addr_14_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 248 [1/8] (3.65ns)   --->   "%gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1" [matrix_multiply_16x16.cpp:60]   --->   Operation 248 'readreq' 'gmem_b_load_15_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 249 [1/1] (3.65ns)   --->   "%gmem_b_addr_15_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_15" [matrix_multiply_16x16.cpp:60]   --->   Operation 249 'read' 'gmem_b_addr_15_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.40>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_16x16.cpp:60]   --->   Operation 250 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [matrix_multiply_16x16.cpp:60]   --->   Operation 251 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matrix_multiply_16x16.cpp:57]   --->   Operation 252 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%col_b = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_b_addr_15_read, i8 %gmem_b_addr_14_read, i8 %gmem_b_addr_13_read, i8 %gmem_b_addr_12_read, i8 %gmem_b_addr_11_read, i8 %gmem_b_addr_10_read, i8 %gmem_b_addr_9_read, i8 %gmem_b_addr_8_read, i8 %gmem_b_addr_7_read, i8 %gmem_b_addr_6_read, i8 %gmem_b_addr_5_read, i8 %gmem_b_addr_4_read, i8 %gmem_b_addr_3_read, i8 %gmem_b_addr_2_read, i8 %gmem_b_addr_1_read, i8 %gmem_b_addr_read" [matrix_multiply_16x16.cpp:60]   --->   Operation 253 'bitconcatenate' 'col_b' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (1.40ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %b_stream, i128 %col_b" [matrix_multiply_16x16.cpp:62]   --->   Operation 254 'write' 'write_ln62' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_26 : Operation 255 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 255 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.534ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j46' [8]  (0.387 ns)
	'load' operation 4 bit ('j46_load', matrix_multiply_16x16.cpp:57) on local variable 'j46' [11]  (0.000 ns)
	'add' operation 64 bit ('add_ln60', matrix_multiply_16x16.cpp:60) [18]  (1.147 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [20]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [21]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_1_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [27]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_2_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [33]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_3_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [39]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_4_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [46]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_5_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [52]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_6_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [58]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_7_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [64]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_8_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [70]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_9_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [76]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_10_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [82]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_11_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [88]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_12_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [94]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_13_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [100]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_14_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [106]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_15_read', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) [112]  (3.650 ns)

 <State 26>: 1.405ns
The critical path consists of the following:
	fifo write operation ('write_ln62', matrix_multiply_16x16.cpp:62) on port 'b_stream' (matrix_multiply_16x16.cpp:62) [114]  (1.405 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
