<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Document</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">

    <link href=" https://fonts.cdnfonts.com/css/intel-clear " rel="stylesheet">
    <link rel="stylesheet" href="../css/owl.carousel.min.css">

    <link rel="stylesheet" href="../css/rushita.css">
    <link rel="stylesheet" href="../css/rushita_automotive.css">
    <link rel="stylesheet" href="../css/yatri.css">
    <link rel="stylesheet" href="../css/owl.theme.default.min.css">
    <style>
        * {
            font-family: 'Intel Clear', sans-serif;
        }

        .video-container {
            position: relative;
            width: 100%;
            max-width: 1000px;
            margin: 0 auto;
        }

        .thumbnail {
            width: 100%;
            height: auto;
        }

        .play-button {
            position: absolute;
            top: 50%;
            left: 50%;
            transform: translate(-50%, -50%);
            width: 60px;
            height: 60px;
            cursor: pointer;
        }

        #myVideo {
            width: 100%;
            height: auto;
            display: none;
        }

        @media screen and (max-width: 768px) {
            .k_table-container {
                overflow-x: scroll;
            }

            table {
                min-width: 430px !important;
            }
        }

        @media screen and (max-width: 424px) {
            table {
                min-width: 400px;
            }

            th,
            td {
                padding: 6px;
            }
        }

        td,
        th {
            border: 1px solid #dddddd !important;
            text-align: left;
            padding: 8px;
        }

       
    </style>
</head>

<body>
    <div id="navbar"></div>

    <section class="m_ai_tdrop">
        <div class="m_ai_httl">Intel Customer Spotlight</div>
    </section>

    <section class="k_bgblue">
        <div class="k_container11">
            <div class="row  py-3">
                <div
                    class="col-lg-9 col-md-12 col-sm-12   mx-0 text-white align-content-center  k_tstartauto k_text2  px-0 mx-0 k_mdorder2 ">
                    <h3 class="fs3 mb-2 fw-lighter k_marketsmall">TACC Runs Key HPC Codes Faster</h3>
                    <p class=" fs-5 k_md-small">Scientific applications on Intel® Xeon® CPU Max Series show gains over
                        Frontera and uplift for memory-bandwidth-bound codes.
                    </p>

                </div>

            </div>
        </div>
    </section>
    <section class=" k_spacenone">
        <div class="k_container11">
            <div class="row g-3">
                <div class="float-end k_bignone" style="padding-left:70%;">
                    <div>
                        <a href="#" class="fs-4"><i class="fa-regular fa-file k_icon0"></i></a>

                        <a href="#" class="fs-4"><i class="fa-solid fa-print mx-3 k_icon0"></i></a>
                        <a href="#" class="fs-4"> <i class="fa-regular fa-envelope k_icon0"></i></a>

                    </div>
                </div>
                <div class="col-lg-3 col-md-4 col-sm-12">

                    <div class="k_bggrey p-3">
                        <p><b>At a glance:
                            </b></p>
                        <ul>
                            <li>
                                <p>The Texas Advanced Computing Center (TACC) is a leading supercomputing facility for
                                    academic researchers in the U.S.</p>
                            </li>
                            <li>
                                <p>When looking to replace the Stampede2 system, TACC evaluated the performance of
                                    scientific codes on the Intel® Xeon® CPU Max Series with High Bandwidth Memory
                                    (HBM).</p>
                            </li>
                        </ul>
                        <p class="text-center k_btnget py-2 k_under k_btn100 my-2 kcokbtn1024" style="width: 300px;">
                            <a href="#" class="text-white">Download the one-page summary</a>
                        </p>
                    </div>
                </div>
                <div class="col-lg-8 col-md-7 col-sm-12 k_20px k_16smpx k_width75">
                    <div class="float-end mx-3 k_smnone">
                        <div>
                            <a href="#" class="fs-4"><i class="fa-regular fa-file k_icon0"></i></a>

                            <a href="#" class="fs-4 k_iconauto"><i class="fa-solid fa-print mx-3 k_icon0"></i></a>
                            <a href="#" class="fs-4"> <i class="fa-regular fa-envelope k_icon0"></i></a>

                        </div>
                    </div>
                    <div>


                        <div class=" k_smpaddnone mt-4">

                        </div>


                        <h3 class="fw-lighter mt-5 pt-4">Executive Summary</h3>
                        <p class="k_plink1 k_intext1blue1">In July 2023, the <a href="https://www.tacc.utexas.edu/">Texas Advanced Computing Center (TACC)</a> at the University of Texas at Austin announced that the U.S. National Science Foundation (NSF) had awarded the institution a $10 million grant for new hardware for the Stampede3 supercomputer to support academic research across the U.S.</p>
                        <p>The Stampede systems have, for over a decade, been the flagships in the NSF academic supercomputing ecosystem. Stampede3 will consist of:</p>
                        <ul>
                            <li class="k_plink1 k_intext1blue1">New 4 petaflop capability system for high-end simulation powered by 560 nodes built on <a href="/content/www/us/en/products/details/processors/xeon/max-series.html">Intel® Xeon® CPU Max Series</a> with high bandwidth memory. These nodes add nearly 63,000 cores for the largest, most performance-intensive compute jobs.</li>
                            <li class="k_plink1 k_intext1blue1">New GPU/Artificial Intelligence (AI) subsystem including 10 Dell PowerEdge XE9640 servers powered by 40<a href="/content/www/us/en/products/details/discrete-gpus/data-center-gpu/max-series.html"> Intel® Data Center GPU Max Series</a> for AI/Machine Learning (ML) and other GPU-friendly applications.</li>
                            <li class="k_plink1 k_intext1blue1">Reintegration of 224 <a href="/content/www/us/en/products/details/processors/xeon/scalable.html">3rd Gen Intel® Xeon® Scalable processor</a> nodes for higher memory applications and more than 1,000 existing <a href="/content/www/us/en/products/details/processors/xeon/scalable.html">Intel® Xeon® Scalable processors</a> from Stampede2. These processors will support high-throughput computing, interactive workloads, and other smaller workloads.</li>
                            <li>Addition of Cornelis Networks’ new Omni-Path Express 400 Gb/s fabric technology with 24 TB/s backplane bandwidth. The new fabric offers a high-performance interconnect to enable low-latency and excellent scalability for applications and high connectivity to the I/O subsystem.PowerEdge C6620 servers and the XE9640 servers that will be installed</li>
                            <li>in the newly designed Dell Technologies DLC7000 rack, supporting direct liquid cooling to each CPU and GPU, providing near room-neutral temperatures.</li>
                            <li>Dell Technologies networking that will be the management platform for Stampede3.</li>
                        </ul>
                        <div class="col-xs-12 m-3 mb-5 pt-4">
                            <div class="d-flex">
                                <div>
                                    <i><i class="fa-solid fa-quote-left k_lefticon"
                                            style="font-size: 100px !important;"></i></i>
                                </div>
                                <div class="mx-3 mt-3">
                                    <p><i>“We believe the high bandwidth memory of the Xeon Max CPU nodes will help deliver better performance than any other CPU that our users have seen before.”—Dan Stanzione, TACC Director</i>
                                    </p>

                                </div>
                            </div>
                        </div>
                        <p>Stampede3, in aggregate, will consist of 1,858 compute nodes with more than 140,000 Intel cores, more than 330 terabytes of RAM, 13 petabytes of new storage, and almost 10 petaflops of peak capability. All components will be integrated into the same fabric, file systems, and allocations.</p>
                        <p>“We believe the high bandwidth memory of the Intel Xeon CPU Max Series nodes will help deliver better performance than any other CPU that our users have seen before,” TACC director Dan Stanzione said. “They offer more than double the memory bandwidth performance per core over the current 2nd and 3rd Gen Intel Xeon processor nodes in Stampede2.”</p>
                        <div class="my-5">
                            <img src="../img/rushita_img/tac.jpg" alt="" width="100%">
                        </div>
                        <p class="k_plink1 k_intext1blue1"><em>The Community Earth System Model on Intel Xeon CPU Max Series with DDR5 was 2.5x faster than on TACC’s <a href="/content/www/us/en/customer-spotlight/stories/tacc-engineering-research-in-hpc-video.html">Frontera supercomputer</a>; the code achieved a further 30 percent improvement on Intel Max Series CPU in HBM-only mode.<sup>1</sup></em></p>

                        <h3 class="fw-lighter mt-5 pt-4">Challenge</h3>
                        <p>TACC is a leading supercomputing facility for academic researchers in the U.S. The center is always looking to the next generation of computing capabilities to continue to support the grand challenges facing science. When looking to replace the Stampede2 system—an Intel/Dell Technologies system that is the workhorse of the U.S. academic HPC community—TACC evaluated performance of scientific codes on the Intel® Xeon® CPU Max Series, a processor family with High Bandwidth Memory (HBM).</p>
                        <p class="k_plink1 k_intext1blue1">HBM has been one of the key ingredients in the rise of GPUs. It was also instrumental in the <a href="https://www.top500.org/system/179807/">2020 and 2021 Top500 #1 world ranking of the Fugaku supercomputer</a>, which includes HBM-powered processors. The Intel Xeon CPU Max Series is the first x86 CPU to integrate HBM.</p>
                        <p class="k_plink1 k_intext1blue1">To evaluate performance of the new processor, TACC used a host of real-world HPC applications that are part of the NSF-funded Characteristic Science Applications (CSA) program. Through the CSA program, TACC collaborates with researchers to prepare scientific applications for the <a href="https://lccf.tacc.utexas.edu/">Leadership-Class Computing Facility (LCCF)</a>, which will host the agency’s flagship supercomputer, codenamed Horizon, expected to arrive in 2026. The applications were identified by the community of large-scale scientific computing users. They reflect the broad range of science domains and computational approaches—from language to method to workflow—that researchers will run on future supercomputers.</p>
                        
                       

                    </div>
                </div>
            </div>
        </div>
    </section>
    <section>
        <div class="k_container11">
            <div class="row my-5">
                <div class="col-lg-3 col-md-4 col-sm-12">

                </div>
                <div class="col-lg-9 col-md-8 col-sm-12">
                    <div class="k_table-container">
                        <table class="k_tebal col-lg-12  col-md-8 col-sm-3  k_tspace">
                            <thead class="k_tebal text-center">
                                <tr class="k_e2bg  k_tpadding1 k_tsmall">
                                    <th class=" k_cell-padding1 k_rightborder1 col-lg-4 col-md-3 col-1">
                                    </th>
                                    <th class="col-lg-8 col-md-2 col-1"><p></p>
                                   </th>
                               
                                </tr>
                            </thead>
                            <tbody class="k_tebal k_14px">
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"> <a href="#">Weather Research and Forecasting (WRF)</a></p>
                                       </td>
                                       <td>
                                       <p >Mesoscale numerical weather prediction system.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                     <p class="k_plink1 k_intext1blue1"><a href="#">Intel® Core™ processors </a>and <a href="#"> Intel Parsec1/2</a></p>
                                    </td>
                                    <td>
                                    <p>A generic framework for architecture aware scheduling and management of micro-tasks on distributed many-core heterogeneous architectures.</p>
                                    </td>
                                   
                                
                                </tr>
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Amber </a></p>
                                       </td>
                                       <td>
                                       <p>A suite of biomolecular simulation codes. It contains publicly available molecular mechanical force fields for the simulation of biomolecules and provides a package of molecular simulation programs.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#"> Anelastic Wave Propagation, Olsen, Day, Cui (AWPODC)</a></p>
                                       </td>
                                       <td>
                                       <p>	
                                        Simulates wave propagation in a 3D viscoelastic or elastic solid.</p>
                                       </td>
                                </tr>
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Seissol</p>
                                       </td>
                                       <td>
                                       <p>Code that simulates seismic wave phenomena and earthquake dynamics.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Community Earth System Model (CESM) </a></p>
                                       </td>
                                       <td>
                                       <p>	
                                        A fully coupled global climate model that simulates Earth’s past, present, and future climate states.</p>
                                       </td>
                                </tr>
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1">EWP</p>
                                       </td>
                                       <td>
                                       <p>3D deterministic wave propagation code.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">MIMD Lattice Computation (MILC)</a></p>
                                       </td>
                                       <td>
                                       <p>Runs simulations of four dimensional SU(3) lattice gauge theory.</p>
                                       </td>
                                </tr>
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Enzo-E</p>
                                       </td>
                                       <td>
                                       <p>Runs extreme scale numerical simulations to address current scientific questions in astrophysics and cosmology.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Ice Sheet and Sea Level System Model (ISSM)</a></p>
                                       </td>
                                       <td>
                                       <p>Used to model the evolution of the polar ice caps in Greenland and Antarctica.</p>
                                       </td>
                                </tr>
                               
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall ">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Nanoscale Molecular Dynamics (NAMD)</p>
                                       </td>
                                       <td>
                                       <p>Simulates large biomolecular systems.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">MuST</a></p>
                                       </td>
                                       <td>
                                       <p>	
                                        Code used to detect and report MPI errors.</p>
                                       </td>
                                </tr>
                                <tr class="  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">Parallel Spatial Direct Numerical Simulation (PSDNS)</p>
                                       </td>
                                       <td>
                                       <p>	
                                        Simulation approach used to compute spatially evolving disturbances associated with the laminar-to-turbulent transition in boundary-lay flows.</p>
                                       </td>
                                </tr>
                                <tr class="k_tgrey  k_rightborder1 k_tpadding1 k_tsmall">
                                    <td>
                                        <p class="k_plink1 k_intext1blue1"><a href="#">athena++</a></p>
                                       </td>
                                       <td>
                                       <p>An astrophysical magnetohydrodynamics code.</p>
                                       </td>
                                </tr>
                            </tbody>
                        </table>
                       
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section>
        <div class="k_container11">
            <div class="row">
                <div class="col-lg-3 col-md-4 col-sm-12">

                </div>
                <div class="col-lg-8 col-md-7 col-sm-12 k_20px k_16smpx k_width75">
                    <p><em>Table 1. List of Characteristic Science Applications (CSA) and Weather Research and Forecasting (WRF) codes for benchmarking.</em></p>
                    
                    <h3 class="fw-lighter mt-5 pt-4">Solution</h3>
                    <p>TACC researchers benchmarked 13 of the CSA codes and the Weather Research and Forecasting (WRF) code on the Intel Xeon CPU Max Series. Table 1 lists the codes used. The same codes were benchmarked on 2nd Gen Intel® Xeon® processors of Frontera—TACC’s most powerful capability computing systems and currently #21 on the June 2023 Top500 list.</p>
                    <p>The Intel Xeon CPU Max Series can run in a variety of modes—including an HBM-only mode and a flat mode where HBM can be turned off, relying only on DDR5. TACC tested the efficacy of the Intel Xeon CPU Max Series in both of these memory modes to understand the performance characteristics and benefits of HBM vs. DDR5. The Intel Xeon CPU Max Series delivered significant performance gains in both modes, especially for memory-bandwidth-bound applications.</p>
                    <div class="my-5">
                        <img src="../img/rushita_img/tac1.jpg" alt="" width="100%">
                    </div>
                    <p><em>The 3D earthquake code Anelastic Wave Propagation code ran 3.7x faster on Intel Max Series CPU than on Frontera and showed a 100 percent boost with HBM.<sup>1</sup></em></p>

                    <h3 class="fw-lighter mt-5 pt-4">Results</h3>
                    <p>Both modes delivered significant gains over the 2nd Gen Intel Xeon processors that power the TACC Frontera supercomputer. For example, with DDR5 memory only, the codes ran 2x faster on average than the previous version.<sup>1</sup> For massively parallel, data-hungry, and memory-bandwidth-limited problems, however, the Intel Xeon CPU Max Series with HBM excelled even more—with a 2.6x average speed-up.<sup>1</sup></p>
                    <p>More than a third of the codes run on the Intel Xeon CPU Max Series with HBM saw 50 percent or more performance improvements over running only DDR5. Some codes saw up to 2x faster performance with the addition of HBM.</p>
                    <p>“The new Intel Xeon CPU Max Series has exactly twice as many cores as the 2nd Gen Intel Xeon processor, so I expect it will be at least two times better,” said John Cazes, TACC Director of HPC. “With HBM, however, it’s 2.6x, so it’s a great multiplier. It’s got enough memory bandwidth that the cores on the Intel Xeon CPU Max Series cannot saturate the memory bandwidth that HBM provides. This is a very rare problem to have on a CPU.”</p>
                    <h3>Faster… climate projections, materials discovered, universes modeled</h3>
                    <p class="k_plink1 k_intext1blue1">Among the 14 applications that were assessed are software for large international experiments, like the <a href="https://icecube.wisc.edu/">IceCube Neutrino Observatory</a>, widely used codes from the earthquake and astrophysics communities, and custom codes that explore innovative approaches to machine learning and black hole modeling. Refer to Figure 1.</p>
                    <div class="my-5">
                        <img src="../img/rushita_img/tac2.jpg" alt="" width="100%">
                    </div>
                    <p><em>Figure 1. Normalized performance comparison of Characteristic Science Applications (CSA) and Weather Research and Forecasting (WRF) codes.<sup>1</sup></em></p>

                    <h3 class="fw-lighter mt-5 pt-4">Performance Highlights</h3>
                    <p>One code seeing significant performance improvements with HBM is a special configuration of the Community Earth System Model (CESM) being developed by the NSF-sponsored EarthWorks project, led by Colorado State University, to study seasonal weather and climate phenomena at ultra-high resolutions. CESM is one of the principal climate codes used by the earth science community. CESM is developed and maintained by the National Center for Atmospheric Research (NCAR) in collaboration with the research community. The EarthWorks configuration of CESM was 2.5x faster on the Intel Xeon CPU Max Series with DDR5 than on Frontera;<sup>1</sup> the code achieved a further 30 percent improvement (to 3.2x) in HBM-only mode.<sup>1</sup></p>
                    <p>“Applying the power of new technologies will enable us to develop global storm-resolving models that will help us better understand the risks that come with climate change,” said Colorado State University professor David Randall, one of the developers of the EarthWorks configuration. “A 2.5x to 3x speedup means we can find answers faster or increase the resolution and accuracy of our models even further.”</p>
                    <div class="my-5">
                        <img src="../img/rushita_img/tac3.jpg" alt="" width="100%">
                    </div>
                    <p><em>The Weather Research and Forecasting Model (WRF) saw 2.09x speedup on the Intel Xeon CPU Max Series processor with DDR5 compared to Frontera’s CPUs. On Intel Xeon CPU Max Series with HBM, WRF ran 3.5x faster than 2nd Gen Intel Xeon processors—a 70 percent speed-up over DDR5.<sup>1</sup></em></p>
                    <p>The Weather Research and Forecasting Model (WRF) is another state-of-the-art numerical weather prediction system designed for both atmospheric research and operational forecasting applications. WRF saw 2.09x speedup on the Intel Xeon CPU Max Series processor with DDR5 compared to Frontera’s CPUs.<sup>1</sup> On Intel Xeon CPU Max Series with HBM, WRF ran 3.5x faster than 2nd Gen Intel Xeon processors—a 70 percent speed-up over DDR5.<sup>1</sup></p>
                    <p>Another code that is showing exceptional performance on both Intel Xeon CPU Max Series memory modes is the 3D earthquake code, Anelastic Wave Propagation (AWP). The code was developed by Yifeng Cui of the San Diego Supercomputer Center. The code ran 3.7x faster on Intel Xeon CPU Max Series than on Frontera and showed a 100 percent boost with HBM.<sup>1</sup></p>
                    <p>For applications that are not yet optimized to take advantage of HBM, Cazes believes the availability of Intel Xeon CPU Max Series will lead to code and algorithmic changes.</p>
                    <p>“We believe the high bandwidth memory of the Intel Xeon CPU Max Series nodes will help deliver better performance than any other CPU that our users have seen before,” Stanzione said. “They offer more than double the memory bandwidth performance per core over the current 2nd and 3rd Gen Intel Xeon processor nodes in Stampede2. We look forward to deploying Stampede3 as the next high capability and capacity HPC system in the national cyberinfrastructure available to all open science research projects in the U.S.”</p>

                    <h3 class="fw-lighter mt-5 pt-4">No Code Changes Required</h3>
                    <p>Porting codes is always a consideration when looking at new CPU architectures. The time and effort it takes to develop and optimize a code reduces cycles available for the scientific effort. For many small teams, it is prohibitively hard to port complicated, multi-dependency legacy codes to GPUs.</p>
                    <div class="col-xs-12 m-3 mb-5 pt-4">
                        <div class="d-flex">
                            <div>
                                <i><i class="fa-solid fa-quote-left k_lefticon"
                                        style="font-size: 100px !important;"></i></i>
                            </div>
                            <div class="mx-3 mt-3">
                                <p><i>“Because we have the same system libraries, I could just lift the binaries that we ran on Frontera and run them on the Intel Xeon CPU Max Series and they just worked.”—John Cazes, TACC Director of HPC</i>
                                </p>

                            </div>
                        </div>
                    </div>
                    <p>It was easy for the TACC team to evaluate and compare the performance of the science codes. Little to no code changes were required to port the codes from Frontera CPUs to the latest generation of Intel data center processors. This is beneficial for the thousands of codes and billions of lines of scientific software that scientists have optimized for x86 processors.</p>
                    <p class="k_plink1 k_intext1blue1">“Because we have the same system libraries, I could just lift the binaries that we ran on Frontera and run them on the Intel Xeon CPU Max Series and they just worked,” said John Cazes, head of HPC at TACC. This echoed the sentiment of other early customers, including researchers from <a href="https://download.intel.com/newsroom/2022/client-computing/SC22-Customer-Quote-Sheet.pdf">Los Alamos National Laboratory</a> and <a href="/content/www/us/en/customer-spotlight/stories/numenta-hbm-customer-story.html">Numenta</a>.</p>
                    <p>Performance of these codes on the latest Intel Xeon processors is compelling. Adding to performance, the ease with which the codes can be taken from Frontera directly to the newest CPUs gives researchers both faster results without extra work.</p>
                    <h3 class="fw-lighter mt-5 pt-4">Summary</h3>
                    <p>Assessing 13 of the CSA codes and WRF, TACC’s evaluation shows considerable performance boosts using both DDR5 and HBM-only modes of the Intel Xeon CPU Max Series compared to Frontera. Most interesting are the benefits of HBM to many of the codes when run on the Intel Xeon CPU Max Series. Speedup also comes in the form of scientists not needing to spend time on porting codes across different systems and their CPUs.</p>
                    <p>“The use of accelerators and GPUs are definitely on the rise in HPC and AI, but it’s not clear that much of the advantage isn’t provided by high bandwidth memory,” said Stanzione. “We need high performance CPUs too, and based on our benchmarks, the Intel Xeon CPU Max Series will provide clear advantages to our users.”</p>

                    <h3 class="fw-lighter mt-5 pt-4">Performance Benefits of Intel Xeon CPU Max Series</h3>
                    <p>Here are a few examples of the performance TACC is seeing for codes running on the new Intel Xeon CPU Max Series:</p>
                    <ul>
                        <li>The EarthWorks configuration of CESM was 2.5x faster on the Intel Xeon CPU Max Series with DDR5 than on Frontera;<sup>1</sup> the code achieved a further 30 percent improvement (to 3.2x) in HBM-only mode.<sup>1</sup></li>
                        <li>WRF saw 2.09x speedup on the Intel Xeon Max Series processor with DDR5 compared to Frontera’s CPUs.1 On Intel Xeon CPU Max Series with HBM, WRF ran 3.5x faster than 2nd Gen Intel Xeon processors—a 70 percent speed-up over DDR5.<sup>1</sup></li>
                        <li>The 3D earthquake code, Anelastic Wave Propagation (AWP) ran 3.7x faster on Intel Xeon CPU Max Series than on Frontera and showed a 100 percent boost with HBM.<sup>1</sup></li>
                    </ul>

                    <h3 class="fw-lighter mt-5 pt-4">Highlights:</h3>
                    <ul>
                        <li>TACC selects Dell PowerEdge C6620 servers powered by Intel Xeon CPU Max Series and Dell PowerEdge XE9640 servers featuring Intel Data Center GPU Max Series for its new Stampede3 supercomputer which will provide almost 10 petaflops of peak capability.</li>
                        <li>The selections followed an assessment of the performance of 14 leading HPC codes on the latest Intel Xeon CPU Max Series.</li>
                        <li>2.6x average speed up on Intel Xeon CPU Max Series<sup>1</sup> in high bandwidth memory mode.</li>
                        <li>New subsystem powered by 40 Intel Data Center GPU Max Series for AI, ML, and GPU-friendly applications.</li>
                    </ul>
                    <p class="k_plink1 k_intext1blue1"><a href="#">Download the PDF ›</a></p>
            

                </div>
            </div>
        </div>
    </section>
    <section class="k_bggrey py-5 mt-4">
        <div class="k_container11">
            <div class="row mb-4">
                <div class="col-lg-9 col-md-9 col-sm-12">
                    <h1 class="fw-lighter">Explore Related Stories</h1>
                </div>
                <div class="col-lg-2 col-md-2 col-sm-12 align-content-center">
                    <p class="text-center k_btnlearn py-2 px-4  k_text m-auto k_under k_btn100"
                        style="float: inline-start; width: 200px; background-color: #0068B5;">
                        <a href="../M_Solutions/m_sol_re_Customer_Spotlight.html " class="text-white">Intel Customer
                            Spotlight <i class="fa-solid fa-arrow-right"></i></a>
                    </p>
                </div>
            </div>
            <div class="row">

                <div class="col-lg-3 col-md-6 col-sm-12">
                    <img src="../img/rushita_img/national4.png" alt="" width="100%">
                    <h4 class="mt-3 fw-lighter k_plink1 k_bluehover1"><a href="#">Kyoto University Enhances HPC Performance</a>
                    </h4>
                </div>
                <div class="col-lg-3 col-md-6 col-sm-12">
                    <img src="../img/rushita_img/national5.jpg" alt="" width="100%">
                    <h4 class="mt-3 fw-lighter k_plink1 k_bluehover1"><a href="#">University of Cambridge Strives for Zettascale</a></h4>
                </div>
                <div class="col-lg-3 col-md-6 col-sm-12">
                    <img src="../img/rushita_img/national6.png" alt="" width="100%">
                    <h4 class="mt-3 fw-lighter k_plink1 k_bluehover1"><a href="#">Stony Brook Upgrades Seawulf Supercomputer</a></h4>
                </div>
                <div class="col-lg-3 col-md-6 col-sm-12">
                    <img src="../img/rushita_img/national7.png" alt="" width="100%">
                    <h4 class="mt-3 fw-lighter k_plink1 k_bluehover1"><a href="#">LLE Uses HPC to Make Stars in a Jar</a>
                    </h4>
                </div>
            </div>
        </div>
    </section>

    <section class=" py-4 k_bgblue text-white">
        <div class="k_container11">

            <div class="row k_space justify-content-between align-content-center">


                <div class="col-lg-3 col-md-6 col-sm-12 align-content-center">
                    <div class="k_img1">
                        <img src="../img/rushita_img/national8.jpg" alt="" width="100%">
                    </div>
                    <h4 class="k_a_whiteunder mt-3 fw-lighter">Intel® Xeon® Scalable Processors</h4>
                    <p>Drive actionable insight, count on hardware-based security, and deploy dynamic service delivery
                        with Intel® Xeon® Scalable processors.</p>
                    <p class="k_a_whiteunder fw-lighter"><a href="#">Learn more</a></p>
                </div>
                <div class="col-lg-3 col-md-6 col-sm-12 align-content-center">
                    <div class="k_img1">
                        <img src="../img/rushita_img/tac4.jpg" alt="" width="100%">
                    </div>
                    <h4 class="k_a_whiteunder mt-3 fw-lighter">Intel® Xeon® CPU Max Series</h4>
                    <p>Maximize bandwidth with the Intel® Xeon® CPU Max Series, the only x86-based processor with high-bandwidth memory (HBM).</p>
                    <p class="k_a_whiteunder fw-lighter"><a href="#">Learn more</a></p>
                </div>
                <div class="col-lg-3 col-md-6 col-sm-12 align-content-center">
                    <div class="k_img1">
                        <img src="../img/rushita_img/tac5.avif" alt="" width="100%">
                    </div>
                    <h4 class="k_a_whiteunder mt-3 fw-lighter">Intel® Data Center GPU Max Series</h4>
                    <p>Intel’s highest performing, highest density, general-purpose discrete GPU is designed to take on the most challenging high-performance computing (HPC) and AI workloads.</p>
                    <p class="k_a_whiteunder fw-lighter"><a href="#">Learn more</a></p>
                </div>
                <div class="col-lg-3 col-md-6 col-sm-12 align-content-center">
                    <div class="k_img1">
                        <img src="../img/rushita_img/tac6.jpg" alt="" width="100%">
                    </div>
                    <h4 class="k_a_whiteunder mt-3 fw-lighter">Dell and Intel Innovating for Today and Tomorrow</h4>
                    <p>From client to data center to Cloud to the Edge, Intel and Dell are driving next-generation capabilities with a comprehensive portfolio of trusted solutions.</p>
                    <p class="k_a_whiteunder fw-lighter"><a href="#">Learn more</a></p>
                </div>
            </div>
        </div>
    </section>
    <section style="background-color: #8F5DA2;">
        <div class="k_container11">
            <div class="row py-5 text-white">
                <div class="col-lg-4 col-md-4 col-sm-12">
                    <h3 class="k_20px"><b>Customer Stories and Case Studies</b></h3>
                    <p>Explore the latest customer stories, case studies, and news releases highlighting data-centric
                        innovations.</p>
                    <ul>
                        <li class="k_a_whiteunder">
                            <a href="#">Intel Customer Spotlight</a>
                        </li>
                        <li class="k_a_whiteunder">
                            <a href="#">Intel Newsroom</a>
                        </li>
                    </ul>
                </div>
                <div class="col-lg-4 col-md-4 col-sm-12">
                    <h3 class="k_20px"><b>Data Center Workloads</b></h3>
                    <p>Learn how Intel® technologies can help provide the scalability needed for high-demand workloads
                        and applications.</p>
                    <ul>
                        <li class="k_a_whiteunder">
                            <a href="#">Advanced Analytics</a>
                        </li>
                        <li class="k_a_whiteunder">
                            <a href="#">Artificial Intelligence (AI)</a>
                        </li>
                        <li class="k_a_whiteunder">
                            <a href="#">Cloud Computing</a>
                        </li>
                        <li class="k_a_whiteunder">
                            <a href="#">High Performance Computing (HPC)</a>
                        </li>
                </div>
                <div class="col-lg-4 col-md-4 col-sm-12">
                    <h3 class="k_20px"><b>Data Center Insights</b></h3>
                    <p>Get the latest information about Intel data center performance, flexibility, and scalability.</p>
                    <ul>
                        <li class="k_a_whiteunder">
                            <a href="#">Cloud Service Provider Resources</a>
                        </li>
                        <li class="k_a_whiteunder">
                            <a href="#">Network Transformation & Communications Technology</a>
                        </li>
                </div>
            </div>
        </div>
    </section>
    <section class="k_space">
        <div class="k_container11">
            <div class="row">
                <p>Product and Performance Information</p>
                <div class="disclaimer" style="font-size: 13px;"><sup>1</sup>Applications compared by TACC were WRF CONUS 2.5km, Parsec liquid_water_64H2O_0.3A, Parsec Si1947H604_0.9A, Amber STMV_production_BP4_4fs, AWP-ODC Fortran, Seissoltpv5_1node, CESM PFS_Ld5_P56.mpasa120_mpasa, EWP MgB2_16, MILC grid 32x32x32x32, Enzo-E 128^3 root mech 512 root blocks, ISSM test435, MuST muffin_56x32, PSDNS 768x768x768, Plascom, and athena++. These were run on systems installed at TACC that use Intel® Xeon® 8280, Intel® Xeon® Max 9480 (Flat Mode, DDR only), and Intel® Xeon® Max 9480 (HBM only). TACC observed a 2.6x average performance increase from Frontera (Intel® Xeon® 8280) to Intel® Xeon® Max 9480 (HBM only) on these workloads.</div>
            </div>
        </div>
    </section>
    <div id="footer"></div>
    <script>
        // navbar include  
        fetch('../y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('../y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>
    <script>
        const playButton = document.querySelector('.play-button');
        const video = document.getElementById('myVideo');
        const thumbnail = document.querySelector('.thumbnail');

        playButton.addEventListener('click', function () {
            thumbnail.style.display = 'none';
            playButton.style.display = 'none';
            video.style.display = 'block';
            video.play();
        });

        video.addEventListener('pause', function () {
            if (video.currentTime === 0 || video.ended) {
                video.style.display = 'none';
                thumbnail.style.display = 'block';
                playButton.style.display = 'block';
            }
        });
    </script>
   
    <script src="https://cdn.jsdelivr.net/npm/@splidejs/splide@4.1.4/dist/js/splide.min.js"></script>
    <script src="../js/jquery-3.7.1.js"></script>
    <!-- <script src="js/jquery-3.6.4.min.js"></script> -->
    <script src="../js/owl.carousel.min.js"></script>
    <script src="../js/rushita.js"></script>
    <script src="../js/monika.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>



</body>

</html>