Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Marko\Documents\etf\Master\Digitalni_VLSI\Projekat\DVS_software_processing\basic.qsys --block-symbol-file --output-directory=C:\Users\Marko\Documents\etf\Master\Digitalni_VLSI\Projekat\DVS_software_processing\basic --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DVS_software_processing/basic.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 15.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding performance_counter [altera_avalon_performance_counter 15.0]
Progress: Parameterizing module performance_counter
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Marko\Documents\etf\Master\Digitalni_VLSI\Projekat\DVS_software_processing\basic.qsys --synthesis=VHDL --output-directory=C:\Users\Marko\Documents\etf\Master\Digitalni_VLSI\Projekat\DVS_software_processing\basic\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DVS_software_processing/basic.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 15.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding performance_counter [altera_avalon_performance_counter 15.0]
Progress: Parameterizing module performance_counter
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: basic: Generating basic "basic" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: jtag_uart: Starting RTL generation for module 'basic_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=basic_jtag_uart --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0001_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0001_jtag_uart_gen//basic_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'basic_jtag_uart'
Info: jtag_uart: "basic" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_cpu: "basic" instantiated altera_nios2_gen2 "nios2_cpu"
Info: performance_counter: Starting RTL generation for module 'basic_performance_counter'
Info: performance_counter:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=basic_performance_counter --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0002_performance_counter_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0002_performance_counter_gen//basic_performance_counter_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter: Done RTL generation for module 'basic_performance_counter'
Info: performance_counter: "basic" instantiated altera_avalon_performance_counter "performance_counter"
Info: pll: "basic" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'basic_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=basic_sdram --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0005_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0005_sdram_gen//basic_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'basic_sdram'
Info: sdram: "basic" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "basic" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "basic" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "basic" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'basic_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=basic_nios2_cpu_cpu --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_2004671136391689294.dir/0008_cpu_gen//basic_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.08.23 23:30:51 (*) Starting Nios II generation
Info: cpu: # 2017.08.23 23:30:51 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.23 23:30:55 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2017.08.23 23:30:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.08.23 23:30:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.08.23 23:30:55 (*)   Plaintext license not found.
Info: cpu: # 2017.08.23 23:30:55 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.08.23 23:30:58 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2017.08.23 23:30:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.08.23 23:30:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.08.23 23:30:58 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.08.23 23:30:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.23 23:30:58 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.23 23:30:58 (*)     Testbench
Info: cpu: # 2017.08.23 23:30:59 (*)     Instruction decoding
Info: cpu: # 2017.08.23 23:30:59 (*)       Instruction fields
Info: cpu: # 2017.08.23 23:30:59 (*)       Instruction decodes
Info: cpu: # 2017.08.23 23:31:01 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.08.23 23:31:01 (*)       Instruction controls
Info: cpu: # 2017.08.23 23:31:01 (*)     Pipeline frontend
Info: cpu: # 2017.08.23 23:31:02 (*)     Pipeline backend
Info: cpu: # 2017.08.23 23:31:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.23 23:31:16 (*)   Creating encrypted RTL
Info: cpu: # 2017.08.23 23:31:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'basic_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/basic/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: basic: Done "basic" with 36 modules, 66 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
