// Seed: 2761226268
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_10(
      .id_0(id_2), .id_1(1'b0), .id_2(id_7)
  );
  assign id_1 = id_3 == 1'b0;
  id_11(
      .id_0(id_1), .id_1()
  );
  always_latch @(posedge 1 or id_4) begin
    $display;
  end
  wire id_12 = id_2;
  wire id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input  wor id_0,
    input  wor id_1,
    output tri id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
