#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1546096a0 .scope module, "testbench3" "testbench3" 2 3;
 .timescale 0 0;
v0x1546262f0_0 .var "a", 0 0;
v0x154626380_0 .var "b", 0 0;
v0x154626410_0 .var "c", 0 0;
v0x1546264a0_0 .var "clk", 0 0;
v0x154626530_0 .var "errors", 31 0;
v0x154626600_0 .var "reset", 0 0;
v0x154626690 .array "testvectors", 0 10000, 31 0;
v0x154626720_0 .var "vectornum", 31 0;
v0x1546267d0_0 .net "y", 0 0, L_0x154627550;  1 drivers
v0x1546268e0_0 .var "yexpected", 0 0;
E_0x154612e30 .event negedge, v0x1546264a0_0;
E_0x15460ab20 .event posedge, v0x1546264a0_0;
S_0x154608220 .scope module, "dut" "sillyfunction_112" 2 11, 3 1 0, S_0x1546096a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x154626970 .functor NOT 1, v0x1546262f0_0, C4<0>, C4<0>, C4<0>;
L_0x154626a20 .functor NOT 1, v0x154626380_0, C4<0>, C4<0>, C4<0>;
L_0x154626ad0 .functor AND 1, L_0x154626970, L_0x154626a20, C4<1>, C4<1>;
L_0x154626be0 .functor NOT 1, v0x154626410_0, C4<0>, C4<0>, C4<0>;
L_0x154626c90 .functor AND 1, L_0x154626ad0, L_0x154626be0, C4<1>, C4<1>;
L_0x154626dd0 .functor NOT 1, v0x154626380_0, C4<0>, C4<0>, C4<0>;
L_0x154626e40 .functor AND 1, v0x1546262f0_0, L_0x154626dd0, C4<1>, C4<1>;
L_0x154626f30 .functor NOT 1, v0x154626410_0, C4<0>, C4<0>, C4<0>;
L_0x154626fa0 .functor AND 1, L_0x154626e40, L_0x154626f30, C4<1>, C4<1>;
L_0x154627100 .functor OR 1, L_0x154626c90, L_0x154626fa0, C4<0>, C4<0>;
L_0x1546271b0 .functor NOT 1, v0x154626380_0, C4<0>, C4<0>, C4<0>;
L_0x154627300 .functor AND 1, v0x1546262f0_0, L_0x1546271b0, C4<1>, C4<1>;
L_0x1546273f0 .functor AND 1, L_0x154627300, v0x154626410_0, C4<1>, C4<1>;
L_0x154627550 .functor OR 1, L_0x154627100, L_0x1546273f0, C4<0>, C4<0>;
v0x154609810_0 .net *"_ivl_0", 0 0, L_0x154626970;  1 drivers
v0x154625660_0 .net *"_ivl_10", 0 0, L_0x154626dd0;  1 drivers
v0x154625710_0 .net *"_ivl_12", 0 0, L_0x154626e40;  1 drivers
v0x1546257d0_0 .net *"_ivl_14", 0 0, L_0x154626f30;  1 drivers
v0x154625880_0 .net *"_ivl_16", 0 0, L_0x154626fa0;  1 drivers
v0x154625970_0 .net *"_ivl_18", 0 0, L_0x154627100;  1 drivers
v0x154625a20_0 .net *"_ivl_2", 0 0, L_0x154626a20;  1 drivers
v0x154625ad0_0 .net *"_ivl_20", 0 0, L_0x1546271b0;  1 drivers
v0x154625b80_0 .net *"_ivl_22", 0 0, L_0x154627300;  1 drivers
v0x154625c90_0 .net *"_ivl_24", 0 0, L_0x1546273f0;  1 drivers
v0x154625d40_0 .net *"_ivl_4", 0 0, L_0x154626ad0;  1 drivers
v0x154625df0_0 .net *"_ivl_6", 0 0, L_0x154626be0;  1 drivers
v0x154625ea0_0 .net *"_ivl_8", 0 0, L_0x154626c90;  1 drivers
v0x154625f50_0 .net "a", 0 0, v0x1546262f0_0;  1 drivers
v0x154625ff0_0 .net "b", 0 0, v0x154626380_0;  1 drivers
v0x154626090_0 .net "c", 0 0, v0x154626410_0;  1 drivers
v0x154626130_0 .net "y", 0 0, L_0x154627550;  alias, 1 drivers
    .scope S_0x1546096a0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1546264a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1546264a0_0, 0, 1;
    %delay 5, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1546096a0;
T_1 ;
    %vpi_call 2 20 "$readmemb", "example.tv", v0x154626690 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154626720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154626530_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154626600_0, 0, 1;
    %delay 27, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154626600_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1546096a0;
T_2 ;
    %wait E_0x15460ab20;
    %delay 1, 0;
    %ix/getv 4, v0x154626720_0;
    %load/vec4a v0x154626690, 4;
    %pad/u 4;
    %split/vec4 1;
    %store/vec4 v0x1546268e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x154626410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x154626380_0, 0, 1;
    %store/vec4 v0x1546262f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1546096a0;
T_3 ;
    %wait E_0x154612e30;
    %load/vec4 v0x154626600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1546267d0_0;
    %load/vec4 v0x1546268e0_0;
    %cmp/ne;
    %jmp/0xz  T_3.2, 6;
    %load/vec4 v0x1546262f0_0;
    %load/vec4 v0x154626380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154626410_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 33 "$display", "Error : inputs = %b", S<0,vec4,u3> {1 0 0};
    %vpi_call 2 34 "$display", "outputs = %b (%b expected)", v0x1546267d0_0, v0x1546268e0_0 {0 0 0};
    %load/vec4 v0x154626530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154626530_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1546262f0_0;
    %load/vec4 v0x154626380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154626410_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 38 "$display", "Right : inputs = %b", S<0,vec4,u3> {1 0 0};
    %vpi_call 2 39 "$display", "outputs = %b (%b expected)", v0x1546267d0_0, v0x1546268e0_0 {0 0 0};
T_3.3 ;
    %load/vec4 v0x154626720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154626720_0, 0, 32;
    %ix/getv 4, v0x154626720_0;
    %load/vec4a v0x154626690, 4;
    %cmpi/e 15, 15, 32;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 43 "$display", "%d test completed with %d errors", v0x154626720_0, v0x154626530_0 {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
T_3.4 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testsilly.v";
    "./sillyfunction_112.v";
