# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1708.ip_user_files/bd/designteste2/ipshared/45d1/CMFteste2/solution1/impl/verilog/CMFteste2.v" \
"../../../../project_1708.ip_user_files/bd/designteste2/ip/designteste2_sim_clk_gen_0_0/sim/designteste2_sim_clk_gen_0_0.v" \
"../../../../project_1708.ip_user_files/bd/designteste2/ip/designteste2_xlconstant_0_0/sim/designteste2_xlconstant_0_0.v" \
"../../../../project_1708.ip_user_files/bd/designteste2/sim/designteste2.v" \
"../../../../project_1708.srcs/sources_1/imports/hdl/designteste2_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
