DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "common"
unitName "constants"
)
]
instances [
(Instance
name "i_ikh_mult_pp_seq"
duLibraryName "COMMON"
duName "mult_4x4_4x4_seq"
elements [
]
mwi 0
uid 157,0
)
(Instance
name "i_ikh_ppr_multiplier_start_ff"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 194,0
)
(Instance
name "i_ikh_pp_multiplier"
duLibraryName "COMMON"
duName "mult_4x4_4x4"
elements [
]
mwi 0
uid 221,0
)
(Instance
name "i_ikh_pp_res_addr_cntr"
duLibraryName "COMMON"
duName "linear_4x4_addr_cntr"
elements [
]
mwi 0
uid 263,0
)
(Instance
name "i_res_ram_dina_reg"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "16"
)
]
mwi 0
uid 293,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hdl"
)
(vvPair
variable "HDSDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\ikh_mult_pp_fast\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\ikh_mult_pp_fast\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\ikh_mult_pp_fast"
)
(vvPair
variable "d_logical"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\ikh_mult_pp_fast"
)
(vvPair
variable "date"
value "05/06/2015"
)
(vvPair
variable "day"
value "vie"
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "entity_name"
value "ikh_mult_pp_fast"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LANCHARES"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "correction"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/correction"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "ikh_mult_pp_fast"
)
(vvPair
variable "month"
value "jun"
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\ikh_mult_pp_fast\\struct.bd"
)
(vvPair
variable "p_logical"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\ikh_mult_pp_fast\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fk_kinsey_06"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:34:20"
)
(vvPair
variable "unit"
value "ikh_mult_pp_fast"
)
(vvPair
variable "user"
value "Juan Lanchares"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "-3000,41625,-1500,42375"
)
(Line
uid 112,0
sl 0
ro 270
xt "-1500,42000,-1000,42000"
pts [
"-1500,42000"
"-1000,42000"
]
)
]
)
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
font "arial,8,0"
)
xt "-8200,41500,-4000,42500"
st "pp : (15:0)"
ju 2
blo "-4000,42300"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "0,47625,1500,48375"
)
(Line
uid 118,0
sl 0
ro 270
xt "1500,48000,2000,48000"
pts [
"1500,48000"
"2000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "-2300,47500,-1000,48500"
st "rst"
ju 2
blo "-1000,48300"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "0,49625,1500,50375"
)
(Line
uid 124,0
sl 0
ro 270
xt "1500,50000,2000,50000"
pts [
"1500,50000"
"2000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-2300,49500,-1000,50500"
st "clk"
ju 2
blo "-1000,50300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 127,0
shape (CompositeShape
uid 128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 129,0
sl 0
ro 270
xt "0,29625,1500,30375"
)
(Line
uid 130,0
sl 0
ro 270
xt "1500,30000,2000,30000"
pts [
"1500,30000"
"2000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "-4300,29500,-1000,30500"
st "i_sub_kh"
ju 2
blo "-1000,30300"
tm "WireNameMgr"
)
)
)
*5 (PortIoOut
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 90
xt "0,34625,1500,35375"
)
(Line
uid 136,0
sl 0
ro 90
xt "1500,35000,2000,35000"
pts [
"2000,35000"
"1500,35000"
]
)
]
)
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
font "arial,8,0"
)
xt "-6700,34500,-1000,35500"
st "pp_addr : (3:0)"
ju 2
blo "-1000,35300"
tm "WireNameMgr"
)
)
)
*6 (PortIoIn
uid 139,0
shape (CompositeShape
uid 140,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 141,0
sl 0
ro 270
xt "0,27625,1500,28375"
)
(Line
uid 142,0
sl 0
ro 270
xt "1500,28000,2000,28000"
pts [
"1500,28000"
"2000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 143,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "-7600,27500,-1000,28500"
st "ikh_mult_pp_start"
ju 2
blo "-1000,28300"
tm "WireNameMgr"
)
)
)
*7 (PortIoOut
uid 145,0
shape (CompositeShape
uid 146,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 147,0
sl 0
ro 90
xt "0,33625,1500,34375"
)
(Line
uid 148,0
sl 0
ro 90
xt "1500,34000,2000,34000"
pts [
"2000,34000"
"1500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 149,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "-6600,33500,-1000,34500"
st "i_sub_kh_addr"
ju 2
blo "-1000,34300"
tm "WireNameMgr"
)
)
)
*8 (GlobalConnector
uid 151,0
shape (Circle
uid 152,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "5000,47000,7000,49000"
radius 1000
)
name (Text
uid 153,0
va (VaSet
font "arial,8,1"
)
xt "5500,47500,6500,48500"
st "G"
blo "5500,48300"
)
)
*9 (GlobalConnector
uid 154,0
shape (Circle
uid 155,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "5000,49000,7000,51000"
radius 1000
)
name (Text
uid 156,0
va (VaSet
font "arial,8,1"
)
xt "5500,49500,6500,50500"
st "G"
blo "5500,50300"
)
)
*10 (SaComponent
uid 157,0
optionalChildren [
*11 (CptPort
uid 167,0
optionalChildren [
*12 (FFT
pts [
"10750,38000"
"10000,38375"
"10000,37625"
]
uid 171,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "10000,37625,10750,38375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,37625,10000,38375"
)
tg (CPTG
uid 169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "11000,37500,12300,38500"
st "clk"
blo "11000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*13 (CptPort
uid 172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,36625,10000,37375"
)
tg (CPTG
uid 174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 175,0
va (VaSet
font "arial,8,0"
)
xt "11000,36500,12300,37500"
st "rst"
blo "11000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*14 (CptPort
uid 176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16625,31250,17375,32000"
)
tg (CPTG
uid 178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 179,0
va (VaSet
font "arial,8,0"
)
xt "16000,33000,17900,34000"
st "start"
blo "16000,33800"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
)
)
)
*15 (CptPort
uid 180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 181,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,33625,10000,34375"
)
tg (CPTG
uid 182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183,0
va (VaSet
font "arial,8,0"
)
xt "11000,33500,16100,34500"
st "addr_matrix1"
blo "11000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_matrix1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*16 (CptPort
uid 184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 185,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,34625,10000,35375"
)
tg (CPTG
uid 186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 187,0
va (VaSet
font "arial,8,0"
)
xt "11000,34500,16100,35500"
st "addr_matrix2"
blo "11000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_matrix2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*17 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,34625,23750,35375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "arial,8,0"
)
xt "19700,34500,22000,35500"
st "rd_en"
ju 2
blo "22000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_en"
t "std_logic"
o 6
)
)
)
*18 (CommentGraphic
uid 192,0
shape (CustomPolygon
pts [
"10004,32003"
"22996,32003"
"22996,39997"
"10004,39997"
"10004,32003"
]
uid 193,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10004,32003,22996,39997"
)
oxt "41004,36003,53996,43997"
)
]
shape (Rectangle
uid 158,0
va (VaSet
vasetType 1
transparent 1
lineColor "26368,26368,26368"
lineStyle 2
)
xt "10000,32000,23000,40000"
fos 1
)
oxt "41000,36000,54000,44000"
ttg (MlTextGroup
uid 159,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 160,0
va (VaSet
font "arial,8,1"
)
xt "10200,40000,14400,41000"
st "COMMON"
blo "10200,40800"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 161,0
va (VaSet
font "arial,8,1"
)
xt "10200,41000,17600,42000"
st "mult_4x4_4x4_seq"
blo "10200,41800"
tm "CptNameMgr"
)
*21 (Text
uid 162,0
va (VaSet
font "arial,8,1"
)
xt "10200,42000,17900,43000"
st "i_ikh_mult_pp_seq"
blo "10200,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 163,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 164,0
text (MLText
uid 165,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,29800,-5000,29800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 166,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,38250,11750,39750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*22 (SaComponent
uid 194,0
optionalChildren [
*23 (CptPort
uid 204,0
optionalChildren [
*24 (FFT
pts [
"31750,33000"
"31000,33375"
"31000,32625"
]
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,32625,31750,33375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,32625,31000,33375"
)
tg (CPTG
uid 206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 207,0
va (VaSet
font "arial,8,0"
)
xt "32000,32500,33300,33500"
st "clk"
blo "32000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
)
)
)
*25 (CptPort
uid 209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,27625,31000,28375"
)
tg (CPTG
uid 211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 212,0
va (VaSet
font "arial,8,0"
)
xt "32000,27500,33400,28500"
st "din"
blo "32000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
)
)
)
*26 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,27625,37750,28375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
font "arial,8,0"
)
xt "34200,27500,36000,28500"
st "dout"
ju 2
blo "36000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
)
)
)
*27 (CptPort
uid 217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,31625,31000,32375"
)
tg (CPTG
uid 219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 220,0
va (VaSet
font "arial,8,0"
)
xt "32000,31500,33300,32500"
st "rst"
blo "32000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
)
)
)
]
shape (Rectangle
uid 195,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,27000,37000,35000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 196,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 197,0
va (VaSet
font "arial,8,1"
)
xt "30200,24000,33900,25000"
st "common"
blo "30200,24800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 198,0
va (VaSet
font "arial,8,1"
)
xt "30200,25000,31200,26000"
st "ff"
blo "30200,25800"
tm "CptNameMgr"
)
*30 (Text
uid 199,0
va (VaSet
font "arial,8,1"
)
xt "30200,26000,41800,27000"
st "i_ikh_ppr_multiplier_start_ff"
blo "30200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 200,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 201,0
text (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "29000,35600,29000,35600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 203,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,33250,32750,34750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 221,0
optionalChildren [
*32 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,43625,34000,44375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
font "arial,8,0"
)
xt "35000,43500,36300,44500"
st "rst"
blo "35000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
*33 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,37250,39375,38000"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
font "arial,8,0"
)
xt "38000,39000,39900,40000"
st "start"
blo "38000,39800"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 5
)
)
)
*34 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,44625,34000,45375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
font "arial,8,0"
)
xt "35000,44500,36300,45500"
st "clk"
blo "35000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*35 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,37250,43375,38000"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
font "arial,8,0"
)
xt "42000,39000,44000,40000"
st "done"
blo "42000,39800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 6
)
)
)
*36 (CptPort
uid 247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,40625,34000,41375"
)
tg (CPTG
uid 249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 250,0
va (VaSet
font "arial,8,0"
)
xt "35000,40500,37300,41500"
st "oper1"
blo "35000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "oper1"
t "t_data"
o 2
)
)
)
*37 (CptPort
uid 251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,41625,34000,42375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
font "arial,8,0"
)
xt "35000,41500,37300,42500"
st "oper2"
blo "35000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "oper2"
t "t_data"
o 3
)
)
)
*38 (CptPort
uid 255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,39625,49750,40375"
)
tg (CPTG
uid 257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 258,0
va (VaSet
font "arial,8,0"
)
xt "43900,39500,48000,40500"
st "valid_data"
ju 2
blo "48000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid_data"
t "std_logic"
o 8
)
)
)
*39 (CptPort
uid 259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,40625,49750,41375"
)
tg (CPTG
uid 261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 262,0
va (VaSet
font "arial,8,0"
)
xt "42800,40500,48000,41500"
st "element_mult"
ju 2
blo "48000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "element_mult"
t "t_data"
o 7
)
)
)
]
shape (Rectangle
uid 222,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,38000,49000,47000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 223,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 224,0
va (VaSet
font "arial,8,1"
)
xt "34200,47000,38400,48000"
st "COMMON"
blo "34200,47800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 225,0
va (VaSet
font "arial,8,1"
)
xt "34200,48000,39900,49000"
st "mult_4x4_4x4"
blo "34200,48800"
tm "CptNameMgr"
)
*42 (Text
uid 226,0
va (VaSet
font "arial,8,1"
)
xt "34200,49000,42000,50000"
st "i_ikh_pp_multiplier"
blo "34200,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 227,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 228,0
text (MLText
uid 229,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,44000,19000,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,45250,35750,46750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 263,0
optionalChildren [
*44 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,28625,54000,29375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "55000,28500,56300,29500"
st "clk"
blo "55000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*45 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,29625,54000,30375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "55000,29500,56300,30500"
st "rst"
blo "55000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*46 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,30625,54000,31375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "55000,30500,56900,31500"
st "start"
blo "55000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
)
)
)
*47 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,28625,66750,29375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "arial,8,0"
)
xt "60500,28500,65000,29500"
st "addr : (3:0)"
ju 2
blo "65000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*48 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,29625,66750,30375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "arial,8,0"
)
xt "62600,29500,65000,30500"
st "wr_en"
ju 2
blo "65000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 264,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,28000,66000,34000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 265,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 266,0
va (VaSet
font "arial,8,1"
)
xt "54200,25000,58400,26000"
st "COMMON"
blo "54200,25800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 267,0
va (VaSet
font "arial,8,1"
)
xt "54200,26000,63000,27000"
st "linear_4x4_addr_cntr"
blo "54200,26800"
tm "CptNameMgr"
)
*51 (Text
uid 268,0
va (VaSet
font "arial,8,1"
)
xt "54200,27000,64000,28000"
st "i_ikh_pp_res_addr_cntr"
blo "54200,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 269,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 270,0
text (MLText
uid 271,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,34000,39000,34000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 272,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,32250,55750,33750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*52 (SaComponent
uid 293,0
optionalChildren [
*53 (CptPort
uid 303,0
optionalChildren [
*54 (FFT
pts [
"61750,46000"
"61000,46375"
"61000,45625"
]
uid 307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,45625,61750,46375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,45625,61000,46375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
font "arial,8,0"
)
xt "62000,45500,63300,46500"
st "clk"
blo "62000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
)
)
)
*55 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,40625,61000,41375"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
font "arial,8,0"
)
xt "62000,40500,63400,41500"
st "din"
blo "62000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
)
)
)
*56 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,40625,67750,41375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
font "arial,8,0"
)
xt "64200,40500,66000,41500"
st "dout"
ju 2
blo "66000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
)
)
)
*57 (CptPort
uid 316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,44625,61000,45375"
)
tg (CPTG
uid 318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319,0
va (VaSet
font "arial,8,0"
)
xt "62000,44500,63300,45500"
st "rst"
blo "62000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
)
)
)
]
shape (Rectangle
uid 294,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,40000,67000,48000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 296,0
va (VaSet
font "arial,8,1"
)
xt "61200,37000,64900,38000"
st "common"
blo "61200,37800"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 297,0
va (VaSet
font "arial,8,1"
)
xt "61200,38000,62800,39000"
st "reg"
blo "61200,38800"
tm "CptNameMgr"
)
*60 (Text
uid 298,0
va (VaSet
font "arial,8,1"
)
xt "61200,39000,69100,40000"
st "i_res_ram_dina_reg"
blo "61200,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 299,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 300,0
text (MLText
uid 301,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,48600,79500,49400"
st "g_vector_length = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 302,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,46250,62750,47750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*61 (PortIoOut
uid 320,0
shape (CompositeShape
uid 321,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 322,0
sl 0
ro 270
xt "75500,36625,77000,37375"
)
(Line
uid 323,0
sl 0
ro 270
xt "75000,37000,75500,37000"
pts [
"75000,37000"
"75500,37000"
]
)
]
)
sf 1
tg (WTG
uid 324,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 325,0
va (VaSet
font "arial,8,0"
)
xt "78000,36500,83700,37500"
st "pc_addr : (3:0)"
blo "78000,37300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 326,0
shape (CompositeShape
uid 327,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 328,0
sl 0
ro 270
xt "75500,38625,77000,39375"
)
(Line
uid 329,0
sl 0
ro 270
xt "75000,39000,75500,39000"
pts [
"75000,39000"
"75500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 330,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
font "arial,8,0"
)
xt "78000,38500,80900,39500"
st "pc_wea"
blo "78000,39300"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 332,0
shape (CompositeShape
uid 333,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 334,0
sl 0
ro 270
xt "75500,40625,77000,41375"
)
(Line
uid 335,0
sl 0
ro 270
xt "75000,41000,75500,41000"
pts [
"75000,41000"
"75500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 336,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337,0
va (VaSet
font "arial,8,0"
)
xt "78000,40500,79200,41500"
st "pc"
blo "78000,41300"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 338,0
shape (CompositeShape
uid 339,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 340,0
sl 0
ro 270
xt "75500,24625,77000,25375"
)
(Line
uid 341,0
sl 0
ro 270
xt "75000,25000,75500,25000"
pts [
"75000,25000"
"75500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 342,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343,0
va (VaSet
font "arial,8,0"
)
xt "78000,24500,85000,25500"
st "ikh_mult_ppr_done"
blo "78000,25300"
tm "WireNameMgr"
)
)
)
*65 (Grouping
uid 344,0
optionalChildren [
*66 (CommentText
uid 346,0
shape (Rectangle
uid 347,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,58000,69000,59000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 348,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,58000,64600,59000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*67 (CommentText
uid 349,0
shape (Rectangle
uid 350,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,54000,73000,55000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 351,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,54000,72200,55000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*68 (CommentText
uid 352,0
shape (Rectangle
uid 353,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,56000,69000,57000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 354,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,56000,62200,57000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*69 (CommentText
uid 355,0
shape (Rectangle
uid 356,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,56000,52000,57000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 357,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,56000,50300,57000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*70 (CommentText
uid 358,0
shape (Rectangle
uid 359,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,55000,89000,59000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 360,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,55200,88000,58200"
st "
Módulo que implementa la multiplicación final de la corrección de la covarianza:
(I - K*H) * pPriori
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*71 (CommentText
uid 361,0
shape (Rectangle
uid 362,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,54000,89000,55000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 363,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,54000,78100,55000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*72 (CommentText
uid 364,0
shape (Rectangle
uid 365,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,54000,69000,56000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 366,0
va (VaSet
fg "32768,0,0"
)
xt "55950,54500,61050,55500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*73 (CommentText
uid 367,0
shape (Rectangle
uid 368,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,57000,52000,58000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 369,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,57000,50300,58000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*74 (CommentText
uid 370,0
shape (Rectangle
uid 371,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,58000,52000,59000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 372,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,58000,50900,59000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*75 (CommentText
uid 373,0
shape (Rectangle
uid 374,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,57000,69000,58000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 375,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,57000,62100,58000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 345,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "48000,54000,89000,59000"
)
oxt "14000,66000,55000,71000"
)
*76 (Net
uid 496,0
decl (Decl
n "ikh_mult_ppr_valid_data"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 497,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,47000,12600"
st "signal ikh_mult_ppr_valid_data     : std_logic
"
)
)
*77 (Net
uid 498,0
decl (Decl
n "pc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 499,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,53500,8400"
st "pc                          : std_logic_vector(15 DOWNTO 0)
"
)
)
*78 (Net
uid 500,0
decl (Decl
n "ikh_ppr_multiplier_start"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 501,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,47000,13400"
st "signal ikh_ppr_multiplier_start    : std_logic
"
)
)
*79 (Net
uid 502,0
decl (Decl
n "clk"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 503,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,43000,2800"
st "clk                         : std_logic
"
)
)
*80 (Net
uid 504,0
decl (Decl
n "rst"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 505,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,43000,6000"
st "rst                         : std_logic
"
)
)
*81 (Net
uid 506,0
decl (Decl
n "pc_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,53000,9200"
st "pc_addr                     : std_logic_vector(3 DOWNTO 0)
"
)
)
*82 (Net
uid 508,0
decl (Decl
n "i_sub_kh_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 509,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,53000,6800"
st "i_sub_kh_addr               : std_logic_vector(3 DOWNTO 0)
"
)
)
*83 (Net
uid 510,0
decl (Decl
n "ikh_mult_pp_start"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 511,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,43000,4400"
st "ikh_mult_pp_start           : std_logic
"
)
)
*84 (Net
uid 512,0
decl (Decl
n "pp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 513,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,53500,5200"
st "pp                          : std_logic_vector(15 DOWNTO 0)
"
)
)
*85 (Net
uid 514,0
decl (Decl
n "res_ram_dina"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 515,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,57000,15000"
st "signal res_ram_dina                : STD_LOGIC_VECTOR(15 DOWNTO 0)
"
)
)
*86 (Net
uid 516,0
decl (Decl
n "i_sub_kh"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
declText (MLText
uid 517,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,53500,3600"
st "i_sub_kh                    : std_logic_vector(15 DOWNTO 0)
"
)
)
*87 (Net
uid 518,0
decl (Decl
n "ikh_mult_ppr_done"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 519,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,43000,7600"
st "ikh_mult_ppr_done           : std_logic
"
)
)
*88 (Net
uid 520,0
decl (Decl
n "pc_wea"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 521,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,43000,10000"
st "pc_wea                      : std_logic
"
)
)
*89 (Net
uid 522,0
decl (Decl
n "ikh_ppr_multiplier_start_ff"
t "std_logic"
eolc "Data out"
o 14
suid 14,0
)
declText (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,53000,14200"
st "signal ikh_ppr_multiplier_start_ff : std_logic -- Data out
"
)
)
*90 (Net
uid 524,0
decl (Decl
n "pp_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,53000,10800"
st "pp_addr                     : std_logic_vector(3 DOWNTO 0)
"
)
)
*91 (Wire
uid 376,0
shape (OrthoPolyLine
uid 377,0
va (VaSet
vasetType 3
)
xt "2000,50000,5000,50000"
pts [
"2000,50000"
"5000,50000"
]
)
start &3
end &9
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 379,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,49000,5300,50000"
st "clk"
blo "4000,49800"
tm "WireNameMgr"
)
)
on &79
)
*92 (Wire
uid 380,0
shape (OrthoPolyLine
uid 381,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,41000,60250,41000"
pts [
"49750,41000"
"60250,41000"
]
)
start &39
end &55
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 383,0
va (VaSet
font "arial,8,0"
)
xt "53750,40000,59150,41000"
st "res_ram_dina"
blo "53750,40800"
tm "WireNameMgr"
)
)
on &85
)
*93 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "2000,48000,5000,48000"
pts [
"2000,48000"
"5000,48000"
]
)
start &2
end &8
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 387,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,47000,5300,48000"
st "rst"
blo "4000,47800"
tm "WireNameMgr"
)
)
on &80
)
*94 (Wire
uid 388,0
shape (OrthoPolyLine
uid 389,0
va (VaSet
vasetType 3
)
xt "2000,28000,17000,31250"
pts [
"2000,28000"
"17000,28000"
"17000,31250"
]
)
start &6
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,27000,10600,28000"
st "ikh_mult_pp_start"
blo "4000,27800"
tm "WireNameMgr"
)
)
on &83
)
*95 (Wire
uid 392,0
shape (OrthoPolyLine
uid 393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,34000,9250,34000"
pts [
"9250,34000"
"2000,34000"
]
)
start &15
end &7
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 395,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-6000,33000,2200,34000"
st "i_sub_kh_addr : (3:0)"
blo "-6000,33800"
tm "WireNameMgr"
)
)
on &82
)
*96 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,30000,33250,41000"
pts [
"2000,30000"
"25000,30000"
"25000,41000"
"33250,41000"
]
)
start &4
end &36
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 399,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,29000,7300,30000"
st "i_sub_kh"
blo "4000,29800"
tm "WireNameMgr"
)
)
on &86
)
*97 (Wire
uid 400,0
shape (OrthoPolyLine
uid 401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,42000,33250,42000"
pts [
"-1000,42000"
"33250,42000"
]
)
start &1
end &37
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,41000,2200,42000"
st "pp"
blo "1000,41800"
tm "WireNameMgr"
)
)
on &84
)
*98 (Wire
uid 404,0
shape (OrthoPolyLine
uid 405,0
va (VaSet
vasetType 3
)
xt "66750,30000,75000,39000"
pts [
"66750,30000"
"70000,30000"
"70000,39000"
"75000,39000"
]
)
start &48
end &62
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 407,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "62000,29000,64900,30000"
st "pc_wea"
blo "62000,29800"
tm "WireNameMgr"
)
)
on &88
)
*99 (Wire
uid 408,0
shape (OrthoPolyLine
uid 409,0
va (VaSet
vasetType 3
)
xt "50000,30000,53250,30000"
pts [
"50000,30000"
"53250,30000"
]
)
end &45
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
font "arial,8,0"
)
xt "51000,29000,52300,30000"
st "rst"
blo "51000,29800"
tm "WireNameMgr"
)
)
on &80
)
*100 (Wire
uid 414,0
shape (OrthoPolyLine
uid 415,0
va (VaSet
vasetType 3
)
xt "50000,29000,53250,29000"
pts [
"50000,29000"
"53250,29000"
]
)
end &44
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 419,0
va (VaSet
font "arial,8,0"
)
xt "51000,28000,52300,29000"
st "clk"
blo "51000,28800"
tm "WireNameMgr"
)
)
on &79
)
*101 (Wire
uid 420,0
shape (OrthoPolyLine
uid 421,0
va (VaSet
vasetType 3
)
xt "30000,44000,33250,44000"
pts [
"30000,44000"
"33250,44000"
]
)
end &32
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 425,0
va (VaSet
font "arial,8,0"
)
xt "31000,43000,32300,44000"
st "rst"
blo "31000,43800"
tm "WireNameMgr"
)
)
on &80
)
*102 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "43000,25000,75000,37250"
pts [
"43000,37250"
"43000,25000"
"75000,25000"
]
)
start &35
end &64
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 429,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70750,24000,77750,25000"
st "ikh_mult_ppr_done"
blo "70750,24800"
tm "WireNameMgr"
)
)
on &87
)
*103 (Wire
uid 430,0
shape (OrthoPolyLine
uid 431,0
va (VaSet
vasetType 3
)
xt "23750,28000,30250,35000"
pts [
"23750,35000"
"26000,35000"
"26000,28000"
"30250,28000"
]
)
start &17
end &25
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
font "arial,8,0"
)
xt "22000,27000,31000,28000"
st "ikh_ppr_multiplier_start"
blo "22000,27800"
tm "WireNameMgr"
)
)
on &78
)
*104 (Wire
uid 434,0
shape (OrthoPolyLine
uid 435,0
va (VaSet
vasetType 3
)
xt "30000,45000,33250,45000"
pts [
"30000,45000"
"33250,45000"
]
)
end &34
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 439,0
va (VaSet
font "arial,8,0"
)
xt "31000,44000,32300,45000"
st "clk"
blo "31000,44800"
tm "WireNameMgr"
)
)
on &79
)
*105 (Wire
uid 440,0
shape (OrthoPolyLine
uid 441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,41000,75000,41000"
pts [
"67750,41000"
"75000,41000"
]
)
start &56
end &63
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "63000,40000,67200,41000"
st "pc : (15:0)"
blo "63000,40800"
tm "WireNameMgr"
)
)
on &77
)
*106 (Wire
uid 444,0
shape (OrthoPolyLine
uid 445,0
va (VaSet
vasetType 3
)
xt "49750,31000,53250,40000"
pts [
"49750,40000"
"52000,40000"
"52000,31000"
"53250,31000"
]
)
start &38
end &46
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 447,0
va (VaSet
font "arial,8,0"
)
xt "52000,38000,61100,39000"
st "ikh_mult_ppr_valid_data"
blo "52000,38800"
tm "WireNameMgr"
)
)
on &76
)
*107 (Wire
uid 448,0
shape (OrthoPolyLine
uid 449,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,35000,9250,35000"
pts [
"9250,35000"
"2000,35000"
]
)
start &16
end &5
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 451,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3250,34000,6350,35000"
st "pp_addr"
blo "3250,34800"
tm "WireNameMgr"
)
)
on &90
)
*108 (Wire
uid 452,0
shape (OrthoPolyLine
uid 453,0
va (VaSet
vasetType 3
)
xt "6000,38000,9250,38000"
pts [
"6000,38000"
"9250,38000"
]
)
end &11
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 457,0
va (VaSet
font "arial,8,0"
)
xt "7000,37000,8300,38000"
st "clk"
blo "7000,37800"
tm "WireNameMgr"
)
)
on &79
)
*109 (Wire
uid 458,0
shape (OrthoPolyLine
uid 459,0
va (VaSet
vasetType 3
)
xt "6000,37000,9250,37000"
pts [
"6000,37000"
"9250,37000"
]
)
end &13
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 463,0
va (VaSet
font "arial,8,0"
)
xt "7000,36000,8300,37000"
st "rst"
blo "7000,36800"
tm "WireNameMgr"
)
)
on &80
)
*110 (Wire
uid 464,0
shape (OrthoPolyLine
uid 465,0
va (VaSet
vasetType 3
)
xt "37750,28000,39000,37250"
pts [
"37750,28000"
"39000,28000"
"39000,37250"
]
)
start &26
end &33
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 467,0
va (VaSet
font "arial,8,0"
)
xt "37000,27000,46800,28000"
st "ikh_ppr_multiplier_start_ff"
blo "37000,27800"
tm "WireNameMgr"
)
)
on &89
)
*111 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "27000,33000,30250,33000"
pts [
"27000,33000"
"30250,33000"
]
)
end &23
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
font "arial,8,0"
)
xt "28000,32000,29300,33000"
st "clk"
blo "28000,32800"
tm "WireNameMgr"
)
)
on &79
)
*112 (Wire
uid 474,0
shape (OrthoPolyLine
uid 475,0
va (VaSet
vasetType 3
)
xt "27000,32000,30250,32000"
pts [
"27000,32000"
"30250,32000"
]
)
end &27
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 479,0
va (VaSet
font "arial,8,0"
)
xt "28000,31000,29300,32000"
st "rst"
blo "28000,31800"
tm "WireNameMgr"
)
)
on &80
)
*113 (Wire
uid 480,0
shape (OrthoPolyLine
uid 481,0
va (VaSet
vasetType 3
)
xt "57000,46000,60250,46000"
pts [
"57000,46000"
"60250,46000"
]
)
end &53
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 485,0
va (VaSet
font "arial,8,0"
)
xt "58000,45000,59300,46000"
st "clk"
blo "58000,45800"
tm "WireNameMgr"
)
)
on &79
)
*114 (Wire
uid 486,0
shape (OrthoPolyLine
uid 487,0
va (VaSet
vasetType 3
)
xt "57000,45000,60250,45000"
pts [
"57000,45000"
"60250,45000"
]
)
end &57
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
font "arial,8,0"
)
xt "58000,44000,59300,45000"
st "rst"
blo "58000,44800"
tm "WireNameMgr"
)
)
on &80
)
*115 (Wire
uid 492,0
shape (OrthoPolyLine
uid 493,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,29000,75000,37000"
pts [
"66750,29000"
"72000,29000"
"72000,37000"
"75000,37000"
]
)
start &47
end &61
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 495,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,36000,72700,37000"
st "pc_addr : (3:0)"
blo "67000,36800"
tm "WireNameMgr"
)
)
on &81
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *116 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*118 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
library common;
use common.constants.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*120 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*121 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*122 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*123 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*124 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*125 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,961,1039"
viewArea "-25378,-33464,30768,34401"
cachedDiagramExtent "-8200,0,89000,59000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 555,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*127 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*140 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*142 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*144 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*146 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10800,27100,11800"
st "Diagram Signals:"
blo "20000,11600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 15,0
usingSuid 1
emptyRow *147 (LEmptyRow
)
uid 54,0
optionalChildren [
*148 (RefLabelRowHdr
)
*149 (TitleRowHdr
)
*150 (FilterRowHdr
)
*151 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*152 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*153 (GroupColHdr
tm "GroupColHdrMgr"
)
*154 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*155 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*156 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*157 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*158 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*159 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ikh_mult_ppr_valid_data"
t "std_logic"
o 1
suid 1,0
)
)
uid 526,0
)
*161 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 528,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ikh_ppr_multiplier_start"
t "std_logic"
o 3
suid 3,0
)
)
uid 530,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
suid 4,0
)
)
uid 532,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 5,0
)
)
uid 534,0
)
*165 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pc_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 536,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i_sub_kh_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 538,0
)
*167 (LeafLogPort
port (LogicalPort
decl (Decl
n "ikh_mult_pp_start"
t "std_logic"
o 8
suid 8,0
)
)
uid 540,0
)
*168 (LeafLogPort
port (LogicalPort
decl (Decl
n "pp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 542,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "res_ram_dina"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 544,0
)
*170 (LeafLogPort
port (LogicalPort
decl (Decl
n "i_sub_kh"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
)
uid 546,0
)
*171 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ikh_mult_ppr_done"
t "std_logic"
o 12
suid 12,0
)
)
uid 548,0
)
*172 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pc_wea"
t "std_logic"
o 13
suid 13,0
)
)
uid 550,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ikh_ppr_multiplier_start_ff"
t "std_logic"
eolc "Data out"
o 14
suid 14,0
)
)
uid 552,0
)
*174 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pp_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 554,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*175 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *176 (MRCItem
litem &147
pos 15
dimension 20
)
uid 69,0
optionalChildren [
*177 (MRCItem
litem &148
pos 0
dimension 20
uid 70,0
)
*178 (MRCItem
litem &149
pos 1
dimension 23
uid 71,0
)
*179 (MRCItem
litem &150
pos 2
hidden 1
dimension 20
uid 72,0
)
*180 (MRCItem
litem &160
pos 0
dimension 20
uid 527,0
)
*181 (MRCItem
litem &161
pos 1
dimension 20
uid 529,0
)
*182 (MRCItem
litem &162
pos 2
dimension 20
uid 531,0
)
*183 (MRCItem
litem &163
pos 3
dimension 20
uid 533,0
)
*184 (MRCItem
litem &164
pos 4
dimension 20
uid 535,0
)
*185 (MRCItem
litem &165
pos 5
dimension 20
uid 537,0
)
*186 (MRCItem
litem &166
pos 6
dimension 20
uid 539,0
)
*187 (MRCItem
litem &167
pos 7
dimension 20
uid 541,0
)
*188 (MRCItem
litem &168
pos 8
dimension 20
uid 543,0
)
*189 (MRCItem
litem &169
pos 9
dimension 20
uid 545,0
)
*190 (MRCItem
litem &170
pos 10
dimension 20
uid 547,0
)
*191 (MRCItem
litem &171
pos 11
dimension 20
uid 549,0
)
*192 (MRCItem
litem &172
pos 12
dimension 20
uid 551,0
)
*193 (MRCItem
litem &173
pos 13
dimension 20
uid 553,0
)
*194 (MRCItem
litem &174
pos 14
dimension 20
uid 555,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*195 (MRCItem
litem &151
pos 0
dimension 20
uid 74,0
)
*196 (MRCItem
litem &153
pos 1
dimension 50
uid 75,0
)
*197 (MRCItem
litem &154
pos 2
dimension 100
uid 76,0
)
*198 (MRCItem
litem &155
pos 3
dimension 50
uid 77,0
)
*199 (MRCItem
litem &156
pos 4
dimension 100
uid 78,0
)
*200 (MRCItem
litem &157
pos 5
dimension 100
uid 79,0
)
*201 (MRCItem
litem &158
pos 6
dimension 50
uid 80,0
)
*202 (MRCItem
litem &159
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *203 (LEmptyRow
)
uid 83,0
optionalChildren [
*204 (RefLabelRowHdr
)
*205 (TitleRowHdr
)
*206 (FilterRowHdr
)
*207 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*208 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*209 (GroupColHdr
tm "GroupColHdrMgr"
)
*210 (NameColHdr
tm "GenericNameColHdrMgr"
)
*211 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*212 (InitColHdr
tm "GenericValueColHdrMgr"
)
*213 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*214 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*215 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *216 (MRCItem
litem &203
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*217 (MRCItem
litem &204
pos 0
dimension 20
uid 98,0
)
*218 (MRCItem
litem &205
pos 1
dimension 23
uid 99,0
)
*219 (MRCItem
litem &206
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*220 (MRCItem
litem &207
pos 0
dimension 20
uid 102,0
)
*221 (MRCItem
litem &209
pos 1
dimension 50
uid 103,0
)
*222 (MRCItem
litem &210
pos 2
dimension 100
uid 104,0
)
*223 (MRCItem
litem &211
pos 3
dimension 100
uid 105,0
)
*224 (MRCItem
litem &212
pos 4
dimension 50
uid 106,0
)
*225 (MRCItem
litem &213
pos 5
dimension 50
uid 107,0
)
*226 (MRCItem
litem &214
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
