/*
 * calypso_uart.h — Calypso UART device
 *
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#ifndef HW_CHAR_CALYPSO_UART_H
#define HW_CHAR_CALYPSO_UART_H

#include "hw/sysbus.h"
#include "chardev/char-fe.h"
#include "qom/object.h"

#define TYPE_CALYPSO_UART "calypso-uart"
OBJECT_DECLARE_SIMPLE_TYPE(CalypsoUARTState, CALYPSO_UART)

/*
 * Large RX FIFO to tolerate Compal/sercomm bursts.
 */
#define CALYPSO_UART_RX_FIFO_SIZE 8192

typedef struct CalypsoUARTState {
    SysBusDevice parent_obj;

    /* MMIO */
    MemoryRegion iomem;

    /* QEMU backend */
    CharBackend chr;
    qemu_irq irq;

    /* Debug label ("modem", "irda") */
    char *label;

    /* Base registers */
    uint8_t ier;
    uint8_t iir;
    uint8_t fcr;
    uint8_t lcr;
    uint8_t mcr;
    uint8_t lsr;
    uint8_t msr;
    uint8_t spr;
    uint8_t dll;
    uint8_t dlh;
    uint8_t mdr1;

    /* Extended/banked registers used by Calypso loader/uart driver */
    uint8_t efr;
    uint8_t xon1;
    uint8_t xon2;
    uint8_t xoff1;
    uint8_t xoff2;
    uint8_t scr;
    uint8_t ssr;

    /* RX FIFO */
    uint8_t rx_fifo[CALYPSO_UART_RX_FIFO_SIZE];
    uint16_t rx_head;
    uint16_t rx_tail;
    uint16_t rx_count;

    /* TX empty fires once per THR transition */
    bool thr_empty_pending;

    /* TX burst drain: count consecutive IIR(TX_EMPTY) reads without
     * a THR write.  Allows firmware ISR to loop and drain multiple
     * bytes per invocation.  Clear pending only after 2 reads without
     * a write (ISR has nothing left to send). */
    uint8_t tx_empty_reads;

    /* Periodic RX poll timer — works around QEMU not delivering
     * chardev input while the CPU runs in a tight loop. */
    QEMUTimer *rx_poll_timer;

} CalypsoUARTState;

/* Char backend callbacks */
int calypso_uart_can_receive(void *opaque);
void calypso_uart_receive(void *opaque, const uint8_t *buf, int size);

/* Inject bytes directly into RX FIFO, bypassing sercomm DLCI parser.
 * Used by l1ctl_sock to avoid interference with bridge DLCI 4 parsing. */
void calypso_uart_inject_raw(CalypsoUARTState *s, const uint8_t *buf, int size);

/* Force IRQ re-evaluation if RX data is pending */
void calypso_uart_kick_rx(CalypsoUARTState *s);

/* Tell the chardev backend we can accept more data. */
void calypso_uart_poll_backend(CalypsoUARTState *s);

/* Nudge TX: if TX_EMPTY IRQ is enabled, set pending to trigger ISR.
 * This ensures queued sercomm data gets drained even without console output. */
void calypso_uart_kick_tx(CalypsoUARTState *s);
void calypso_uart_force_init(CalypsoUARTState *s);

/* L1CTL socket — sercomm↔L1CTL relay */
void l1ctl_sock_init(CalypsoUARTState *uart, const char *path);
void l1ctl_sock_uart_tx_byte(uint8_t byte);
void l1ctl_sock_poll(void);
bool l1ctl_client_active(void);
/* Hop 5 : injection directe DL SI -> mobile en L1CTL DATA_IND. */
void l1ctl_inject_dl_si(const uint8_t *l2, int l2len, uint32_t fn);

#endif /* HW_CHAR_CALYPSO_UART_H */
