<profile>

<section name = "Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L3'" level="0">
<item name = "Date">Mon Jul  8 10:50:20 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">Hyperspectral</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.675 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">738, 738, 7.380 us, 7.380 us, 738, 738, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L3">736, 736, 21, 4, 1, 180, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 346, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 190, -</column>
<column name="Register">-, -, 280, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U20">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U21">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="uitofp_32ns_32_4_no_dsp_1_U22">uitofp_32ns_32_4_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_122_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln19_1_fu_143_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln19_fu_132_p2">+, 0, 0, 26, 19, 19</column>
<column name="icmp_ln18_fu_116_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_sum_load">9, 2, 32, 64</column>
<column name="grp_fu_100_p0">14, 3, 32, 96</column>
<column name="grp_fu_92_opcode">14, 3, 2, 6</column>
<column name="grp_fu_92_p0">14, 3, 32, 96</column>
<column name="grp_fu_92_p1">14, 3, 32, 96</column>
<column name="k_fu_44">9, 2, 8, 16</column>
<column name="sum_fu_40">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="conv21_i_i_reg_234">32, 0, 32, 0</column>
<column name="conv_i_i_reg_229">32, 0, 32, 0</column>
<column name="diff_reg_239">32, 0, 32, 0</column>
<column name="icmp_ln18_reg_195">1, 0, 1, 0</column>
<column name="image_load_1_reg_214">16, 0, 16, 0</column>
<column name="image_load_reg_209">16, 0, 16, 0</column>
<column name="k_fu_44">8, 0, 8, 0</column>
<column name="mul_i_i_reg_245">32, 0, 32, 0</column>
<column name="sum_fu_40">32, 0, 32, 0</column>
<column name="icmp_ln18_reg_195">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hyperspectral_hw_wrapped_Pipeline_L3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hyperspectral_hw_wrapped_Pipeline_L3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hyperspectral_hw_wrapped_Pipeline_L3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hyperspectral_hw_wrapped_Pipeline_L3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hyperspectral_hw_wrapped_Pipeline_L3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hyperspectral_hw_wrapped_Pipeline_L3, return value</column>
<column name="mul_ln19_1">in, 19, ap_none, mul_ln19_1, scalar</column>
<column name="image_r_address0">out, 19, ap_memory, image_r, array</column>
<column name="image_r_ce0">out, 1, ap_memory, image_r, array</column>
<column name="image_r_q0">in, 16, ap_memory, image_r, array</column>
<column name="image_r_address1">out, 19, ap_memory, image_r, array</column>
<column name="image_r_ce1">out, 1, ap_memory, image_r, array</column>
<column name="image_r_q1">in, 16, ap_memory, image_r, array</column>
<column name="mul_ln19">in, 19, ap_none, mul_ln19, scalar</column>
<column name="sum_out">out, 32, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
</table>
</item>
</section>
</profile>
