module sign_extend(input wire[15:0] instruction, output reg[31:0] out); 

	always @(*) begin
		if(instruction[15] == 1'b0) begin // caso o bit mais a esquerda seja 0, preenche o restante com 0
			out = {16'b0000000000000000, instruction};
		end else begin
			out = {16'b1111111111111111, instruction}; // caso contrario, preenche com 1
		end
	end
	
endmodule
	
	
