#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  9 09:48:46 2025
# Process ID         : 5640
# Current directory  : C:/Users/91629/Desktop/mmu/project/project_5
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21548 C:\Users\91629\Desktop\mmu\project\project_5\project_5.xpr
# Log file           : C:/Users/91629/Desktop/mmu/project/project_5/vivado.log
# Journal file       : C:/Users/91629/Desktop/mmu/project/project_5\vivado.jou
# Running On         : wangzhangzhuo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16334 MB
# Swap memory        : 7411 MB
# Total Virtual      : 23746 MB
# Available Virtual  : 9853 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/91629/Desktop/mmu/project/project_5/project_5.xpr
update_compile_order -fileset sources_1
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
source cache_tb.tcl
close_sim
launch_simulation
close_project
open_project C:/Users/91629/Desktop/mmu/project/project_5/project_5.xpr
update_compile_order -fileset sources_1
launch_simulation
source cache_tb.tcl
close_sim
