Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov  9 10:13:12 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file manchester_top_timing_summary_routed.rpt -pb manchester_top_timing_summary_routed.pb -rpx manchester_top_timing_summary_routed.rpx -warn_on_violation
| Design       : manchester_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.843        0.000                      0                  274        0.037        0.000                      0                  274        3.750        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk100M  {0.000 5.000}      10.000          100.000         
clk20M   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             5.843        0.000                      0                  222        0.037        0.000                      0                  222        3.750        0.000                       0                   101  
clk20M             46.267        0.000                      0                   52        0.162        0.000                      0                   52       23.750        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        5.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[0]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[1]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[2]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[3]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[4]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[5]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[5]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[6]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[6]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.021ns (26.303%)  route 2.861ns (73.697%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.703     4.763    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.241 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.913     6.154    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.295     6.449 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          0.824     7.272    RXM/rx_top/rxm/sample_5
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  RXM/rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.658     8.055    RXM/rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.466     8.644    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    14.405    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[7]/C
                         clock pessimism              0.323    14.728    
                         clock uncertainty           -0.035    14.692    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.487    RXM/rx_top/rxm/parallel_dout_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 RXM/uart_tx/tx/sample_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/uart_tx/tx/sample_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.828ns (22.515%)  route 2.850ns (77.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.711     4.771    RXM/uart_tx/tx/clk100M_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.227 r  RXM/uart_tx/tx/sample_count_reg[10]/Q
                         net (fo=2, routed)           0.813     6.040    RXM/uart_tx/tx/sample_count_reg_n_0_[10]
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.164 r  RXM/uart_tx/tx/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.863     7.027    RXM/uart_tx/tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.151 f  RXM/uart_tx/tx/sample_count[13]_i_3/O
                         net (fo=13, routed)          1.173     8.324    RXM/uart_tx/tx/sample_count[13]_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     8.448 r  RXM/uart_tx/tx/sample_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.448    RXM/uart_tx/tx/sample_count[6]_i_1_n_0
    SLICE_X7Y67          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.592    14.409    RXM/uart_tx/tx/clk100M_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[6]/C
                         clock pessimism              0.340    14.749    
                         clock uncertainty           -0.035    14.713    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.031    14.744    RXM/uart_tx/tx/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 RXM/uart_tx/tx/sample_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/uart_tx/tx/sample_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.828ns (24.424%)  route 2.562ns (75.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.711     4.771    RXM/uart_tx/tx/clk100M_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.227 f  RXM/uart_tx/tx/sample_count_reg[10]/Q
                         net (fo=2, routed)           0.813     6.040    RXM/uart_tx/tx/sample_count_reg_n_0_[10]
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.164 f  RXM/uart_tx/tx/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.598     6.762    RXM/uart_tx/tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.886 r  RXM/uart_tx/tx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.314     7.200    RXM/uart_tx/tx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.324 r  RXM/uart_tx/tx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.837     8.161    RXM/uart_tx/tx/sample_count[13]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.593    14.410    RXM/uart_tx/tx/clk100M_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[0]/C
                         clock pessimism              0.340    14.750    
                         clock uncertainty           -0.035    14.714    
    SLICE_X5Y66          FDRE (Setup_fdre_C_CE)      -0.205    14.509    RXM/uart_tx/tx/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RXM/rx_top/rxm/parallel_dout_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.433    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  RXM/rx_top/rxm/parallel_dout_internal_reg[0]/Q
                         net (fo=1, routed)           0.056     1.630    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/DIA0
    SLICE_X6Y71          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.860     1.949    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X6Y71          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.446    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.593    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/rxm/parallel_dout_internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.433    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.128     1.561 r  RXM/rx_top/rxm/parallel_dout_internal_reg[4]/Q
                         net (fo=1, routed)           0.059     1.620    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/DIC0
    SLICE_X6Y71          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.860     1.949    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X6Y71          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.446    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.536    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.434    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  RXM/rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RXM/rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.265     1.841    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/ADDRD1
    SLICE_X6Y70          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.950    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X6Y70          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.447    
    SLICE_X6Y70          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.756    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y70    RXM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y70    RXM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y70    RXM/enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y70    RXM/ram_addrb_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y70    RXM/ram_addrb_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y70    RXM/ram_addrb_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y71    RXM/rx_top/ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y71    RXM/rx_top/ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y71    RXM/rx_top/ram/doutb_internal_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y70    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y71    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk20M
  To Clock:  clk20M

Setup :            0  Failing Endpoints,  Worst Slack       46.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.267ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.822ns (25.178%)  route 2.443ns (74.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 54.450 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.571     7.484    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.118     7.602 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.478     8.079    TXM/tx_m_n_4
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    54.450    TXM/CLK
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[0]/C
                         clock pessimism              0.339    54.789    
                         clock uncertainty           -0.035    54.753    
    SLICE_X3Y61          FDRE (Setup_fdre_C_CE)      -0.407    54.346    TXM/ram_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                         54.346    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 46.267    

Slack (MET) :             46.267ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.822ns (25.178%)  route 2.443ns (74.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 54.450 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.571     7.484    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.118     7.602 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.478     8.079    TXM/tx_m_n_4
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    54.450    TXM/CLK
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[1]/C
                         clock pessimism              0.339    54.789    
                         clock uncertainty           -0.035    54.753    
    SLICE_X3Y61          FDRE (Setup_fdre_C_CE)      -0.407    54.346    TXM/ram_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                         54.346    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 46.267    

Slack (MET) :             46.267ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.822ns (25.178%)  route 2.443ns (74.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 54.450 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.571     7.484    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.118     7.602 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.478     8.079    TXM/tx_m_n_4
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    54.450    TXM/CLK
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[2]/C
                         clock pessimism              0.339    54.789    
                         clock uncertainty           -0.035    54.753    
    SLICE_X3Y61          FDRE (Setup_fdre_C_CE)      -0.407    54.346    TXM/ram_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                         54.346    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 46.267    

Slack (MET) :             46.267ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.822ns (25.178%)  route 2.443ns (74.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 54.450 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.571     7.484    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.118     7.602 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.478     8.079    TXM/tx_m_n_4
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    54.450    TXM/CLK
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[3]/C
                         clock pessimism              0.339    54.789    
                         clock uncertainty           -0.035    54.753    
    SLICE_X3Y61          FDRE (Setup_fdre_C_CE)      -0.407    54.346    TXM/ram_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                         54.346    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 46.267    

Slack (MET) :             46.276ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_done_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.828ns (24.066%)  route 2.612ns (75.934%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 54.449 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.741     7.654    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.124     7.778 r  TXM/tx_m/tx_done_i_1/O
                         net (fo=1, routed)           0.478     8.255    TXM/tx_m_n_11
    SLICE_X4Y59          FDRE                                         r  TXM/tx_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598    54.449    TXM/CLK
    SLICE_X4Y59          FDRE                                         r  TXM/tx_done_reg/C
                         clock pessimism              0.323    54.772    
                         clock uncertainty           -0.035    54.736    
    SLICE_X4Y59          FDRE (Setup_fdre_C_CE)      -0.205    54.531    TXM/tx_done_reg
  -------------------------------------------------------------------
                         required time                         54.531    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 46.276    

Slack (MET) :             46.324ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.854ns (25.330%)  route 2.518ns (74.670%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 54.451 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.741     7.654    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.150     7.804 r  TXM/tx_m/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.383     8.186    TXM/tx_m_n_1
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    54.451    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.364    54.815    
                         clock uncertainty           -0.035    54.779    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.269    54.510    TXM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         54.510    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 46.324    

Slack (MET) :             46.494ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.828ns (24.426%)  route 2.562ns (75.574%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 54.451 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 r  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 r  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.336     6.788    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.124     6.912 f  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.571     7.484    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.608 r  TXM/tx_m/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.597     8.205    TXM/tx_m_n_2
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    54.451    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.364    54.815    
                         clock uncertainty           -0.035    54.779    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.081    54.698    TXM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.698    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                 46.494    

Slack (MET) :             46.529ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.733ns (23.151%)  route 2.433ns (76.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 54.451 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 r  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 r  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.602     7.055    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I3_O)        0.153     7.208 r  TXM/tx_m/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.773     7.981    TXM/tx_m_n_3
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    54.451    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.364    54.815    
                         clock uncertainty           -0.035    54.779    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.270    54.509    TXM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.509    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 46.529    

Slack (MET) :             47.075ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_on_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.828ns (28.343%)  route 2.093ns (71.657%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 54.451 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.602     7.055    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     7.179 r  TXM/tx_m/tx_on_internal_i_2/O
                         net (fo=1, routed)           0.433     7.612    TXM/tx_m/tx_on_internal
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.736 r  TXM/tx_m/tx_on_internal_i_1/O
                         net (fo=1, routed)           0.000     7.736    TXM/tx_m_n_10
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    54.451    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
                         clock pessimism              0.364    54.815    
                         clock uncertainty           -0.035    54.779    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.032    54.811    TXM/tx_on_internal_reg
  -------------------------------------------------------------------
                         required time                         54.811    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 47.075    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.704ns (25.575%)  route 2.049ns (74.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 54.451 - 50.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     4.815    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.271 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           1.058     6.328    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.452 f  TXM/tx_m/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.991     7.443    TXM/tx_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.124     7.567 r  TXM/tx_m/tx_in[6]_i_1/O
                         net (fo=1, routed)           0.000     7.567    TXM/tx_in0_in[6]
    SLICE_X3Y59          FDRE                                         r  TXM/tx_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    54.451    TXM/CLK
    SLICE_X3Y59          FDRE                                         r  TXM/tx_in_reg[6]/C
                         clock pessimism              0.339    54.790    
                         clock uncertainty           -0.035    54.754    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.032    54.786    TXM/tx_in_reg[6]
  -------------------------------------------------------------------
                         required time                         54.786    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 47.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 TXM/tx_m/sample_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_m/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.475    TXM/tx_m/CLK
    SLICE_X5Y60          FDRE                                         r  TXM/tx_m/sample_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TXM/tx_m/sample_cnt_reg/Q
                         net (fo=7, routed)           0.080     1.697    TXM/tx_m/sample_cnt_reg_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  TXM/tx_m/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.742    TXM/tx_m/tx_out_i_2_n_0
    SLICE_X4Y60          FDRE                                         r  TXM/tx_m/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.993    TXM/tx_m/CLK
    SLICE_X4Y60          FDRE                                         r  TXM/tx_m/tx_out_reg/C
                         clock pessimism             -0.505     1.488    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.091     1.579    TXM/tx_m/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TXM/ram/doutb_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.477    TXM/ram/CLK
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  TXM/ram/doutb_internal_reg[1]/Q
                         net (fo=1, routed)           0.082     1.723    TXM/ram/doutb_internal[1]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.048     1.771 r  TXM/ram/tx_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    TXM/tx_in0_in[1]
    SLICE_X3Y59          FDRE                                         r  TXM/tx_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     1.997    TXM/CLK
    SLICE_X3Y59          FDRE                                         r  TXM/tx_in_reg[1]/C
                         clock pessimism             -0.507     1.490    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.107     1.597    TXM/tx_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TXM/tx_m/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_m/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.475    TXM/tx_m/CLK
    SLICE_X5Y60          FDRE                                         r  TXM/tx_m/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  TXM/tx_m/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           0.098     1.701    TXM/tx_m/bit_cnt_reg_n_0_[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.099     1.800 r  TXM/tx_m/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    TXM/tx_m/bit_cnt[2]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  TXM/tx_m/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.993    TXM/tx_m/CLK
    SLICE_X5Y60          FDRE                                         r  TXM/tx_m/bit_cnt_reg[2]/C
                         clock pessimism             -0.518     1.475    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.092     1.567    TXM/tx_m/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 TXM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.791%)  route 0.191ns (50.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.476    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  TXM/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.191     1.808    TXM/state__0[0]
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.048     1.856 r  TXM/ram_addrb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    TXM/ram_addrb[1]
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.996    TXM/CLK
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[1]/C
                         clock pessimism             -0.504     1.492    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.107     1.599    TXM/ram_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TXM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.792%)  route 0.192ns (50.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.476    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  TXM/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.192     1.809    TXM/state__0[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.049     1.858 r  TXM/ram_addrb[3]_i_2/O
                         net (fo=1, routed)           0.000     1.858    TXM/ram_addrb[3]
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.996    TXM/CLK
    SLICE_X3Y61          FDRE                                         r  TXM/ram_addrb_reg[3]/C
                         clock pessimism             -0.504     1.492    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.107     1.599    TXM/ram_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.477    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y59          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.867 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.000     1.867    TXM/ram/doutb_internal0[4]
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     1.997    TXM/ram/CLK
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[4]/C
                         clock pessimism             -0.520     1.477    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.131     1.608    TXM/ram/doutb_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.477    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y59          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.871 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.000     1.871    TXM/ram/doutb_internal0[2]
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     1.997    TXM/ram/CLK
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[2]/C
                         clock pessimism             -0.520     1.477    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.131     1.608    TXM/ram/doutb_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_on_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.476    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.170     1.787    TXM/tx_m/bit_cnt_reg[2]_1
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  TXM/tx_m/tx_on_internal_i_1/O
                         net (fo=1, routed)           0.000     1.832    TXM/tx_m_n_10
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.996    TXM/CLK
    SLICE_X3Y60          FDRE                                         r  TXM/tx_on_internal_reg/C
                         clock pessimism             -0.520     1.476    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.092     1.568    TXM/tx_on_internal_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.477    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y59          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.863 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.863    TXM/ram/doutb_internal0[5]
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     1.997    TXM/ram/CLK
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[5]/C
                         clock pessimism             -0.520     1.477    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.598    TXM/ram/doutb_internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.477    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y59          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.865 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.865    TXM/ram/doutb_internal0[3]
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     1.997    TXM/ram/CLK
    SLICE_X2Y59          FDRE                                         r  TXM/ram/doutb_internal_reg[3]/C
                         clock pessimism             -0.520     1.477    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.598    TXM/ram/doutb_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk20M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk20M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1  clk20M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X3Y60    TXM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X3Y60    TXM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X3Y60    TXM/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y59    TXM/ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y59    TXM/ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y59    TXM/ram/doutb_internal_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y59    TXM/ram/doutb_internal_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y59    TXM/ram/doutb_internal_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y59    TXM/ram/doutb_internal_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y59    TXM/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y60    TXM/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y60    TXM/ram/ram_dp_reg_0_7_6_7/RAMA_D1/CLK



