# build an executable named school
# to use Makefile variables later in the Makefile: $()

# define some Makefile variables for the compiler and compiler flags
CC = gcc
# define the C source(.c)
SRC = main.c school.c
# replacing the suffix .c of all words in the macro SRCS
# with the .o suffix
OBJ = $(SRC:.c=.o)
# the name of the executable
NAME = school
# recompile only the updated source files
all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
