vhdl xil_defaultlib  \
"../project_1/project_1.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_rst_ps7_0_50M_0/sim/Zynq_Design_rst_ps7_0_50M_0.vhd" \

nosort
