Return-Path: <linux-pci+bounces-41815-lists+linux-pci=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-pci@lfdr.de
Delivered-To: lists+linux-pci@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 15913C7582A
	for <lists+linux-pci@lfdr.de>; Thu, 20 Nov 2025 18:01:12 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sea.lore.kernel.org (Postfix) with ESMTPS id B78102B9FF
	for <lists+linux-pci@lfdr.de>; Thu, 20 Nov 2025 17:01:10 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 56CB235F8C6;
	Thu, 20 Nov 2025 17:01:08 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="t7mEuZtQ"
X-Original-To: linux-pci@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2559233D6D2;
	Thu, 20 Nov 2025 17:01:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1763658068; cv=none; b=I5vbu4fjzCUyxahgUgDoCbHWQOY3YEN7aw1RZUB7kM5YF39M6OkowBBERdK5ugMQFg+KHfRbicwqD5Hjautjc0qB0c8jfmMA3FxHBef43QfL4cR3qRWx2LGy+3I9WE1P9e3TiWjOWSRbKrGaetxYnBtf2EP/p2gOnbMd9mnf5cU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1763658068; c=relaxed/simple;
	bh=OU9uFIB9FLrcyvK6jDt5oxOa0KsIg0OKPPvOJ2Gr1FU=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=dFbbG8ySlk0LUixZg3Kss8EEIlTsfEDrGvtOazjqoa9odW0kZLfcCp8Qdz1OkvLPA/MkudK9TXX/4rBtlFjLbL7CYJN/9qfGhZPM4YuCvcOedOqJEaX8MvREAzlMn8BpO70uMcEm7MZuG5w52/dAhlZcba26AHQjopfADHWmDyY=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=t7mEuZtQ; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 4875CC4CEF1;
	Thu, 20 Nov 2025 17:00:57 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1763658064;
	bh=OU9uFIB9FLrcyvK6jDt5oxOa0KsIg0OKPPvOJ2Gr1FU=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=t7mEuZtQ/X7n6k6pI962u3x5lUvCZ+mOXn2LwH6vu34M8USVcBkAY2f+VO+lKrj+i
	 PXvssUP4X8lGDe7tTf3exN0RqmJdNyeYvNOzk+AiF9B1ash2WEItKjLwe0HWknSSRU
	 MklLdi7FEMuyfmApfVaVDSI5u1r0x3CprP7pDQkU9U7pCMVdMyDdiqbbS1Lb3MtUAn
	 wyV74OdIGdRim5hoZl9UwbMBo0NDPkCvLGXtblfiFbSHObXGYaSZEuImFuUfwIHvyQ
	 L/IiOthE9zm6HBj87lP/Vi74t5AisJRP3ptkDY15wFSu8VVM/arjFAH7kLOBwN4Z4Q
	 fNNEL2PRi+trA==
Date: Thu, 20 Nov 2025 22:30:41 +0530
From: Manivannan Sadhasivam <mani@kernel.org>
To: Shawn Lin <shawn.lin@rock-chips.com>
Cc: Qiang Yu <qiang.yu@oss.qualcomm.com>, 
	Lorenzo Pieralisi <lpieralisi@kernel.org>, Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= <kwilczynski@kernel.org>, 
	Rob Herring <robh@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, 
	Jingoo Han <jingoohan1@gmail.com>, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, 
	linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH 3/5] PCI: dwc: Remove MSI/MSIX capability if iMSI-RX is
 used as MSI controller
Message-ID: <7d4xj3tguhf6yodhhwnsqp5s4gvxxtmrovzwhzhrvozhkidod7@j4w2nexd5je2>
References: <20251109-remove_cap-v1-0-2208f46f4dc2@oss.qualcomm.com>
 <20251109-remove_cap-v1-3-2208f46f4dc2@oss.qualcomm.com>
 <dc8fb64e-fcb1-4070-9565-9b4c014a548f@rock-chips.com>
Precedence: bulk
X-Mailing-List: linux-pci@vger.kernel.org
List-Id: <linux-pci.vger.kernel.org>
List-Subscribe: <mailto:linux-pci+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-pci+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <dc8fb64e-fcb1-4070-9565-9b4c014a548f@rock-chips.com>

On Thu, Nov 20, 2025 at 10:06:03PM +0800, Shawn Lin wrote:
> 在 2025/11/10 星期一 14:59, Qiang Yu 写道:
> > Some platforms may not support ITS (Interrupt Translation Service) and
> > MBI (Message Based Interrupt), or there are not enough available empty SPI
> > lines for MBI, in which case the msi-map and msi-parent property will not
> > be provided in device tree node. For those cases, the DWC PCIe driver
> > defaults to using the iMSI-RX module as MSI controller. However, due to
> > DWC IP design, iMSI-RX cannot generate MSI interrupts for Root Ports even
> > when MSI is properly configured and supported as iMSI-RX will only monitor
> > and intercept incoming MSI TLPs from PCIe link, but the memory write
> > generated by Root Port are internal system bus transactions instead of
> > PCIe TLPs, so they are ignored.
> > 
> > This leads to interrupts such as PME, AER from the Root Port not received
> 
> This's true which also stops Rockchip's dwc IP from working with AER
> service. But my platform can't work with AER service even with ITS support.
> 
> > on the host and the users have to resort to workarounds such as passing
> > "pcie_pme=nomsi" cmdline parameter.
> 
> ack.
> 
> > 
> > To ensure reliable interrupt handling, remove MSI and MSI-X capabilities
> > from Root Ports when using iMSI-RX as MSI controller, which is indicated
> > by has_msi_ctrl == true. This forces a fallback to INTx interrupts,
> > eliminating the need for manual kernel command line workarounds.
> > 
> > With this behavior:
> > - Platforms with ITS/MBI support use ITS/MBI MSI for interrupts from all
> >    components.
> > - Platforms without ITS/MBI support fall back to INTx for Root Ports and
> >    use iMSI-RX for other PCI devices.
> > 
> > Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com>
> > ---
> >   drivers/pci/controller/dwc/pcie-designware-host.c | 10 ++++++++++
> >   1 file changed, 10 insertions(+)
> > 
> > diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c
> > index 20c9333bcb1c4812e2fd96047a49944574df1e6f..3724aa7f9b356bfba33a6515e2c62a3170aef1e9 100644
> > --- a/drivers/pci/controller/dwc/pcie-designware-host.c
> > +++ b/drivers/pci/controller/dwc/pcie-designware-host.c
> > @@ -1083,6 +1083,16 @@ int dw_pcie_setup_rc(struct dw_pcie_rp *pp)
> >   	dw_pcie_dbi_ro_wr_dis(pci);
> > +	/*
> > +	 * If iMSI-RX module is used as the MSI controller, remove MSI and
> > +	 * MSI-X capabilities from PCIe Root Ports to ensure fallback to INTx
> > +	 * interrupt handling.
> > +	 */
> > +	if (pp->has_msi_ctrl) {
> 
> Isn't has_msi_ctrl means you have something like GIC-ITS
> support instead of iMSI module? Am I missing anything?
> 

It is the other way around. Presence of this flag means, iMSI-RX is used. But I
think the driver should clear the CAPs irrespective of this flag.

> > +		dw_pcie_remove_capability(pci, PCI_CAP_ID_MSI);
> > +		dw_pcie_remove_capability(pci, PCI_CAP_ID_MSIX);
> 
> Will it make all devices connected to use INTx only?
> 

Nah, it is just for the Root Port. The MSI/MSI-X from endpoint devices will
continue to work as usual.

- Mani

-- 
மணிவண்ணன் சதாசிவம்

