Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding avalon_microphone_interface_0 [avalon_microphone_interface 1.0]
Progress: Parameterizing module avalon_microphone_interface_0
Progress: Adding button_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding i2s_lrclk [intel_up_avalon_audio_clks 18.0]
Progress: Parameterizing module i2s_lrclk
Progress: Adding i2s_lrclk_2 [intel_up_avalon_audio_clks 18.0]
Progress: Parameterizing module i2s_lrclk_2
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module led_pio
Progress: Adding master_non_sec [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module master_non_sec
Progress: Adding master_secure [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module master_secure
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_i2s_bclk [altera_pll 19.1]
Progress: Parameterizing module pll_i2s_bclk
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_i2s_bclk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_i2s_bclk: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.pll_i2s_bclk: pll_i2s_bclk.locked must be exported, or connected to a matching conduit.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_microphone_interface_0: "soc_system" instantiated avalon_microphone_interface "avalon_microphone_interface_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8414_743751778527519263.dir/0165_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8414_743751778527519263.dir/0165_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8414_743751778527519263.dir/0166_dipsw_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8414_743751778527519263.dir/0166_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: i2s_lrclk: Starting Generation of Audio LR Clock
Info: i2s_lrclk: "soc_system" instantiated intel_up_avalon_audio_clks "i2s_lrclk"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8414_743751778527519263.dir/0169_jtag_uart_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8414_743751778527519263.dir/0169_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8414_743751778527519263.dir/0170_led_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8414_743751778527519263.dir/0170_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: master_non_sec: "soc_system" instantiated altera_jtag_avalon_master "master_non_sec"
Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'
Info: pio_0:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=/tmp/alt8414_743751778527519263.dir/0171_pio_0_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8414_743751778527519263.dir/0171_pio_0_gen//soc_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_system_pio_0'
Info: pio_0: "soc_system" instantiated altera_avalon_pio "pio_0"
Info: pll_i2s_bclk: "soc_system" instantiated altera_pll "pll_i2s_bclk"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_non_sec" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_non_sec" instantiated timing_adapter "timing_adt"
Info: fifo: "master_non_sec" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_non_sec" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_non_sec" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_non_sec" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_non_sec" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_non_sec" instantiated channel_adapter "p2b_adapter"
Info: master_non_sec_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_non_sec_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: master_non_sec_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_non_sec_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: jtag_uart_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_avalon_jtag_slave_burst_adapter"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 61 modules, 127 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
