{"info": {"author": "T. Kramer", "author_email": "dont@spam.me", "bugtrack_url": null, "classifiers": ["Development Status :: 3 - Alpha", "Programming Language :: Python :: 3", "Topic :: Scientific/Engineering", "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"], "description": "# LibreCell - Layout\nCMOS Standard Cell layout generator.\n\n## Getting started\n\nSee install instructions in top-project.\n\n### Generate a layout\nGenerate a layout from a SPICE netlist which includes the transistor sizes:\n* --output-dir: Directory which will be used to store GDS and LEF of the cell\n* --tech: Python script file containing design rules and technology related data\n* --netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (`.subckt`).\n* --cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.\n\n```sh\nmkdir mylibrary\nlclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1\n```\n\n## Adapting design rules\nDesign rulesi and technology related data need to be encoded in a Python script file as shown in `examples/dummy_tech.py`.\n\n\n", "description_content_type": "text/markdown", "docs_url": null, "download_url": "", "downloads": {"last_day": -1, "last_month": -1, "last_week": -1}, "home_page": "https://codeberg.org/tok/librecell", "keywords": "cmos cell generator layout klayout vlsi asic", "license": "OHL-S v2.0", "maintainer": "", "maintainer_email": "", "name": "librecell-layout", "package_url": "https://pypi.org/project/librecell-layout/", "platform": "", "project_url": "https://pypi.org/project/librecell-layout/", "project_urls": {"Homepage": "https://codeberg.org/tok/librecell"}, "release_url": "https://pypi.org/project/librecell-layout/0.0.5/", "requires_dist": ["librecell-common", "klayout", "numpy", "networkx", "pyspice", "scipy", "liberty-parser", "pysmt", "z3-solver", "pulp"], "requires_python": "", "summary": "CMOS standard cell generator.", "version": "0.0.5", "yanked": false, "html_description": "<div class=\"project-description\">\n            <h1>LibreCell - Layout</h1>\n<p>CMOS Standard Cell layout generator.</p>\n<h2>Getting started</h2>\n<p>See install instructions in top-project.</p>\n<h3>Generate a layout</h3>\n<p>Generate a layout from a SPICE netlist which includes the transistor sizes:</p>\n<ul>\n<li>--output-dir: Directory which will be used to store GDS and LEF of the cell</li>\n<li>--tech: Python script file containing design rules and technology related data</li>\n<li>--netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (<code>.subckt</code>).</li>\n<li>--cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.</li>\n</ul>\n<pre>mkdir mylibrary\nlclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1\n</pre>\n<h2>Adapting design rules</h2>\n<p>Design rulesi and technology related data need to be encoded in a Python script file as shown in <code>examples/dummy_tech.py</code>.</p>\n\n          </div>"}, "last_serial": 4929326, "releases": {"0.0.5": [{"comment_text": "", "digests": {"md5": "6de78d6bdf6a9496d85c80873227f6ef", "sha256": "7afa1e1e9f618325e8bf8dca95402bc371fc0b3c1dcf884305b2e883fd291e49"}, "downloads": -1, "filename": "librecell_layout-0.0.5-py3-none-any.whl", "has_sig": false, "md5_digest": "6de78d6bdf6a9496d85c80873227f6ef", "packagetype": "bdist_wheel", "python_version": "py3", "requires_python": null, "size": 90997, "upload_time": "2019-03-12T09:49:19", "upload_time_iso_8601": "2019-03-12T09:49:19.623739Z", "url": "https://files.pythonhosted.org/packages/52/56/edb93b7e139ee24abdc8f283bc0fbea095759e66bb589df9681d26ae4654/librecell_layout-0.0.5-py3-none-any.whl", "yanked": false}, {"comment_text": "", "digests": {"md5": "1d1a7505d73ff043b4d3c7c60e785f69", "sha256": "4b5894ab28597dbd6a7f23aba9db3625d458d967c64a35f0a3b7dd240af56a17"}, "downloads": -1, "filename": "librecell-layout-0.0.5.tar.gz", "has_sig": false, "md5_digest": "1d1a7505d73ff043b4d3c7c60e785f69", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 57279, "upload_time": "2019-03-12T09:49:21", "upload_time_iso_8601": "2019-03-12T09:49:21.457137Z", "url": "https://files.pythonhosted.org/packages/82/69/4d06bad04d974e574676a03b10520e99498d10f99ca9d821b67be77d5230/librecell-layout-0.0.5.tar.gz", "yanked": false}]}, "urls": [{"comment_text": "", "digests": {"md5": "6de78d6bdf6a9496d85c80873227f6ef", "sha256": "7afa1e1e9f618325e8bf8dca95402bc371fc0b3c1dcf884305b2e883fd291e49"}, "downloads": -1, "filename": "librecell_layout-0.0.5-py3-none-any.whl", "has_sig": false, "md5_digest": "6de78d6bdf6a9496d85c80873227f6ef", "packagetype": "bdist_wheel", "python_version": "py3", "requires_python": null, "size": 90997, "upload_time": "2019-03-12T09:49:19", "upload_time_iso_8601": "2019-03-12T09:49:19.623739Z", "url": "https://files.pythonhosted.org/packages/52/56/edb93b7e139ee24abdc8f283bc0fbea095759e66bb589df9681d26ae4654/librecell_layout-0.0.5-py3-none-any.whl", "yanked": false}, {"comment_text": "", "digests": {"md5": "1d1a7505d73ff043b4d3c7c60e785f69", "sha256": "4b5894ab28597dbd6a7f23aba9db3625d458d967c64a35f0a3b7dd240af56a17"}, "downloads": -1, "filename": "librecell-layout-0.0.5.tar.gz", "has_sig": false, "md5_digest": "1d1a7505d73ff043b4d3c7c60e785f69", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 57279, "upload_time": "2019-03-12T09:49:21", "upload_time_iso_8601": "2019-03-12T09:49:21.457137Z", "url": "https://files.pythonhosted.org/packages/82/69/4d06bad04d974e574676a03b10520e99498d10f99ca9d821b67be77d5230/librecell-layout-0.0.5.tar.gz", "yanked": false}], "timestamp": "Fri May  8 00:46:23 2020"}