// Seed: 3880223696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output wor   id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  tri   id_5,
    input  tri   id_6
);
  wire id_8;
  always begin : LABEL_0
    {"", id_4 && 1} <= 1'h0;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  uwire id_9;
  assign id_9 = id_1;
endmodule
