20:16:00 INFO  : Registering command handlers for SDK TCF services
20:16:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\xilinx_lab_project\lab2HW\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:16:02 INFO  : XSCT server has started successfully.
20:16:06 INFO  : Successfully done setting XSCT server connection channel  
20:16:06 INFO  : Processing command line option -hwspec C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper.hdf.
20:16:06 INFO  : Successfully done setting SDK workspace  
20:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:51 INFO  : Jtag cable 'Digilent Zed 210248650432' is selected.
20:26:51 INFO  : 'jtag frequency' command is executed.
20:26:51 INFO  : Sourcing of 'C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:51 INFO  : Context for 'APU' is selected.
20:26:51 INFO  : System reset is completed.
20:26:54 INFO  : 'after 3000' command is executed.
20:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248650432" && level==0} -index 1' command is executed.
20:26:57 INFO  : FPGA configured successfully with bitstream "C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:26:57 INFO  : Context for 'APU' is selected.
20:26:57 INFO  : Hardware design information is loaded from 'C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:57 INFO  : Context for 'APU' is selected.
20:26:57 INFO  : 'ps7_init' command is executed.
20:26:57 INFO  : 'ps7_post_config' command is executed.
20:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:57 INFO  : The application 'C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/lab2_HW/Debug/lab2_HW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248650432" && level==0} -index 1
fpga -file C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
loadhw -hw C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
dow C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/lab2_HW/Debug/lab2_HW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:57 INFO  : Memory regions updated for context APU
20:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:57 INFO  : 'con' command is executed.
20:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
con
----------------End of Script----------------

20:26:57 INFO  : Launch script is exported to file 'C:\xilinx_lab_project\lab2HW\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:33:41 INFO  : Disconnected from the channel tcfchan#1.
20:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:42 INFO  : Jtag cable 'Digilent Zed 210248650432' is selected.
20:33:42 INFO  : 'jtag frequency' command is executed.
20:33:42 INFO  : Sourcing of 'C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:42 INFO  : Context for 'APU' is selected.
20:33:42 INFO  : System reset is completed.
20:33:45 INFO  : 'after 3000' command is executed.
20:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248650432" && level==0} -index 1' command is executed.
20:33:48 INFO  : FPGA configured successfully with bitstream "C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:33:48 INFO  : Context for 'APU' is selected.
20:33:49 INFO  : Hardware design information is loaded from 'C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:49 INFO  : Context for 'APU' is selected.
20:33:49 INFO  : 'ps7_init' command is executed.
20:33:49 INFO  : 'ps7_post_config' command is executed.
20:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:49 INFO  : The application 'C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/lab2_HW/Debug/lab2_HW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248650432" && level==0} -index 1
fpga -file C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
loadhw -hw C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
dow C:/xilinx_lab_project/lab2HW/project_1/project_1.sdk/lab2_HW/Debug/lab2_HW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:49 INFO  : Memory regions updated for context APU
20:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:49 INFO  : 'con' command is executed.
20:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248650432"} -index 0
con
----------------End of Script----------------

20:33:49 INFO  : Launch script is exported to file 'C:\xilinx_lab_project\lab2HW\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:35:57 INFO  : Disconnected from the channel tcfchan#2.
