{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 19:39:30 2018 " "Info: Processing started: Sat Nov 24 19:39:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50_I register VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[2\] register VGA_SRAM_interface:VGA_unit\|VGA_red\[4\] 13.114 ns " "Info: Slack time is 13.114 ns for clock \"CLOCK_50_I\" between source register \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[2\]\" and destination register \"VGA_SRAM_interface:VGA_unit\|VGA_red\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "145.22 MHz 6.886 ns " "Info: Fmax is 145.22 MHz (period= 6.886 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.783 ns + Largest register register " "Info: + Largest register to register requirement is 19.783 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.665 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 416 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 416; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns VGA_SRAM_interface:VGA_unit\|VGA_red\[4\] 3 REG LCFF_X33_Y21_N15 1 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X33_Y21_N15; Fanout = 1; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[4] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50_I\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 416 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 416; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[2\] 3 REG LCFF_X35_Y20_N11 6 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X35_Y20_N11; Fanout = 6; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[4] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[4] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.669 ns - Longest register register " "Info: - Longest register to register delay is 6.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[2\] 1 REG LCFF_X35_Y20_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y20_N11; Fanout = 6; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.414 ns) 1.476 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5 2 COMB LCCOMB_X36_Y18_N4 2 " "Info: 2: + IC(1.062 ns) + CELL(0.414 ns) = 1.476 ns; Loc. = LCCOMB_X36_Y18_N4; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.547 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7 3 COMB LCCOMB_X36_Y18_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.547 ns; Loc. = LCCOMB_X36_Y18_N6; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.618 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9 4 COMB LCCOMB_X36_Y18_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.618 ns; Loc. = LCCOMB_X36_Y18_N8; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.689 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11 5 COMB LCCOMB_X36_Y18_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.689 ns; Loc. = LCCOMB_X36_Y18_N10; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.760 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~13 6 COMB LCCOMB_X36_Y18_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.760 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~13 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.919 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~15 7 COMB LCCOMB_X36_Y18_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.919 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~13 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~15 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.329 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~16 8 COMB LCCOMB_X36_Y18_N16 6 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.329 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 6; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~15 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~16 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.398 ns) 3.008 ns VGA_SRAM_interface:VGA_unit\|Equal2~0 9 COMB LCCOMB_X36_Y18_N20 2 " "Info: 9: + IC(0.281 ns) + CELL(0.398 ns) = 3.008 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~16 VGA_SRAM_interface:VGA_unit|Equal2~0 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.436 ns) 3.722 ns VGA_SRAM_interface:VGA_unit\|Equal2~2 10 COMB LCCOMB_X36_Y18_N24 26 " "Info: 10: + IC(0.278 ns) + CELL(0.436 ns) = 3.722 ns; Loc. = LCCOMB_X36_Y18_N24; Fanout = 26; COMB Node = 'VGA_SRAM_interface:VGA_unit\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { VGA_SRAM_interface:VGA_unit|Equal2~0 VGA_SRAM_interface:VGA_unit|Equal2~2 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 4.437 ns VGA_SRAM_interface:VGA_unit\|VGA_green\[7\]~2 11 COMB LCCOMB_X36_Y18_N22 24 " "Info: 11: + IC(0.277 ns) + CELL(0.438 ns) = 4.437 ns; Loc. = LCCOMB_X36_Y18_N22; Fanout = 24; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_green\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { VGA_SRAM_interface:VGA_unit|Equal2~2 VGA_SRAM_interface:VGA_unit|VGA_green[7]~2 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.660 ns) 6.669 ns VGA_SRAM_interface:VGA_unit\|VGA_red\[4\] 12 REG LCFF_X33_Y21_N15 1 " "Info: 12: + IC(1.572 ns) + CELL(0.660 ns) = 6.669 ns; Loc. = LCFF_X33_Y21_N15; Fanout = 1; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { VGA_SRAM_interface:VGA_unit|VGA_green[7]~2 VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.199 ns ( 47.97 % ) " "Info: Total cell delay = 3.199 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.470 ns ( 52.03 % ) " "Info: Total interconnect delay = 3.470 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~13 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~15 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~16 VGA_SRAM_interface:VGA_unit|Equal2~0 VGA_SRAM_interface:VGA_unit|Equal2~2 VGA_SRAM_interface:VGA_unit|VGA_green[7]~2 VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.669 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~13 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~15 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~16 {} VGA_SRAM_interface:VGA_unit|Equal2~0 {} VGA_SRAM_interface:VGA_unit|Equal2~2 {} VGA_SRAM_interface:VGA_unit|VGA_green[7]~2 {} VGA_SRAM_interface:VGA_unit|VGA_red[4] {} } { 0.000ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.281ns 0.278ns 0.277ns 1.572ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.398ns 0.436ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[4] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~13 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~15 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~16 VGA_SRAM_interface:VGA_unit|Equal2~0 VGA_SRAM_interface:VGA_unit|Equal2~2 VGA_SRAM_interface:VGA_unit|VGA_green[7]~2 VGA_SRAM_interface:VGA_unit|VGA_red[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.669 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[2] {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~13 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~15 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~16 {} VGA_SRAM_interface:VGA_unit|Equal2~0 {} VGA_SRAM_interface:VGA_unit|Equal2~2 {} VGA_SRAM_interface:VGA_unit|VGA_green[7]~2 {} VGA_SRAM_interface:VGA_unit|VGA_red[4] {} } { 0.000ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.281ns 0.278ns 0.277ns 1.572ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.398ns 0.436ns 0.438ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50_I register VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC register VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50_I\" between source register \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC\" and destination register \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC 1 REG LCFF_X34_Y21_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y21_N19; Fanout = 3; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC~4 2 COMB LCCOMB_X34_Y21_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC~4 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC 3 REG LCFF_X34_Y21_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y21_N19; Fanout = 3; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC~4 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC~4 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC~4 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50_I\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 416 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 416; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC 3 REG LCFF_X34_Y21_N19 3 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y21_N19; Fanout = 3; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50_I\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 416 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 416; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC 3 REG LCFF_X34_Y21_N19 3 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y21_N19; Fanout = 3; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|oVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC~4 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC~4 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "top_state\[1\] UART_RX_I CLOCK_50_I 6.885 ns register " "Info: tsu for register \"top_state\[1\]\" (data pin = \"UART_RX_I\", clock pin = \"CLOCK_50_I\") is 6.885 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.593 ns + Longest pin register " "Info: + Longest pin to register delay is 9.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RX_I 1 PIN PIN_C25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 2; PIN Node = 'UART_RX_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.828 ns) + CELL(0.150 ns) 7.860 ns top_state\[1\]~2 2 COMB LCCOMB_X44_Y7_N16 3 " "Info: 2: + IC(6.828 ns) + CELL(0.150 ns) = 7.860 ns; Loc. = LCCOMB_X44_Y7_N16; Fanout = 3; COMB Node = 'top_state\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { UART_RX_I top_state[1]~2 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 8.412 ns top_state\[1\]~3 3 COMB LCCOMB_X44_Y7_N26 1 " "Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 8.412 ns; Loc. = LCCOMB_X44_Y7_N26; Fanout = 1; COMB Node = 'top_state\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { top_state[1]~2 top_state[1]~3 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 8.810 ns top_state\[1\]~4 4 COMB LCCOMB_X44_Y7_N2 2 " "Info: 4: + IC(0.249 ns) + CELL(0.149 ns) = 8.810 ns; Loc. = LCCOMB_X44_Y7_N2; Fanout = 2; COMB Node = 'top_state\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { top_state[1]~3 top_state[1]~4 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.419 ns) 9.509 ns top_state\[1\]~6 5 COMB LCCOMB_X44_Y7_N18 1 " "Info: 5: + IC(0.280 ns) + CELL(0.419 ns) = 9.509 ns; Loc. = LCCOMB_X44_Y7_N18; Fanout = 1; COMB Node = 'top_state\[1\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { top_state[1]~4 top_state[1]~6 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.593 ns top_state\[1\] 6 REG LCFF_X44_Y7_N19 28 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.593 ns; Loc. = LCFF_X44_Y7_N19; Fanout = 28; REG Node = 'top_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_state[1]~6 top_state[1] } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 20.42 % ) " "Info: Total cell delay = 1.959 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.634 ns ( 79.58 % ) " "Info: Total interconnect delay = 7.634 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.593 ns" { UART_RX_I top_state[1]~2 top_state[1]~3 top_state[1]~4 top_state[1]~6 top_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.593 ns" { UART_RX_I {} UART_RX_I~combout {} top_state[1]~2 {} top_state[1]~3 {} top_state[1]~4 {} top_state[1]~6 {} top_state[1] {} } { 0.000ns 0.000ns 6.828ns 0.277ns 0.249ns 0.280ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.275ns 0.149ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 416 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 416; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns top_state\[1\] 3 REG LCFF_X44_Y7_N19 28 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y7_N19; Fanout = 28; REG Node = 'top_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50_I~clkctrl top_state[1] } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50_I CLOCK_50_I~clkctrl top_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} top_state[1] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.593 ns" { UART_RX_I top_state[1]~2 top_state[1]~3 top_state[1]~4 top_state[1]~6 top_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.593 ns" { UART_RX_I {} UART_RX_I~combout {} top_state[1]~2 {} top_state[1]~3 {} top_state[1]~4 {} top_state[1]~6 {} top_state[1] {} } { 0.000ns 0.000ns 6.828ns 0.277ns 0.249ns 0.280ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.275ns 0.149ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50_I CLOCK_50_I~clkctrl top_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} top_state[1] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50_I SEVEN_SEGMENT_N_O\[1\]\[1\] top_state\[0\] 13.395 ns register " "Info: tco from clock \"CLOCK_50_I\" to destination pin \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" through register \"top_state\[0\]\" is 13.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.672 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50_I\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 416 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 416; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns top_state\[0\] 3 REG LCFF_X44_Y7_N13 50 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y7_N13; Fanout = 50; REG Node = 'top_state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50_I~clkctrl top_state[0] } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50_I CLOCK_50_I~clkctrl top_state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} top_state[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.473 ns + Longest register pin " "Info: + Longest register to pin delay is 10.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_state\[0\] 1 REG LCFF_X44_Y7_N13 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y7_N13; Fanout = 50; REG Node = 'top_state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_state[0] } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.275 ns) 1.137 ns SRAM_address~1 2 COMB LCCOMB_X44_Y8_N18 35 " "Info: 2: + IC(0.862 ns) + CELL(0.275 ns) = 1.137 ns; Loc. = LCCOMB_X44_Y8_N18; Fanout = 35; COMB Node = 'SRAM_address~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { top_state[0] SRAM_address~1 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.378 ns) 2.801 ns SRAM_address\[8\]~10 3 COMB LCCOMB_X43_Y11_N0 1 " "Info: 3: + IC(1.286 ns) + CELL(0.378 ns) = 2.801 ns; Loc. = LCCOMB_X43_Y11_N0; Fanout = 1; COMB Node = 'SRAM_address\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { SRAM_address~1 SRAM_address[8]~10 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 3.473 ns SRAM_address\[8\]~11 4 COMB LCCOMB_X43_Y11_N6 8 " "Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 3.473 ns; Loc. = LCCOMB_X43_Y11_N6; Fanout = 8; COMB Node = 'SRAM_address\[8\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { SRAM_address[8]~10 SRAM_address[8]~11 } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.436 ns) 4.730 ns convert_hex_to_seven_segment:unit1\|WideOr5~0 5 COMB LCCOMB_X43_Y8_N26 1 " "Info: 5: + IC(0.821 ns) + CELL(0.436 ns) = 4.730 ns; Loc. = LCCOMB_X43_Y8_N26; Fanout = 1; COMB Node = 'convert_hex_to_seven_segment:unit1\|WideOr5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { SRAM_address[8]~11 convert_hex_to_seven_segment:unit1|WideOr5~0 } "NODE_NAME" } } { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/convert_hex_to_seven_segment.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(3.349 ns) 10.473 ns SEVEN_SEGMENT_N_O\[1\]\[1\] 6 PIN PIN_V21 0 " "Info: 6: + IC(2.394 ns) + CELL(3.349 ns) = 10.473 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'SEVEN_SEGMENT_N_O\[1\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.743 ns" { convert_hex_to_seven_segment:unit1|WideOr5~0 SEVEN_SEGMENT_N_O[1][1] } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.858 ns ( 46.39 % ) " "Info: Total cell delay = 4.858 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.615 ns ( 53.61 % ) " "Info: Total interconnect delay = 5.615 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.473 ns" { top_state[0] SRAM_address~1 SRAM_address[8]~10 SRAM_address[8]~11 convert_hex_to_seven_segment:unit1|WideOr5~0 SEVEN_SEGMENT_N_O[1][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.473 ns" { top_state[0] {} SRAM_address~1 {} SRAM_address[8]~10 {} SRAM_address[8]~11 {} convert_hex_to_seven_segment:unit1|WideOr5~0 {} SEVEN_SEGMENT_N_O[1][1] {} } { 0.000ns 0.862ns 1.286ns 0.252ns 0.821ns 2.394ns } { 0.000ns 0.275ns 0.378ns 0.420ns 0.436ns 3.349ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50_I CLOCK_50_I~clkctrl top_state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} top_state[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.473 ns" { top_state[0] SRAM_address~1 SRAM_address[8]~10 SRAM_address[8]~11 convert_hex_to_seven_segment:unit1|WideOr5~0 SEVEN_SEGMENT_N_O[1][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.473 ns" { top_state[0] {} SRAM_address~1 {} SRAM_address[8]~10 {} SRAM_address[8]~11 {} convert_hex_to_seven_segment:unit1|WideOr5~0 {} SEVEN_SEGMENT_N_O[1][1] {} } { 0.000ns 0.862ns 1.286ns 0.252ns 0.821ns 2.394ns } { 0.000ns 0.275ns 0.378ns 0.420ns 0.436ns 3.349ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK_50_I VGA_CLOCK_O 6.115 ns Longest " "Info: Longest tpd from source pin \"CLOCK_50_I\" to destination pin \"VGA_CLOCK_O\" is 6.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(3.358 ns) 6.115 ns VGA_CLOCK_O 2 PIN PIN_B8 0 " "Info: 2: + IC(1.758 ns) + CELL(3.358 ns) = 6.115 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'VGA_CLOCK_O'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.116 ns" { CLOCK_50_I VGA_CLOCK_O } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.357 ns ( 71.25 % ) " "Info: Total cell delay = 4.357 ns ( 71.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns ( 28.75 % ) " "Info: Total interconnect delay = 1.758 ns ( 28.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.115 ns" { CLOCK_50_I VGA_CLOCK_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.115 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} VGA_CLOCK_O {} } { 0.000ns 0.000ns 1.758ns } { 0.000ns 0.999ns 3.358ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O CLOCK_50_I CLOCK_50_I -2.248 ns register " "Info: th for register \"SRAM_Controller:SRAM_unit\|SRAM_LB_N_O\" (data pin = \"CLOCK_50_I\", clock pin = \"CLOCK_50_I\") is -2.248 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50_I SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50_I\" and output clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.674 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O 3 REG LCFF_X21_Y1_N17 2 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.08 % ) " "Info: Total cell delay = 0.537 ns ( 20.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.137 ns ( 79.92 % ) " "Info: Total interconnect delay = 2.137 ns ( 79.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 {} SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 1.091ns 1.046ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.830 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.150 ns) 2.746 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 2 COMB LCCOMB_X21_Y1_N16 1 " "Info: 2: + IC(1.597 ns) + CELL(0.150 ns) = 2.746 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.830 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O 3 REG LCFF_X21_Y1_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.830 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "C:/Users/Owner/Desktop/Projectremake2/Projectremake/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 43.57 % ) " "Info: Total cell delay = 1.233 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 56.43 % ) " "Info: Total interconnect delay = 1.597 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 0.000ns 1.597ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 {} SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 1.091ns 1.046ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 0.000ns 1.597ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 19:39:32 2018 " "Info: Processing ended: Sat Nov 24 19:39:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
