<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>TimeQuest Timing Analyzer report for SoCKit_top</TITLE>

<link rel="stylesheet" type="text/css" href="SoCKit_top.sta.rpt.htm_files/css/reset.css">
<link rel="stylesheet" type="text/css" href="SoCKit_top.sta.rpt.htm_files/css/base.css">
<link rel="stylesheet" type="text/css" href="SoCKit_top.sta.rpt.htm_files/css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="SoCKit_top.sta.rpt.htm_files/css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="SoCKit_top.sta.rpt.htm_files/css/override.css">

<script type="text/javascript" src="SoCKit_top.sta.rpt.htm_files/js/jquery-1.7.2.min.js"></script>
<script type="text/javascript" src="SoCKit_top.sta.rpt.htm_files/js/jquery-ui.min.js"></script>
<script type="text/javascript" src="SoCKit_top.sta.rpt.htm_files/js/jquery.layout-latest.js"></script>

<script type="text/javascript">

// jQuery Ready event
$(document).ready(function () {
		$("#main_layout").show().layout({
				west: {
					size: 300
				},
				center: {
					// This is needed because the center pane contains an iframe.
					// https://groups.google.com/d/msg/jquery-ui-layout/qT4rnGxnvYA/CH55dRwdWJoJ
					maskContents: true
				}
		});
		$(".toc_entry").hover(
			// mouse enter
			function (event) {
				$(this).addClass("ui-state-highlight");
			},
			// mouse leave
			function (event) {
				$(this).removeClass("ui-state-highlight");
			}
		);
		// When the user clicks on a TOC entry, display the content
		// in the View pane.
		$(".toc_entry").click(function (event) {
				var title = $(this).html();
				var filename = $(this).attr("id").substr(4) + ".htm";
				var view = $("#view_content");
				view.attr("src", "SoCKit_top.sta.rpt.htm_files/" + filename);
				$("#view_title").html(title);
				// Expand/collapse folders.
				var parent_li = $(this).parent();
				if (parent_li.hasClass("rdb_closed_folder"))
				{
					parent_li.removeClass("rdb_closed_folder");
					parent_li.addClass("rdb_opened_folder");
					parent_li.children("div").show();
				}
				else if (parent_li.hasClass("rdb_opened_folder"))
				{
					parent_li.removeClass("rdb_opened_folder");
					parent_li.addClass("rdb_closed_folder");
					parent_li.children("div").hide();
				}
		});
});

</script>

</HEAD>

<BODY>
<div id="main_layout" style="height:100%;display:none">
	<div class="ui-layout-north">
		<h1 class="ui-widget-header" style="padding:10px">TimeQuest Timing Analyzer report for SoCKit_top</h1>
	</div>
	<div class="ui-layout-center ui-widget-content">
		<div class="ui-widget-header" id="view_title">Data not available</div>
		<div class="ui-layout-content ui-widget-content" id="view_container" style="padding:0;overflow:hidden"><iframe id="view_content"></iframe></div>
	</div>

	<div class="ui-layout-west">
		<div class="ui-widget-header">Table of Contents</div>
		<div class="ui-layout-content ui-widget-content" id="toc" style="padding:0"><ul><li class="rdb_text_type"><span class="toc_entry" id="toc_1">Legal Notice</span></li><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_2">TimeQuest Timing Analyzer Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_3">Parallel Compilation</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_4">SDC File List</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_5">Clocks</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_6">Slow 1100mV 85C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_7">Slow 1100mV 85C Model Fmax Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_8">Timing Closure Recommendations</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_9">Slow 1100mV 85C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_10">Slow 1100mV 85C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_11">Slow 1100mV 85C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_12">Slow 1100mV 85C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_13">Slow 1100mV 85C Model Minimum Pulse Width Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_14">Slow 1100mV 85C Model Datasheet Report</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_15">Setup Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_16">Hold Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_17">Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_18">Minimum Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_19">Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_20">Minimum Propagation Delay</span></li></ul></div></li><li class="rdb_path_type"><span class="toc_entry" id="toc_21">Slow 1100mV 85C Model Metastability Report</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_22">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_23">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_24">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_25">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_26">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_27">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_28">u0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_29">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_30">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_31">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_32">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_33">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_34">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_35">u0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_36">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_37">u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_38">u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_39">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_40">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_41">u0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_42">Slow 1100mV 0C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_43">Slow 1100mV 0C Model Fmax Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_44">Slow 1100mV 0C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_45">Slow 1100mV 0C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_46">Slow 1100mV 0C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_47">Slow 1100mV 0C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_48">Slow 1100mV 0C Model Minimum Pulse Width Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_49">Slow 1100mV 0C Model Datasheet Report</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_50">Setup Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_51">Hold Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_52">Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_53">Minimum Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_54">Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_55">Minimum Propagation Delay</span></li></ul></div></li><li class="rdb_path_type"><span class="toc_entry" id="toc_56">Slow 1100mV 0C Model Metastability Report</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_57">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_58">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_59">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_60">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_61">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_62">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_63">u0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_64">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_65">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_66">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_67">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_68">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_69">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_70">u0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_71">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_72">u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_73">u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_74">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_75">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_76">u0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_77">Fast 1100mV 85C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_78">Fast 1100mV 85C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_79">Fast 1100mV 85C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_80">Fast 1100mV 85C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_81">Fast 1100mV 85C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_82">Fast 1100mV 85C Model Minimum Pulse Width Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_83">Fast 1100mV 85C Model Datasheet Report</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_84">Setup Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_85">Hold Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_86">Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_87">Minimum Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_88">Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_89">Minimum Propagation Delay</span></li></ul></div></li><li class="rdb_path_type"><span class="toc_entry" id="toc_90">Fast 1100mV 85C Model Metastability Report</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_91">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_92">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_93">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_94">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_95">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_96">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_97">u0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_98">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_99">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_100">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_101">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_102">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_103">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_104">u0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_105">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_106">u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_107">u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_108">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_109">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_110">u0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_111">Fast 1100mV 0C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_112">Fast 1100mV 0C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_113">Fast 1100mV 0C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_114">Fast 1100mV 0C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_115">Fast 1100mV 0C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_116">Fast 1100mV 0C Model Minimum Pulse Width Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_117">Fast 1100mV 0C Model Datasheet Report</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_118">Setup Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_119">Hold Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_120">Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_121">Minimum Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_122">Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_123">Minimum Propagation Delay</span></li></ul></div></li><li class="rdb_path_type"><span class="toc_entry" id="toc_124">Fast 1100mV 0C Model Metastability Report</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_125">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_126">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_127">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_128">u0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_129">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_130">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_131">u0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_132">u0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_133">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_134">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_135">u0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_136">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_137">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_138">u0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_139">u0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_140">u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_141">u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_142">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_143">u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_144">u0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_145">Multicorner Timing Analysis Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_146">Multicorner Datasheet Report Summary</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_147">Setup Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_148">Hold Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_149">Clock to Output Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_150">Minimum Clock to Output Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_151">Propagation Delay</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_152">Minimum Propagation Delay</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_153">Advanced I/O Timing</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_154">Board Trace Model Assignments</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_155">Input Transition Times</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_156">Signal Integrity Metrics</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_157">Signal Integrity Metrics (Slow 1100mv 0c Model)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_158">Signal Integrity Metrics (Slow 1100mv 85c Model)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_159">Signal Integrity Metrics (Fast 1100mv 0c Model)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_160">Signal Integrity Metrics (Fast 1100mv 85c Model)</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_161">Clock Transfers</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_162">Setup Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_163">Hold Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_164">Recovery Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_165">Removal Transfers</span></li></ul></div></li><li class="rdb_text_type"><span class="toc_entry" id="toc_166">Report TCCS</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_167">Report RSKM</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_168">Unconstrained Paths</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_169">TimeQuest Timing Analyzer Messages</span></li></ul></div>
	</div>
</div>
<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
