Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\AdvDig\de10_vga_ball_sprites_testing\hps.qsys --block-symbol-file --output-directory=C:\AdvDig\de10_vga_ball_sprites_testing\hps --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading de10_vga_ball_sprites_testing/hps.qsys
Progress: Reading input file
Progress: Adding button_down [altera_avalon_pio 18.1]
Progress: Parameterizing module button_down
Progress: Adding button_left [altera_avalon_pio 18.1]
Progress: Parameterizing module button_left
Progress: Adding button_right [altera_avalon_pio 18.1]
Progress: Parameterizing module button_right
Progress: Adding button_up [altera_avalon_pio 18.1]
Progress: Parameterizing module button_up
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding de10_vga_raster_sprites_0 [de10_vga_raster_sprites 1.6]
Progress: Parameterizing module de10_vga_raster_sprites_0
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.button_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.button_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.button_right: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.button_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\AdvDig\de10_vga_ball_sprites_testing\hps.qsys --synthesis=VHDL --output-directory=C:\AdvDig\de10_vga_ball_sprites_testing\hps\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading de10_vga_ball_sprites_testing/hps.qsys
Progress: Reading input file
Progress: Adding button_down [altera_avalon_pio 18.1]
Progress: Parameterizing module button_down
Progress: Adding button_left [altera_avalon_pio 18.1]
Progress: Parameterizing module button_left
Progress: Adding button_right [altera_avalon_pio 18.1]
Progress: Parameterizing module button_right
Progress: Adding button_up [altera_avalon_pio 18.1]
Progress: Parameterizing module button_up
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding de10_vga_raster_sprites_0 [de10_vga_raster_sprites 1.6]
Progress: Parameterizing module de10_vga_raster_sprites_0
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.button_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.button_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.button_right: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.button_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: button_down: Starting RTL generation for module 'hps_button_down'
Info: button_down:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_button_down --dir=C:/Users/gdona/AppData/Local/Temp/alt9107_2711848937687722386.dir/0002_button_down_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gdona/AppData/Local/Temp/alt9107_2711848937687722386.dir/0002_button_down_gen//hps_button_down_component_configuration.pl  --do_build_sim=0  ]
Info: button_down: Done RTL generation for module 'hps_button_down'
Info: button_down: "hps" instantiated altera_avalon_pio "button_down"
Info: de10_vga_raster_sprites_0: "hps" instantiated de10_vga_raster_sprites "de10_vga_raster_sprites_0"
Info: hex0: Starting RTL generation for module 'hps_hex0'
Info: hex0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_hex0 --dir=C:/Users/gdona/AppData/Local/Temp/alt9107_2711848937687722386.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gdona/AppData/Local/Temp/alt9107_2711848937687722386.dir/0004_hex0_gen//hps_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'hps_hex0'
Info: hex0: "hps" instantiated altera_avalon_pio "hex0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "hps" instantiated altera_hps "hps_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: de10_vga_raster_sprites_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "de10_vga_raster_sprites_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: de10_vga_raster_sprites_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "de10_vga_raster_sprites_0_avalon_slave_0_agent"
Info: de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter"
Info: Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: hps: Done "hps" with 28 modules, 85 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
