

================================================================
== Vitis HLS Report for 'FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'
================================================================
* Date:           Mon Oct 28 10:35:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FC_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.990 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      642|      642|  6.420 us|  6.420 us|  642|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |      640|      640|         2|          1|          1|   640|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fully_connected_2.cpp:105]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [fully_connected_2.cpp:104]   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln101_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln101_1"   --->   Operation 10 'read' 'mul_ln101_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 12 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub47"   --->   Operation 13 'read' 'sub47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln104 = store i4 0, i4 %i_2" [fully_connected_2.cpp:104]   --->   Operation 15 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 0, i7 %j" [fully_connected_2.cpp:105]   --->   Operation 16 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [fully_connected_2.cpp:104]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%icmp_ln104 = icmp_eq  i10 %indvar_flatten_load, i10 640" [fully_connected_2.cpp:104]   --->   Operation 19 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln104_1 = add i10 %indvar_flatten_load, i10 1" [fully_connected_2.cpp:104]   --->   Operation 20 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc58, void %if.end187.loopexit.exitStub" [fully_connected_2.cpp:104]   --->   Operation 21 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [fully_connected_2.cpp:105]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [fully_connected_2.cpp:104]   --->   Operation 23 'load' 'i_2_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln104 = add i4 %i_2_load, i4 1" [fully_connected_2.cpp:104]   --->   Operation 24 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.87ns)   --->   "%icmp_ln105 = icmp_eq  i7 %j_load, i7 64" [fully_connected_2.cpp:105]   --->   Operation 25 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln104 = select i1 %icmp_ln105, i7 0, i7 %j_load" [fully_connected_2.cpp:104]   --->   Operation 26 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln104_1 = select i1 %icmp_ln105, i4 %add_ln104, i4 %i_2_load" [fully_connected_2.cpp:104]   --->   Operation 27 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i4 %select_ln104_1" [fully_connected_2.cpp:104]   --->   Operation 28 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%cmp45 = icmp_eq  i32 %zext_ln104, i32 %sub_read" [fully_connected_2.cpp:104]   --->   Operation 29 'icmp' 'cmp45' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln104, i32 %tmp" [fully_connected_2.cpp:104]   --->   Operation 30 'icmp' 'ult' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%rev = xor i1 %ult, i1 1" [fully_connected_2.cpp:104]   --->   Operation 31 'xor' 'rev' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i7 %select_ln104" [fully_connected_2.cpp:105]   --->   Operation 32 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i7 %select_ln104" [fully_connected_2.cpp:105]   --->   Operation 33 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln104, i32 2, i32 5" [fully_connected_2.cpp:105]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %zext_ln105, i32 %mul_ln101_1_read" [fully_connected_2.cpp:108]   --->   Operation 35 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [fully_connected_2.cpp:108]   --->   Operation 36 'xor' 'xor_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %rev" [fully_connected_2.cpp:108]   --->   Operation 37 'or' 'or_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then37, void %if.else51" [fully_connected_2.cpp:108]   --->   Operation 38 'br' 'br_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:109]   --->   Operation 39 'read' 'in_stream_a_read' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %in_stream_a_read" [fully_connected_2.cpp:110]   --->   Operation 40 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.88ns)   --->   "%switch_ln110 = switch i4 %trunc_ln, void %arrayidx426.case.15, i4 0, void %arrayidx426.case.0, i4 1, void %arrayidx426.case.1, i4 2, void %arrayidx426.case.2, i4 3, void %arrayidx426.case.3, i4 4, void %arrayidx426.case.4, i4 5, void %arrayidx426.case.5, i4 6, void %arrayidx426.case.6, i4 7, void %arrayidx426.case.7, i4 8, void %arrayidx426.case.8, i4 9, void %arrayidx426.case.9, i4 10, void %arrayidx426.case.10, i4 11, void %arrayidx426.case.11, i4 12, void %arrayidx426.case.12, i4 13, void %arrayidx426.case.13, i4 14, void %arrayidx426.case.14" [fully_connected_2.cpp:110]   --->   Operation 41 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 1.88>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 42 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 43 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 44 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 45 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 46 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 47 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 48 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 49 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 50 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 51 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 52 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 53 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 54 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 55 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 56 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fully_connected_2.cpp:110]   --->   Operation 57 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.88ns)   --->   "%switch_ln117 = switch i4 %trunc_ln, void %arrayidx565.case.15, i4 0, void %arrayidx565.case.0, i4 1, void %arrayidx565.case.1, i4 2, void %arrayidx565.case.2, i4 3, void %arrayidx565.case.3, i4 4, void %arrayidx565.case.4, i4 5, void %arrayidx565.case.5, i4 6, void %arrayidx565.case.6, i4 7, void %arrayidx565.case.7, i4 8, void %arrayidx565.case.8, i4 9, void %arrayidx565.case.9, i4 10, void %arrayidx565.case.10, i4 11, void %arrayidx565.case.11, i4 12, void %arrayidx565.case.12, i4 13, void %arrayidx565.case.13, i4 14, void %arrayidx565.case.14" [fully_connected_2.cpp:117]   --->   Operation 58 'switch' 'switch_ln117' <Predicate = (!icmp_ln104 & or_ln108)> <Delay = 1.88>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 59 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 60 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 61 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 62 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 63 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 64 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 65 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 66 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 67 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 68 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 69 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 70 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 71 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 72 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 73 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fully_connected_2.cpp:117]   --->   Operation 74 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.87ns)   --->   "%add_ln105 = add i7 %select_ln104, i7 1" [fully_connected_2.cpp:105]   --->   Operation 75 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln104 = store i10 %add_ln104_1, i10 %indvar_flatten" [fully_connected_2.cpp:104]   --->   Operation 76 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln104 = store i4 %select_ln104_1, i4 %i_2" [fully_connected_2.cpp:104]   --->   Operation 77 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 %add_ln105, i7 %j" [fully_connected_2.cpp:105]   --->   Operation 78 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body34" [fully_connected_2.cpp:105]   --->   Operation 79 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [fully_connected_2.cpp:107]   --->   Operation 82 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln104_1, i2 %trunc_ln105" [fully_connected_2.cpp:110]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %tmp_s" [fully_connected_2.cpp:110]   --->   Operation 84 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 85 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 86 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 87 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 88 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 89 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 90 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 91 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 92 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 93 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 94 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 95 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 96 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 97 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 98 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 99 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 0, i64 %zext_ln110" [fully_connected_2.cpp:110]   --->   Operation 100 'getelementptr' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fully_connected_2.cpp:110]   --->   Operation 101 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fully_connected_2.cpp:110]   --->   Operation 102 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fully_connected_2.cpp:110]   --->   Operation 103 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fully_connected_2.cpp:110]   --->   Operation 104 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fully_connected_2.cpp:110]   --->   Operation 105 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fully_connected_2.cpp:110]   --->   Operation 106 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fully_connected_2.cpp:110]   --->   Operation 107 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fully_connected_2.cpp:110]   --->   Operation 108 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fully_connected_2.cpp:110]   --->   Operation 109 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fully_connected_2.cpp:110]   --->   Operation 110 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fully_connected_2.cpp:110]   --->   Operation 111 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fully_connected_2.cpp:110]   --->   Operation 112 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fully_connected_2.cpp:110]   --->   Operation 113 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fully_connected_2.cpp:110]   --->   Operation 114 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fully_connected_2.cpp:110]   --->   Operation 115 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i6 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fully_connected_2.cpp:110]   --->   Operation 116 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 117 [1/1] (2.55ns)   --->   "%icmp_ln112 = icmp_eq  i32 %zext_ln105, i32 %sub47_read" [fully_connected_2.cpp:112]   --->   Operation 117 'icmp' 'icmp_ln112' <Predicate = (!or_ln108)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns)   --->   "%valOut_last = and i1 %cmp45, i1 %icmp_ln112" [fully_connected_2.cpp:112]   --->   Operation 118 'and' 'valOut_last' <Predicate = (!or_ln108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_0 = bitset i64 @_ssdm_op_BitSet.i64.i64.i64.i1, i64 %in_stream_a_read, i64 32, i1 %valOut_last" [fully_connected_2.cpp:114]   --->   Operation 119 'bitset' 'p_0' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %p_0" [fully_connected_2.cpp:114]   --->   Operation 120 'write' 'write_ln114' <Predicate = (!or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [fully_connected_2.cpp:115]   --->   Operation 121 'br' 'br_ln115' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fully_connected_2.cpp:117]   --->   Operation 122 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fully_connected_2.cpp:117]   --->   Operation 123 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fully_connected_2.cpp:117]   --->   Operation 124 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fully_connected_2.cpp:117]   --->   Operation 125 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fully_connected_2.cpp:117]   --->   Operation 126 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fully_connected_2.cpp:117]   --->   Operation 127 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fully_connected_2.cpp:117]   --->   Operation 128 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fully_connected_2.cpp:117]   --->   Operation 129 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fully_connected_2.cpp:117]   --->   Operation 130 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fully_connected_2.cpp:117]   --->   Operation 131 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fully_connected_2.cpp:117]   --->   Operation 132 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fully_connected_2.cpp:117]   --->   Operation 133 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fully_connected_2.cpp:117]   --->   Operation 134 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fully_connected_2.cpp:117]   --->   Operation 135 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fully_connected_2.cpp:117]   --->   Operation 136 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln117 = store i16 0, i6 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fully_connected_2.cpp:117]   --->   Operation 137 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 138 'br' 'br_ln0' <Predicate = (or_ln108)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 9.990ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln105', fully_connected_2.cpp:105) of constant 0 on local variable 'j', fully_connected_2.cpp:105 [34]  (1.588 ns)
	'load' operation 7 bit ('j_load', fully_connected_2.cpp:105) on local variable 'j', fully_connected_2.cpp:105 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln105', fully_connected_2.cpp:105) [47]  (1.870 ns)
	'select' operation 4 bit ('select_ln104_1', fully_connected_2.cpp:104) [49]  (1.024 ns)
	'icmp' operation 1 bit ('ult', fully_connected_2.cpp:104) [52]  (2.552 ns)
	'xor' operation 1 bit ('rev', fully_connected_2.cpp:104) [53]  (0.000 ns)
	'or' operation 1 bit ('or_ln108', fully_connected_2.cpp:108) [78]  (0.978 ns)
	axis read operation ('in_stream_a_read', fully_connected_2.cpp:109) on port 'in_stream_a' (fully_connected_2.cpp:109) [81]  (1.000 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 4.530ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln112', fully_connected_2.cpp:112) [133]  (2.552 ns)
	'and' operation 1 bit ('valOut.last', fully_connected_2.cpp:112) [134]  (0.978 ns)
	axis write operation ('write_ln114', fully_connected_2.cpp:114) on port 'out_stream' (fully_connected_2.cpp:114) [136]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
