Inferred ROM
------------
  1. Instance: rtlc_Write_I1
    File: D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Me_controller_entity.vhd , Net: rtlc_Write
    port 1  address width: 6
    port 1  data width: 4

