#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5fff3f6021a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5fff3f601420 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5fff3f615a10 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5fff3f615a50 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5fff3f615a90 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5fff3f615ad0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5fff3f615b10 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5fff3f615b50 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5fff3f615b90 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5fff3f615bd0 .param/l "R0" 0 3 89, C4<0000>;
P_0x5fff3f615c10 .param/l "R1" 0 3 90, C4<0001>;
P_0x5fff3f615c50 .param/l "R10" 0 3 99, C4<1010>;
P_0x5fff3f615c90 .param/l "R11" 0 3 100, C4<1011>;
P_0x5fff3f615cd0 .param/l "R12" 0 3 101, C4<1100>;
P_0x5fff3f615d10 .param/l "R13" 0 3 102, C4<1101>;
P_0x5fff3f615d50 .param/l "R14" 0 3 103, C4<1110>;
P_0x5fff3f615d90 .param/l "R15" 0 3 104, C4<1111>;
P_0x5fff3f615dd0 .param/l "R2" 0 3 91, C4<0010>;
P_0x5fff3f615e10 .param/l "R3" 0 3 92, C4<0011>;
P_0x5fff3f615e50 .param/l "R4" 0 3 93, C4<0100>;
P_0x5fff3f615e90 .param/l "R5" 0 3 94, C4<0101>;
P_0x5fff3f615ed0 .param/l "R6" 0 3 95, C4<0110>;
P_0x5fff3f615f10 .param/l "R7" 0 3 96, C4<0111>;
P_0x5fff3f615f50 .param/l "R8" 0 3 97, C4<1000>;
P_0x5fff3f615f90 .param/l "R9" 0 3 98, C4<1001>;
enum0x5fff3f5524e0 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5fff3f587490 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5fff3f5881e0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5fff3f5d6b50 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5fff3f5d8700 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5fff3f5da2b0 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5fff3f5dab40 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5fff3f5db5b0 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5fff3f602da0 .scope module, "coprocessor_test_tb" "coprocessor_test_tb" 4 4;
 .timescale -9 -12;
L_0x736e25e9f060 .functor BUFT 1, C4<00001111000000000010000000000010>, C4<0>, C4<0>, C4<0>;
v0x5fff3f635aa0_0 .net "cache_type", 31 0, L_0x736e25e9f060;  1 drivers
v0x5fff3f635b80_0 .var "clk", 0 0;
v0x5fff3f635c20_0 .net "cp15_reg_out", 31 0, L_0x5fff3f6484a0;  1 drivers
v0x5fff3f635cc0_0 .net "cp_absent", 0 0, L_0x5fff3f5f7cb0;  1 drivers
L_0x736e25e9f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fff3f635d90_0 .net "cp_busy", 0 0, L_0x736e25e9f0f0;  1 drivers
v0x5fff3f635e30_0 .var "cp_crm", 3 0;
v0x5fff3f635f00_0 .var "cp_crn", 3 0;
v0x5fff3f635fd0_0 .var "cp_data_in", 31 0;
v0x5fff3f6360a0_0 .net "cp_data_out", 31 0, v0x5fff3f6331f0_0;  1 drivers
v0x5fff3f636170_0 .var "cp_en", 0 0;
v0x5fff3f636240_0 .var "cp_num", 3 0;
v0x5fff3f636310_0 .var "cp_op", 2 0;
v0x5fff3f6363e0_0 .var "cp_op1", 2 0;
v0x5fff3f6364b0_0 .var "cp_op2", 2 0;
L_0x736e25e9f018 .functor BUFT 1, C4<01000001000000000111000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fff3f636580_0 .net "cpu_id", 31 0, L_0x736e25e9f018;  1 drivers
v0x5fff3f636650_0 .net "dcache_clean", 0 0, L_0x5fff3f6480b0;  1 drivers
v0x5fff3f636720_0 .net "dcache_enable", 0 0, L_0x5fff3f5ef020;  1 drivers
v0x5fff3f6367f0_0 .net "dcache_flush", 0 0, L_0x5fff3f648120;  1 drivers
v0x5fff3f6368c0_0 .var "debug_mode", 0 0;
v0x5fff3f636990_0 .net "domain_access", 31 0, L_0x5fff3f647f90;  1 drivers
v0x5fff3f636a60_0 .net "high_vectors", 0 0, L_0x5fff3f5f0d80;  1 drivers
v0x5fff3f636b30_0 .net "icache_enable", 0 0, L_0x5fff3f5efbc0;  1 drivers
v0x5fff3f636c00_0 .net "icache_flush", 0 0, L_0x5fff3f648250;  1 drivers
v0x5fff3f636cd0_0 .net "mmu_enable", 0 0, L_0x5fff3f5ee3c0;  1 drivers
v0x5fff3f636da0_0 .net "rom_protection", 0 0, L_0x5fff3f5f1610;  1 drivers
v0x5fff3f636e70_0 .var "rst_n", 0 0;
v0x5fff3f636f40_0 .net "system_protect", 0 0, L_0x5fff3f647c80;  1 drivers
v0x5fff3f637010_0 .var/2s "tests_passed", 31 0;
v0x5fff3f6370b0_0 .var/2s "tests_run", 31 0;
v0x5fff3f637150_0 .net "tlb_flush", 0 0, L_0x5fff3f648310;  1 drivers
v0x5fff3f637220_0 .net "ttb_base", 31 0, L_0x5fff3f647d90;  1 drivers
v0x5fff3f6372f0_0 .net "ttb_ctrl", 1 0, L_0x5fff3f647e50;  1 drivers
v0x5fff3f6373c0_0 .net "write_buffer_en", 0 0, L_0x5fff3f5f00a0;  1 drivers
S_0x5fff3f602970 .scope autotask, "mcr" "mcr" 4 116, 4 116 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f5f7e10_0 .var "crm", 3 0;
v0x5fff3f5ee520_0 .var "crn", 3 0;
v0x5fff3f5ef200_0 .var "data", 31 0;
v0x5fff3f5efd20_0 .var "op1", 2 0;
v0x5fff3f5f0200_0 .var "op2", 2 0;
TD_coprocessor_test_tb.mcr ;
    %wait E_0x5fff3f599980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fff3f636310_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fff3f636240_0, 0, 4;
    %load/vec4 v0x5fff3f5ee520_0;
    %store/vec4 v0x5fff3f635f00_0, 0, 4;
    %load/vec4 v0x5fff3f5f7e10_0;
    %store/vec4 v0x5fff3f635e30_0, 0, 4;
    %load/vec4 v0x5fff3f5efd20_0;
    %store/vec4 v0x5fff3f6363e0_0, 0, 3;
    %load/vec4 v0x5fff3f5f0200_0;
    %store/vec4 v0x5fff3f6364b0_0, 0, 3;
    %load/vec4 v0x5fff3f5ef200_0;
    %store/vec4 v0x5fff3f635fd0_0, 0, 32;
    %wait E_0x5fff3f599980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %wait E_0x5fff3f599980;
    %end;
S_0x5fff3f602540 .scope autotask, "mrc" "mrc" 4 100, 4 100 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f5f0f60_0 .var "crm", 3 0;
v0x5fff3f5f1770_0 .var "crn", 3 0;
v0x5fff3f630de0_0 .var "data", 31 0;
v0x5fff3f630ea0_0 .var "op1", 2 0;
v0x5fff3f630f80_0 .var "op2", 2 0;
TD_coprocessor_test_tb.mrc ;
    %wait E_0x5fff3f599980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fff3f636310_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fff3f636240_0, 0, 4;
    %load/vec4 v0x5fff3f5f1770_0;
    %store/vec4 v0x5fff3f635f00_0, 0, 4;
    %load/vec4 v0x5fff3f5f0f60_0;
    %store/vec4 v0x5fff3f635e30_0, 0, 4;
    %load/vec4 v0x5fff3f630ea0_0;
    %store/vec4 v0x5fff3f6363e0_0, 0, 3;
    %load/vec4 v0x5fff3f630f80_0;
    %store/vec4 v0x5fff3f6364b0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f635fd0_0, 0, 32;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f6360a0_0;
    %store/vec4 v0x5fff3f630de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %wait E_0x5fff3f599980;
    %end;
S_0x5fff3f6310b0 .scope task, "test_cache_operations" "test_cache_operations" 4 210, 4 210 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f6312b0_0 .var "test_passed", 0 0;
E_0x5fff3f599980 .event posedge, v0x5fff3f632c30_0;
TD_coprocessor_test_tb.test_cache_operations ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f6370b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f6370b0_0, 0, 32;
    %vpi_call/w 4 214 "$display", "\012=== Testing Cache Operations ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff3f6312b0_0, 0, 1;
    %wait E_0x5fff3f599980;
    %alloc S_0x5fff3f602970;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5fff3f5ee520_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fff3f5f7e10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5efd20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5f0200_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f5ef200_0, 0, 32;
    %fork TD_coprocessor_test_tb.mcr, S_0x5fff3f602970;
    %join;
    %free S_0x5fff3f602970;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f636c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call/w 4 223 "$display", "\342\235\214 I-cache flush failed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f6312b0_0, 0, 1;
T_2.0 ;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f636c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 4 228 "$display", "\342\235\214 I-cache flush signal not cleared" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f6312b0_0, 0, 1;
T_2.2 ;
    %wait E_0x5fff3f599980;
    %alloc S_0x5fff3f602970;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5fff3f5ee520_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5fff3f5f7e10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5efd20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5f0200_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f5ef200_0, 0, 32;
    %fork TD_coprocessor_test_tb.mcr, S_0x5fff3f602970;
    %join;
    %free S_0x5fff3f602970;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f6367f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call/w 4 237 "$display", "\342\235\214 D-cache flush failed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f6312b0_0, 0, 1;
T_2.4 ;
    %wait E_0x5fff3f599980;
    %alloc S_0x5fff3f602970;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5fff3f5ee520_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5fff3f5f7e10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5efd20_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5fff3f5f0200_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f5ef200_0, 0, 32;
    %fork TD_coprocessor_test_tb.mcr, S_0x5fff3f602970;
    %join;
    %free S_0x5fff3f602970;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f636650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call/w 4 246 "$display", "\342\235\214 D-cache clean failed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f6312b0_0, 0, 1;
T_2.6 ;
    %load/vec4 v0x5fff3f6312b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f637010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f637010_0, 0, 32;
    %vpi_call/w 4 252 "$display", "\342\234\205 Cache operations test PASSED" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 4 254 "$display", "\342\235\214 Cache operations test FAILED" {0 0 0};
T_2.9 ;
    %end;
S_0x5fff3f631390 .scope task, "test_control_register" "test_control_register" 4 153, 4 153 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f631570_0 .var "ctrl_read", 31 0;
v0x5fff3f631670_0 .var "ctrl_write", 31 0;
v0x5fff3f631750_0 .var "test_passed", 0 0;
TD_coprocessor_test_tb.test_control_register ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f6370b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f6370b0_0, 0, 32;
    %vpi_call/w 4 158 "$display", "\012=== Testing Control Register ===" {0 0 0};
    %pushi/vec4 12293, 0, 32;
    %store/vec4 v0x5fff3f631670_0, 0, 32;
    %alloc S_0x5fff3f602970;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fff3f5ee520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f5f7e10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5efd20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5f0200_0, 0, 3;
    %load/vec4 v0x5fff3f631670_0;
    %store/vec4 v0x5fff3f5ef200_0, 0, 32;
    %fork TD_coprocessor_test_tb.mcr, S_0x5fff3f602970;
    %join;
    %free S_0x5fff3f602970;
    %alloc S_0x5fff3f602540;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fff3f5f1770_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f5f0f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f630ea0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f630f80_0, 0, 3;
    %fork TD_coprocessor_test_tb.mrc, S_0x5fff3f602540;
    %join;
    %load/vec4 v0x5fff3f630de0_0;
    %store/vec4 v0x5fff3f631570_0, 0, 32;
    %free S_0x5fff3f602540;
    %load/vec4 v0x5fff3f631570_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x5fff3f631670_0;
    %parti/s 14, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f636cd0_0;
    %and;
    %load/vec4 v0x5fff3f636720_0;
    %and;
    %load/vec4 v0x5fff3f636b30_0;
    %and;
    %store/vec4 v0x5fff3f631750_0, 0, 1;
    %load/vec4 v0x5fff3f631750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f637010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f637010_0, 0, 32;
    %vpi_call/w 4 175 "$display", "\342\234\205 Control register test PASSED" {0 0 0};
    %vpi_call/w 4 176 "$display", "   MMU=%b, D-cache=%b, I-cache=%b", v0x5fff3f636cd0_0, v0x5fff3f636720_0, v0x5fff3f636b30_0 {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call/w 4 178 "$display", "\342\235\214 Control register test FAILED" {0 0 0};
    %vpi_call/w 4 179 "$display", "   Written: 0x%08X, Read: 0x%08X", v0x5fff3f631670_0, v0x5fff3f631570_0 {0 0 0};
T_3.11 ;
    %end;
S_0x5fff3f6317f0 .scope task, "test_coprocessor_absent" "test_coprocessor_absent" 4 259, 4 259 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f631a20_0 .var "test_passed", 0 0;
TD_coprocessor_test_tb.test_coprocessor_absent ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f6370b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f6370b0_0, 0, 32;
    %vpi_call/w 4 264 "$display", "\012=== Testing Coprocessor Absent ===" {0 0 0};
    %wait E_0x5fff3f599980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fff3f636310_0, 0, 3;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5fff3f636240_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f635f00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f635e30_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f6363e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f6364b0_0, 0, 3;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f635cc0_0;
    %load/vec4 v0x5fff3f635d90_0;
    %nor/r;
    %and;
    %store/vec4 v0x5fff3f631a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %wait E_0x5fff3f599980;
    %load/vec4 v0x5fff3f631a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f637010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f637010_0, 0, 32;
    %vpi_call/w 4 284 "$display", "\342\234\205 Coprocessor absent test PASSED" {0 0 0};
    %jmp T_4.13;
T_4.12 ;
    %vpi_call/w 4 286 "$display", "\342\235\214 Coprocessor absent test FAILED" {0 0 0};
T_4.13 ;
    %end;
S_0x5fff3f631b00 .scope task, "test_cpu_id" "test_cpu_id" 4 132, 4 132 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f631ce0_0 .var "id", 31 0;
v0x5fff3f631de0_0 .var "test_passed", 0 0;
TD_coprocessor_test_tb.test_cpu_id ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f6370b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f6370b0_0, 0, 32;
    %vpi_call/w 4 137 "$display", "\012=== Testing CPU ID Register ===" {0 0 0};
    %alloc S_0x5fff3f602540;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f5f1770_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f5f0f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f630ea0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f630f80_0, 0, 3;
    %fork TD_coprocessor_test_tb.mrc, S_0x5fff3f602540;
    %join;
    %load/vec4 v0x5fff3f630de0_0;
    %store/vec4 v0x5fff3f631ce0_0, 0, 32;
    %free S_0x5fff3f602540;
    %load/vec4 v0x5fff3f631ce0_0;
    %pushi/vec4 1090547712, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5fff3f631de0_0, 0, 1;
    %load/vec4 v0x5fff3f631de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f637010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f637010_0, 0, 32;
    %vpi_call/w 4 146 "$display", "\342\234\205 CPU ID test PASSED: 0x%08X", v0x5fff3f631ce0_0 {0 0 0};
    %jmp T_5.15;
T_5.14 ;
    %vpi_call/w 4 148 "$display", "\342\235\214 CPU ID test FAILED: expected 0x41007000, got 0x%08X", v0x5fff3f631ce0_0 {0 0 0};
T_5.15 ;
    %end;
S_0x5fff3f631ea0 .scope task, "test_ttb_register" "test_ttb_register" 4 184, 4 184 0, S_0x5fff3f602da0;
 .timescale -9 -12;
v0x5fff3f632080_0 .var "test_passed", 0 0;
v0x5fff3f632160_0 .var "ttb_read", 31 0;
v0x5fff3f632240_0 .var "ttb_write", 31 0;
TD_coprocessor_test_tb.test_ttb_register ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f6370b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f6370b0_0, 0, 32;
    %vpi_call/w 4 189 "$display", "\012=== Testing Translation Table Base ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5fff3f632240_0, 0, 32;
    %alloc S_0x5fff3f602970;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fff3f5ee520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f5f7e10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5efd20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f5f0200_0, 0, 3;
    %load/vec4 v0x5fff3f632240_0;
    %store/vec4 v0x5fff3f5ef200_0, 0, 32;
    %fork TD_coprocessor_test_tb.mcr, S_0x5fff3f602970;
    %join;
    %free S_0x5fff3f602970;
    %alloc S_0x5fff3f602540;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fff3f5f1770_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f5f0f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f630ea0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f630f80_0, 0, 3;
    %fork TD_coprocessor_test_tb.mrc, S_0x5fff3f602540;
    %join;
    %load/vec4 v0x5fff3f630de0_0;
    %store/vec4 v0x5fff3f632160_0, 0, 32;
    %free S_0x5fff3f602540;
    %load/vec4 v0x5fff3f632160_0;
    %load/vec4 v0x5fff3f632240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f637220_0;
    %load/vec4 v0x5fff3f632240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5fff3f632080_0, 0, 1;
    %load/vec4 v0x5fff3f632080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fff3f637010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fff3f637010_0, 0, 32;
    %vpi_call/w 4 202 "$display", "\342\234\205 TTB register test PASSED: 0x%08X", v0x5fff3f632160_0 {0 0 0};
    %jmp T_6.17;
T_6.16 ;
    %vpi_call/w 4 204 "$display", "\342\235\214 TTB register test FAILED" {0 0 0};
    %vpi_call/w 4 205 "$display", "   Written: 0x%08X, Read: 0x%08X", v0x5fff3f632240_0, v0x5fff3f632160_0 {0 0 0};
T_6.17 ;
    %end;
S_0x5fff3f632300 .scope module, "u_coprocessor" "arm7tdmi_coprocessor" 4 59, 5 6 0, S_0x5fff3f602da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cp_en";
    .port_info 3 /INPUT 3 "cp_op";
    .port_info 4 /INPUT 4 "cp_num";
    .port_info 5 /INPUT 4 "cp_crn";
    .port_info 6 /INPUT 4 "cp_crm";
    .port_info 7 /INPUT 3 "cp_op1";
    .port_info 8 /INPUT 3 "cp_op2";
    .port_info 9 /INPUT 32 "cp_data_in";
    .port_info 10 /OUTPUT 1 "cp_busy";
    .port_info 11 /OUTPUT 1 "cp_absent";
    .port_info 12 /OUTPUT 32 "cp_data_out";
    .port_info 13 /OUTPUT 1 "mmu_enable";
    .port_info 14 /OUTPUT 1 "dcache_enable";
    .port_info 15 /OUTPUT 1 "icache_enable";
    .port_info 16 /OUTPUT 1 "write_buffer_en";
    .port_info 17 /OUTPUT 32 "ttb_base";
    .port_info 18 /OUTPUT 2 "ttb_ctrl";
    .port_info 19 /OUTPUT 32 "domain_access";
    .port_info 20 /OUTPUT 1 "high_vectors";
    .port_info 21 /OUTPUT 1 "rom_protection";
    .port_info 22 /OUTPUT 1 "system_protect";
    .port_info 23 /OUTPUT 1 "dcache_clean";
    .port_info 24 /OUTPUT 1 "dcache_flush";
    .port_info 25 /OUTPUT 1 "icache_flush";
    .port_info 26 /OUTPUT 1 "tlb_flush";
    .port_info 27 /OUTPUT 32 "cpu_id";
    .port_info 28 /OUTPUT 32 "cache_type";
    .port_info 29 /INPUT 1 "debug_mode";
    .port_info 30 /OUTPUT 32 "cp15_reg_out";
L_0x5fff3f5f7cb0 .functor AND 1, v0x5fff3f636170_0, L_0x5fff3f647730, C4<1>, C4<1>;
L_0x5fff3f5ee3c0 .functor BUFZ 1, v0x5fff3f633a30_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f5ef020 .functor BUFZ 1, v0x5fff3f6338b0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f5efbc0 .functor BUFZ 1, v0x5fff3f633970_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f5f00a0 .functor BUFZ 1, v0x5fff3f6338b0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f5f0d80 .functor BUFZ 1, v0x5fff3f633c70_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f5f1610 .functor BUFZ 1, v0x5fff3f633af0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f647c80 .functor BUFZ 1, v0x5fff3f633bb0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f647d90 .functor BUFZ 32, v0x5fff3f635360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fff3f647f90 .functor BUFZ 32, v0x5fff3f6346e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fff3f6480b0 .functor BUFZ 1, v0x5fff3f633eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f648120 .functor BUFZ 1, v0x5fff3f6343c0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f648250 .functor BUFZ 1, v0x5fff3f634bc0_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3f648310 .functor BUFZ 1, v0x5fff3f6351e0_0, C4<0>, C4<0>, C4<0>;
L_0x736e25e9f0a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5fff3f6325e0_0 .net/2u *"_ivl_4", 3 0, L_0x736e25e9f0a8;  1 drivers
L_0x736e25e9f138 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fff3f6326e0_0 .net/2u *"_ivl_40", 17 0, L_0x736e25e9f138;  1 drivers
L_0x736e25e9f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fff3f6327c0_0 .net/2u *"_ivl_42", 0 0, L_0x736e25e9f180;  1 drivers
L_0x736e25e9f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fff3f632880_0 .net/2u *"_ivl_44", 0 0, L_0x736e25e9f1c8;  1 drivers
L_0x736e25e9f210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5fff3f632960_0 .net/2u *"_ivl_46", 3 0, L_0x736e25e9f210;  1 drivers
v0x5fff3f632a90_0 .net *"_ivl_6", 0 0, L_0x5fff3f647730;  1 drivers
v0x5fff3f632b50_0 .net "cache_type", 31 0, L_0x736e25e9f060;  alias, 1 drivers
v0x5fff3f632c30_0 .net "clk", 0 0, v0x5fff3f635b80_0;  1 drivers
v0x5fff3f632cf0_0 .net "cp15_reg_out", 31 0, L_0x5fff3f6484a0;  alias, 1 drivers
v0x5fff3f632dd0_0 .net "cp_absent", 0 0, L_0x5fff3f5f7cb0;  alias, 1 drivers
v0x5fff3f632e90_0 .net "cp_busy", 0 0, L_0x736e25e9f0f0;  alias, 1 drivers
v0x5fff3f632f50_0 .net "cp_crm", 3 0, v0x5fff3f635e30_0;  1 drivers
v0x5fff3f633030_0 .net "cp_crn", 3 0, v0x5fff3f635f00_0;  1 drivers
v0x5fff3f633110_0 .net "cp_data_in", 31 0, v0x5fff3f635fd0_0;  1 drivers
v0x5fff3f6331f0_0 .var "cp_data_out", 31 0;
v0x5fff3f6332d0_0 .net "cp_en", 0 0, v0x5fff3f636170_0;  1 drivers
v0x5fff3f633390_0 .net "cp_num", 3 0, v0x5fff3f636240_0;  1 drivers
v0x5fff3f633470_0 .net "cp_op", 2 0, v0x5fff3f636310_0;  1 drivers
v0x5fff3f633550_0 .net "cp_op1", 2 0, v0x5fff3f6363e0_0;  1 drivers
v0x5fff3f633630_0 .net "cp_op2", 2 0, v0x5fff3f6364b0_0;  1 drivers
v0x5fff3f633710_0 .net "cpu_id", 31 0, L_0x736e25e9f018;  alias, 1 drivers
v0x5fff3f6337f0_0 .var "ctrl_a", 0 0;
v0x5fff3f6338b0_0 .var "ctrl_c", 0 0;
v0x5fff3f633970_0 .var "ctrl_i", 0 0;
v0x5fff3f633a30_0 .var "ctrl_m", 0 0;
v0x5fff3f633af0_0 .var "ctrl_r", 0 0;
v0x5fff3f633bb0_0 .var "ctrl_s", 0 0;
v0x5fff3f633c70_0 .var "ctrl_v", 0 0;
v0x5fff3f633d30_0 .var "ctrl_z", 0 0;
v0x5fff3f633df0_0 .net "dcache_clean", 0 0, L_0x5fff3f6480b0;  alias, 1 drivers
v0x5fff3f633eb0_0 .var "dcache_clean_delayed", 0 0;
v0x5fff3f633f70_0 .var "dcache_clean_trigger", 0 0;
v0x5fff3f634030_0 .net "dcache_enable", 0 0, L_0x5fff3f5ef020;  alias, 1 drivers
v0x5fff3f634300_0 .net "dcache_flush", 0 0, L_0x5fff3f648120;  alias, 1 drivers
v0x5fff3f6343c0_0 .var "dcache_flush_delayed", 0 0;
v0x5fff3f634480_0 .var "dcache_flush_trigger", 0 0;
v0x5fff3f634540_0 .net "debug_mode", 0 0, v0x5fff3f6368c0_0;  1 drivers
v0x5fff3f634600_0 .net "domain_access", 31 0, L_0x5fff3f647f90;  alias, 1 drivers
v0x5fff3f6346e0_0 .var "domain_access_ctrl", 31 0;
v0x5fff3f6347c0_0 .var "fault_address", 31 0;
v0x5fff3f6348a0_0 .var "fault_status", 31 0;
v0x5fff3f634980_0 .net "high_vectors", 0 0, L_0x5fff3f5f0d80;  alias, 1 drivers
v0x5fff3f634a40_0 .net "icache_enable", 0 0, L_0x5fff3f5efbc0;  alias, 1 drivers
v0x5fff3f634b00_0 .net "icache_flush", 0 0, L_0x5fff3f648250;  alias, 1 drivers
v0x5fff3f634bc0_0 .var "icache_flush_delayed", 0 0;
v0x5fff3f634c80_0 .var "icache_flush_trigger", 0 0;
v0x5fff3f634d40_0 .net "mmu_enable", 0 0, L_0x5fff3f5ee3c0;  alias, 1 drivers
v0x5fff3f634e00_0 .var "process_id", 31 0;
v0x5fff3f634ee0_0 .net "rom_protection", 0 0, L_0x5fff3f5f1610;  alias, 1 drivers
v0x5fff3f634fa0_0 .net "rst_n", 0 0, v0x5fff3f636e70_0;  1 drivers
v0x5fff3f635060_0 .net "system_protect", 0 0, L_0x5fff3f647c80;  alias, 1 drivers
v0x5fff3f635120_0 .net "tlb_flush", 0 0, L_0x5fff3f648310;  alias, 1 drivers
v0x5fff3f6351e0_0 .var "tlb_flush_delayed", 0 0;
v0x5fff3f6352a0_0 .var "tlb_flush_trigger", 0 0;
v0x5fff3f635360_0 .var "translation_table_base", 31 0;
v0x5fff3f635440_0 .net "ttb_base", 31 0, L_0x5fff3f647d90;  alias, 1 drivers
v0x5fff3f635520_0 .net "ttb_ctrl", 1 0, L_0x5fff3f647e50;  alias, 1 drivers
v0x5fff3f635600_0 .net "write_buffer_en", 0 0, L_0x5fff3f5f00a0;  alias, 1 drivers
E_0x5fff3f595ad0/0 .event edge, v0x5fff3f6332d0_0, v0x5fff3f632dd0_0, v0x5fff3f633470_0, v0x5fff3f633030_0;
E_0x5fff3f595ad0/1 .event edge, v0x5fff3f633550_0, v0x5fff3f632f50_0, v0x5fff3f633630_0, v0x5fff3f633710_0;
E_0x5fff3f595ad0/2 .event edge, v0x5fff3f632b50_0, v0x5fff3f633c70_0, v0x5fff3f633970_0, v0x5fff3f633d30_0;
E_0x5fff3f595ad0/3 .event edge, v0x5fff3f633af0_0, v0x5fff3f633bb0_0, v0x5fff3f6338b0_0, v0x5fff3f6337f0_0;
E_0x5fff3f595ad0/4 .event edge, v0x5fff3f633a30_0, v0x5fff3f635360_0, v0x5fff3f6346e0_0, v0x5fff3f6348a0_0;
E_0x5fff3f595ad0/5 .event edge, v0x5fff3f6347c0_0, v0x5fff3f634e00_0;
E_0x5fff3f595ad0 .event/or E_0x5fff3f595ad0/0, E_0x5fff3f595ad0/1, E_0x5fff3f595ad0/2, E_0x5fff3f595ad0/3, E_0x5fff3f595ad0/4, E_0x5fff3f595ad0/5;
E_0x5fff3f595f40/0 .event negedge, v0x5fff3f634fa0_0;
E_0x5fff3f595f40/1 .event posedge, v0x5fff3f632c30_0;
E_0x5fff3f595f40 .event/or E_0x5fff3f595f40/0, E_0x5fff3f595f40/1;
L_0x5fff3f647730 .cmp/ne 4, v0x5fff3f636240_0, L_0x736e25e9f0a8;
L_0x5fff3f647e50 .part v0x5fff3f635360_0, 0, 2;
LS_0x5fff3f6484a0_0_0 .concat [ 1 1 1 4], v0x5fff3f633a30_0, v0x5fff3f6337f0_0, v0x5fff3f6338b0_0, L_0x736e25e9f210;
LS_0x5fff3f6484a0_0_4 .concat [ 1 1 1 1], L_0x736e25e9f1c8, v0x5fff3f633bb0_0, v0x5fff3f633af0_0, L_0x736e25e9f180;
LS_0x5fff3f6484a0_0_8 .concat [ 1 1 1 18], v0x5fff3f633d30_0, v0x5fff3f633970_0, v0x5fff3f633c70_0, L_0x736e25e9f138;
L_0x5fff3f6484a0 .concat [ 7 4 21 0], LS_0x5fff3f6484a0_0_0, LS_0x5fff3f6484a0_0_4, LS_0x5fff3f6484a0_0_8;
    .scope S_0x5fff3f632300;
T_7 ;
    %wait E_0x5fff3f595f40;
    %load/vec4 v0x5fff3f634fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f6337f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f6338b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fff3f635360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fff3f6346e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fff3f6348a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fff3f6347c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fff3f634e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f634c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f634480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f6352a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f634bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f6343c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f6351e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f634c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f634480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f633f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fff3f6352a0_0, 0;
    %load/vec4 v0x5fff3f6332d0_0;
    %load/vec4 v0x5fff3f632dd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5fff3f634540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5fff3f633470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.8;
T_7.4 ;
    %jmp T_7.8;
T_7.5 ;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x5fff3f633030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.9 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5fff3f633a30_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5fff3f6337f0_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5fff3f6338b0_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x5fff3f633bb0_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0x5fff3f633af0_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x5fff3f633d30_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v0x5fff3f633970_0, 0;
    %load/vec4 v0x5fff3f633110_0;
    %parti/s 1, 13, 5;
    %assign/vec4 v0x5fff3f633c70_0, 0;
T_7.18 ;
    %jmp T_7.17;
T_7.10 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x5fff3f633110_0;
    %assign/vec4 v0x5fff3f635360_0, 0;
T_7.20 ;
    %jmp T_7.17;
T_7.11 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %load/vec4 v0x5fff3f633110_0;
    %assign/vec4 v0x5fff3f6346e0_0, 0;
T_7.22 ;
    %jmp T_7.17;
T_7.12 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0x5fff3f633110_0;
    %assign/vec4 v0x5fff3f6348a0_0, 0;
T_7.24 ;
    %jmp T_7.17;
T_7.13 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v0x5fff3f633110_0;
    %assign/vec4 v0x5fff3f6347c0_0, 0;
T_7.26 ;
    %jmp T_7.17;
T_7.14 ;
    %load/vec4 v0x5fff3f632f50_0;
    %load/vec4 v0x5fff3f633630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 7;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %jmp T_7.32;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fff3f634c80_0, 0;
    %jmp T_7.32;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fff3f634480_0, 0;
    %jmp T_7.32;
T_7.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fff3f633f70_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fff3f633f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fff3f634480_0, 0;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v0x5fff3f632f50_0;
    %load/vec4 v0x5fff3f633630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fff3f6352a0_0, 0;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %load/vec4 v0x5fff3f633110_0;
    %assign/vec4 v0x5fff3f634e00_0, 0;
T_7.35 ;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.2 ;
    %load/vec4 v0x5fff3f634c80_0;
    %assign/vec4 v0x5fff3f634bc0_0, 0;
    %load/vec4 v0x5fff3f634480_0;
    %assign/vec4 v0x5fff3f6343c0_0, 0;
    %load/vec4 v0x5fff3f633f70_0;
    %assign/vec4 v0x5fff3f633eb0_0, 0;
    %load/vec4 v0x5fff3f6352a0_0;
    %assign/vec4 v0x5fff3f6351e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5fff3f632300;
T_8 ;
Ewait_0 .event/or E_0x5fff3f595ad0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
    %load/vec4 v0x5fff3f6332d0_0;
    %load/vec4 v0x5fff3f632dd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5fff3f633470_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5fff3f633030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0x5fff3f633550_0;
    %load/vec4 v0x5fff3f632f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fff3f633630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v0x5fff3f633710_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v0x5fff3f632b50_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 0, 0, 18;
    %load/vec4 v0x5fff3f633c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fff3f633970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fff3f633d30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5fff3f633af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fff3f633bb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5fff3f6338b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fff3f6337f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fff3f633a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
T_8.15 ;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0x5fff3f635360_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
T_8.17 ;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0x5fff3f6346e0_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
T_8.19 ;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %load/vec4 v0x5fff3f6348a0_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
T_8.21 ;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %load/vec4 v0x5fff3f6347c0_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
T_8.23 ;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x5fff3f632f50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fff3f633550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fff3f633630_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %load/vec4 v0x5fff3f634e00_0;
    %store/vec4 v0x5fff3f6331f0_0, 0, 32;
T_8.25 ;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5fff3f602da0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f6368c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f6370b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f637010_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x5fff3f602da0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f635b80_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5fff3f635b80_0;
    %inv;
    %store/vec4 v0x5fff3f635b80_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5fff3f602da0;
T_11 ;
    %vpi_call/w 4 292 "$dumpfile", "coprocessor_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 293 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fff3f602da0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f636e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff3f636170_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fff3f636310_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fff3f636240_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f635f00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff3f635e30_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f6363e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fff3f6364b0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff3f635fd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fff3f599980;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff3f636e70_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fff3f599980;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 310 "$display", "=== ARM7TDMI Coprocessor (CP15) Test ===\012" {0 0 0};
    %fork TD_coprocessor_test_tb.test_cpu_id, S_0x5fff3f631b00;
    %join;
    %fork TD_coprocessor_test_tb.test_control_register, S_0x5fff3f631390;
    %join;
    %fork TD_coprocessor_test_tb.test_ttb_register, S_0x5fff3f631ea0;
    %join;
    %fork TD_coprocessor_test_tb.test_cache_operations, S_0x5fff3f6310b0;
    %join;
    %fork TD_coprocessor_test_tb.test_coprocessor_absent, S_0x5fff3f6317f0;
    %join;
    %pushi/vec4 10, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fff3f599980;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 321 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 322 "$display", "Tests Run:    %0d", v0x5fff3f6370b0_0 {0 0 0};
    %vpi_call/w 4 323 "$display", "Tests Passed: %0d", v0x5fff3f637010_0 {0 0 0};
    %load/vec4 v0x5fff3f637010_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5fff3f6370b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 324 "$display", "Pass Rate:    %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5fff3f637010_0;
    %load/vec4 v0x5fff3f6370b0_0;
    %cmp/e;
    %jmp/0xz  T_11.6, 4;
    %vpi_call/w 4 327 "$display", "\342\234\205 ALL COPROCESSOR TESTS PASSED!" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 4 329 "$display", "\342\235\214 SOME COPROCESSOR TESTS FAILED" {0 0 0};
T_11.7 ;
    %vpi_call/w 4 332 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "coprocessor_test_tb.sv";
    "../rtl/arm7tdmi_coprocessor.sv";
