<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Codec_Engine_Overhead by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:29:57 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Codec Engine Overhead - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Codec_Engine_Overhead","wgTitle":"Codec Engine Overhead","wgCurRevisionId":181208,"wgRevisionId":181208,"wgArticleId":177,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Codec Engine","Cache","MFP"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Codec_Engine_Overhead","wgRelevantArticleId":177,"wgRequestId":"9eeac01173dd388ce0d00579","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Codec_Engine_Overhead rootpage-Codec_Engine_Overhead skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Codec Engine Overhead</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Single-core_.28or_local_algorithm.29_Overhead"><span class="tocnumber">2</span> <span class="toctext">Single-core (or local algorithm) Overhead</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#ARM-side_algorithm-provided_Memory"><span class="tocnumber">2.1</span> <span class="toctext">ARM-side algorithm-provided Memory</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Related_System_Overheads"><span class="tocnumber">2.2</span> <span class="toctext">Related System Overheads</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Multi-core_Overhead"><span class="tocnumber">3</span> <span class="toctext">Multi-core Overhead</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#Multi-core_Architecture_Background"><span class="tocnumber">3.1</span> <span class="toctext">Multi-core Architecture Background</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Analysis"><span class="tocnumber">3.2</span> <span class="toctext">Analysis</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Cache_Optimization_Techniques"><span class="tocnumber">3.3</span> <span class="toctext">Cache Optimization Techniques</span></a>
<ul>
<li class="toclevel-3 tocsection-9"><a href="#IVIDENC-specific_Configuration"><span class="tocnumber">3.3.1</span> <span class="toctext">IVIDENC-specific Configuration</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#Updates_to_XDM_Buffer_Descriptors"><span class="tocnumber">3.3.2</span> <span class="toctext">Updates to XDM Buffer Descriptors</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#CE_Skeleton_Config"><span class="tocnumber">3.3.3</span> <span class="toctext">CE Skeleton Config</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Custom_Skeletons"><span class="tocnumber">3.3.4</span> <span class="toctext">Custom Skeletons</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Skeleton_Caching_Policy"><span class="tocnumber">3.3.5</span> <span class="toctext">Skeleton Caching Policy</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-14"><a href="#Future_Directions"><span class="tocnumber">3.4</span> <span class="toctext">Future Directions</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#See_Also"><span class="tocnumber">4</span> <span class="toctext">See Also</span></a></li>
</ul>
</div>

<h1><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This article addresses runtime overhead of <a href="Category_Codec_Engine.html" title="Category:Codec Engine">Codec Engine (CE)</a>.
</p><p>Initially, it just focuses on the cycle overhead of local and remote algorithms.  However, it could grow to include other resource overhead (e.g. memory, system semaphores, etc).
</p>
<h1><span id="Single-core_(or_local_algorithm)_Overhead"></span><span class="mw-headline" id="Single-core_.28or_local_algorithm.29_Overhead">Single-core (or local algorithm) Overhead</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=2" title="Edit section: Single-core (or local algorithm) Overhead">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>CE was designed from the beginning to be optimized for local algorithm execution.  As such, there's almost zero overhead introduced when the algorithm is on the same processor as the application.
</p><p>To help explain what goes on underneath the VISA calls, here is the <code>VIDDEC_process()</code> implementation - with comments, <a href="CE_DEBUG.html" title="CE DEBUG">tracing</a>, and <a href="CE_CHECK.html" title="CE CHECK">"Checked Build"</a> code removed - from the CE 2.10 release.  Note that the full source to <code>VIDDEC_process()</code> is provided in CE 1.20 and later.
</p><p>&lt;syntaxhighlight lang='c'&gt;
XDAS_Int32 VIDDEC_process(VIDDEC_Handle handle, XDM_BufDesc *inBufs,
</p>
<pre>   XDM_BufDesc *outBufs, VIDDEC_InArgs *inArgs, VIDDEC_OutArgs *outArgs)
</pre>
<p>{
</p>
<pre>   XDAS_Int32 retVal = VIDDEC_EFAIL;
</pre>
<pre>   VIDDEC_InArgs refInArgs;
</pre>
<pre>   if (handle) {
       IVIDDEC_Fxns *fxns =
           (IVIDDEC_Fxns *)VISA_getAlgFxns((VISA_Handle)handle);
       IVIDDEC_Handle alg = VISA_getAlgHandle((VISA_Handle)handle);
</pre>
<pre>       if (fxns &amp;&amp; (alg&#160;!= NULL)) {
           VISA_enter((VISA_Handle)handle);
           retVal = fxns-&gt;process(alg, inBufs, outBufs, inArgs, outArgs);
           VISA_exit((VISA_Handle)handle);
       }
   }
</pre>
<pre>   return (retVal);
</pre>
<p>}
&lt;/syntaxhighlight&gt;
</p><p>The <code>VISA_getAlgFxns()</code> and <code>VISA_getAlgHandle()</code> calls abstract whether the algorithm is local or remote (if it's remote, the returned <code>fxns</code> will be pointers to the stub).  In the case where it's local, the alg's IALG_Fxns are returned.
</p><p><code>VISA_enter()</code> and <code>VISA_exit()</code> are calls to activate/deactivate the algorithm.  In BIOS-based systems, where DSKT2 is used, <code>VISA_enter()</code> and <code>VISA_exit()</code> are calls into <code>DSKT2_activate()</code> and <code>DSKT2_deactivate()</code>, and therefore also benefit from <a href="Framework_Components_FAQ.html#What_is_the_lazy_deactivation_feature.3F" title="Framework Components FAQ"> DSKT2's lazy deactivate feature</a>.
</p>
<h2><span class="mw-headline" id="ARM-side_algorithm-provided_Memory">ARM-side algorithm-provided Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=3" title="Edit section: ARM-side algorithm-provided Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The default memory being provided to local algorithms running on a Linux/WinCE ARM-based system is non-cached, <a href="CMEM_Overview.html" title="CMEM Overview">CMEM-based memory</a>.  This is to ensure that algorithms which use hardware accelerators (e.g. VICP, DMA, etc) get physically contiguous memory that's not cached.  However, for simple algorithms that don't use hardware accelerators, this non-cached memory is much slower than cached memory.
</p><p>The <a href="Codec_Engine_Cache_Per_Alg.html" title="Codec Engine Cache Per Alg">Codec Engine Cache Per Alg</a> article describes how to modify this default behavior, and provide a mix of cached and non-cached memory for different ARM-side algorithms.
</p>
<h2><span class="mw-headline" id="Related_System_Overheads">Related System Overheads</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=4" title="Edit section: Related System Overheads">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Note that in the High-Level OS's, like Linux and WinCE, the algs run in user-mode, and may be doing address translation, handling kernel/user transitions due to interrupts from DMA and HW accelerators, etc.  Also, the app and algs will be subjected to the OS's scheduler, and I/O drivers will be competing for MIPS from the OS.
</p>
<h1><span class="mw-headline" id="Multi-core_Overhead">Multi-core Overhead</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=5" title="Edit section: Multi-core Overhead">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Multi-core_Architecture_Background">Multi-core Architecture Background</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=6" title="Edit section: Multi-core Architecture Background">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In a multi-core processor environment, both heterogenous (e.g. DM644x, OMAP3) and homogenous (e.g. <a href="C6472.html" title="C6472">C6472</a>, <a href="C6474.html" title="C6474">C6474</a>), processing a frame of data captured on the app processor requires multiple steps.  The following shows a traditional heterogenous multicore system (e.g. DM644x) with the app on the ARM and the alg on the DSP, but the same steps apply in a homogenous multicore system as well:
</p>
<ol><li>[Potential] Address translation from ARM-side virtual to DSP-side physical (fast)</li>
<li>Transitioning execution from ARM-side to DSP-side processing (fast, &lt; 100 microseconds)</li>
<li>Invalidating cache of the buffers so the DSP-side sees the right data (slow, especially with very large data buffers)</li>
<li>Activating, processing, deactivating the codec (activate/deactivate are typically fast, but can vary with the alg)</li>
<li>Writing back the cache of the buffers so the ARM sees the right data (dependent on buffer size, slow with very large data buffers)</li>
<li>Transitioning execution from DSP to ARM-side processing (fast, &lt; 100 microseconds)</li>
<li>[Potential] Address translation <b>back</b> from DSP-side physical to ARM-side virtual (fast)</li></ol>
<p>The first and last step may be avoided if the ARM is running an OS without virtual memory.
</p>
<h2><span class="mw-headline" id="Analysis">Analysis</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=7" title="Edit section: Analysis">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>As a concrete example, a customer's video decode application was benchmarked using CE 1.02.  TI found the following:
</p>
<pre>  Steps 1 + 2 + 6 + 7 -   150 microseconds    ~  0.7%
  Step 3              -   500 microseconds    ~  1.8%
  Step 4              - 21000 microseconds    ~ 95.0%
  Step 5              -   450 microseconds    ~  2.0%
</pre>
<p>The findings suggest that <a href="Cache_Management.html" title="Cache Management">cache maintenance</a> is <i>the</i> significant overhead in this multi-core architecture.
</p><p>Findings also indicate that this cache overhead scales with size of the buffer.  So HD video-sized buffers will incur even more overhead.
</p>
<h2><span class="mw-headline" id="Cache_Optimization_Techniques">Cache Optimization Techniques</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=8" title="Edit section: Cache Optimization Techniques">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Since Codec Engine 1.02, CE has taken several steps to address the cache overhead.
</p>
<h4><span class="mw-headline" id="IVIDENC-specific_Configuration">IVIDENC-specific Configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=9" title="Edit section: IVIDENC-specific Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In CE 1.02.01 and 1.20+ (not in any 1.10 releases), CE added a config param to the ti.sdo.ce.video.IVIDENC interface called ".manageReconBufCache".  This can be configured on a per-codec basis, for XDM 0.9 video encoder codecs only (i.e., those implementing IVIDENC).
</p><p>If you know your video encoder does <i>not</i> require it's reconstruction buffers to be cache managed, you can set this to false in your server's .cfg file and save a couple hundred microseconds (depending on the buffer size).  The server script would look something like this:
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
H264ENC = xdc.useModule('mycompany.mycodec.H264ENC');
H264ENC.manageReconBufCache = false;
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="Updates_to_XDM_Buffer_Descriptors">Updates to XDM Buffer Descriptors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=10" title="Edit section: Updates to XDM Buffer Descriptors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In newer XDM interfaces (e.g. XDM 1.x), the buffer descriptors (e.g. <code>XDM1_SingleBufDesc</code>) have a <code>.accessMask</code> field which the codec uses to indicate how it accessed the buffers using the DSP CPU (i.e. read, write, both, neither).  Using these indicators, frameworks (like CE's XDM skeletons) can more efficiently manage the cache of buffers <b>after</b> the <code>*_process()</code> call.  See the next section (CE Server Config) for details on eliminating cache maintenance <b>before</b> the <code>*_process()</code> call, as well.
</p><p>So... if an XDM codec never performs CPU writes to the output buffers (i.e. it uses DMA), Step 5 goes to zero.
</p><p>Codec producers, ensure your codecs set this mask appropriately!  Not only will the value of this mask affect cache overhead - and therefore performance - but it will affect functionality.  If the <code>.accessMask</code> is incorrect, <a href="Cache_Management.html" title="Cache Management"> cache coherency</a> may not be maintained.
</p>
<h3><span class="mw-headline" id="CE_Skeleton_Config">CE Skeleton Config</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=11" title="Edit section: CE Skeleton Config">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In CE 2.00, CE added new config options to enable <a href="Codec_Engine_Roles.html#CE_Server_Integrator" title="Codec Engine Roles">Server Integrators</a> to help the skeletons know when they can ignore cache maintenance for codecs implementing <code>IVIDENC</code>, <code>IVIDDEC</code>, <code>IIMGENC</code>, and <code>IIMGDEC</code>.  (These interfaces were chosen as they have typically large buffers.)  The <a href="Category_XDAIS.html" title="Category:XDAIS">XDAIS spec</a> requires frameworks (like CE) to ensure physical memory and cache is coherent prior to calling an algorithm's IMOD functions (e.g. <code>process()</code>).  However, as an optimization, CE allows system integrators to ignore this rule on a per-alg bases.
</p><p>For the above classes, control over whether cache maintenance is performed is possible for <code>inBufs</code> and <code>outBufs</code> to the <code>*_process()</code> function calls. Furthermore, for the video-related classes, the same fine-grained control is possible for reconstruction buffers (<code>IVIDENC</code>) and display buffers (<code>IVIDENC</code>).
</p><p>The most common use-case for these config options is to disable cache maintenance for a particular buffer when the codec only accesses it using the DMA (i.e. the code in the codec algorithm does not directly read/write the buffer). This eliminates unnecessary cache invalidations and write-backs that are associated with these buffers.
</p><p>Note that if you inadvertently disable cache maintenance on a buffer that really needs it, you will run into occasional data corruption problems. So it is important to make sure that the codec is indeed accessing the buffer accordingly.
</p><p>Example config of a <code>IVIDENC</code>-implementing codec looks like this:
&lt;syntaxhighlight lang='javascript'&gt;
// Get handle to the codec's 'Module' so it's brought into the system and we can configure it
myEncoder = xdc.useModule('mycompany.mycodec.H264ENC');
</p><p>// do not flush/manage cache for the 2nd input buffer (#1) b/c the alg only uses DMA to access it:
myEncoder.manageInBufsCache[1] = false;
</p><p>// do not manage cache for any of up to 16 possible "reconstruction" buffers (IVIDENC only!)
myEncoder.manageReconBufsCache[ 16 ] = [
</p>
<pre>   false, false, false, false, false, false, false, false,
   false, false, false, false, false, false, false, false,
</pre>
<p>];
</p><p>// see more options in &lt;Codec Engine&gt;/packages/ti/sdo/ce/video*/IVID*.xdc
&lt;/syntaxhighlight&gt;
</p><p>In CE 2.10, similar support was added for codecs implementing <code>IVIDDEC1</code>, <code>IVIDENC1</code>, <code>IVIDDEC2</code>, <code>IIMGENC1</code> and <code>IIMGDEC1</code>.  The Server Integrator can use these class-specific config params to disable cache maintenance <i>before</i> the <code>*_process()</code> call is made.  As these newer XDM interfaces use buffer descriptors with <code>.accessMask</code> indicators (see previous section), the cache maintenance <i>after</i> the <code>*_process()</code> call is handled automatically:
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
/*
</p>
<pre>* Get handle to the codec's 'Module' so it's brought into the system and we can configure it
* Note, this alg implements IVIDENC1, so cache maintenance _after_ the process() call is
* handled automatically.
*/
</pre>
<p>myEncoder = xdc.useModule('mycompany.mycodec.H264ENC1');
</p><p>// do not invalidate the cache for any of the 16 inBufs _before_ the process() call
myEncoder.manageInBufsCache[ 16 ] = [
</p>
<pre>   false, false, false, false, false, false, false, false,
   false, false, false, false, false, false, false, false,
</pre>
<p>];
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="Custom_Skeletons">Custom Skeletons</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=12" title="Edit section: Custom Skeletons">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As described in the <a href="Overriding_stubs_and_skeletons.html" title="Overriding stubs and skeletons">Overriding stubs and skeletons</a> article, skeletons (the DSP-side of the RPC) can be completely replaced.  This can eliminate all overhead, but should be used very carefully as it can also result in broken functionality.
</p>
<h3><span class="mw-headline" id="Skeleton_Caching_Policy">Skeleton Caching Policy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=13" title="Edit section: Skeleton Caching Policy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In CE 2.25.02, the <a href="Codec_Engine_skelCachingPolicy.html" title="Codec Engine skelCachingPolicy">Codec Engine skelCachingPolicy</a> feature was introduced to provide the system integrator with further optimization options.
</p>
<h2><span class="mw-headline" id="Future_Directions">Future Directions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=14" title="Edit section: Future Directions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>TI welcomes other suggestions and techniques - feel free to post them below, or on the TI E2E forums.
</p>
<h1><span class="mw-headline" id="See_Also">See Also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit&amp;section=15" title="Edit section: See Also">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ul><li><a href="Codec_Engine_Profiling.html" title="Codec Engine Profiling">Codec Engine Profiling</a></li></ul>

<!-- 
NewPP limit report
Cached time: 20201130074440
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.031 seconds
Real time usage: 0.032 seconds
Preprocessor visited node count: 58/1000000
Preprocessor generated node count: 64/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:177-0!canonical and timestamp 20201130074440 and revision id 181208
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Codec Engine Overhead</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Codec Engine Overhead</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Codec Engine Overhead</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;oldid=181208">https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;oldid=181208</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_Codec_Engine.html" title="Category:Codec Engine">Codec Engine</a></li><li><a href="Category_Cache.html" title="Category:Cache">Cache</a></li><li><a href="Category_MFP.html" title="Category:MFP">MFP</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Codec+Engine+Overhead" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Codec_Engine_Overhead.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Codec_Engine_Overhead&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Codec_Engine_Overhead.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Codec_Engine_Overhead.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Codec_Engine_Overhead.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;oldid=181208" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Codec_Engine_Overhead&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 9 July 2014, at 13:11.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.031","walltime":"0.032","ppvisitednodes":{"value":58,"limit":1000000},"ppgeneratednodes":{"value":64,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130074440","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":258});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Codec_Engine_Overhead by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:30:00 GMT -->
</html>
