# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c"
# 1 "/home/mint/seL4/dhs-demo-feb-2018/build/arm/imx6/libethdrivers//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 201112L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 5
#define __GNUC_MINOR__ 4
#define __GNUC_PATCHLEVEL__ 0
#define __VERSION__ "5.4.0 20160609"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1009
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffff
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffU
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 0x7fffffff
#define __INT32_C(c) c
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffU
#define __UINT32_C(c) c ## U
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7f
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __UINT_FAST8_MAX__ 0xff
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define _FORTIFY_SOURCE 2
#define __GNUC_STDC_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_FEATURE_DSP 1
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#define __ARM_FEATURE_UNALIGNED 1
#undef __ARM_FEATURE_QRDMX
# 1 "<built-in>"
#define __ARM_32BIT_STATE 1
#define __ARM_FEATURE_LDREX 15
#define __ARM_FEATURE_CLZ 1
#define __ARM_FEATURE_SIMD32 1
#define __ARM_SIZEOF_MINIMAL_ENUM 4
#define __ARM_SIZEOF_WCHAR_T 4
#define __ARM_ARCH_PROFILE 65
#define __arm__ 1
#define __ARM_ARCH 7
#define __ARM_ARCH_ISA_ARM 1
#define __APCS_32__ 1
#undef __thumb__
# 1 "<built-in>"
#undef __thumb2__
# 1 "<built-in>"
#undef __THUMBEL__
# 1 "<built-in>"
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __SOFTFP__ 1
#define __VFP_FP__ 1
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7A__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#undef __ARM_ARCH_EXT_IDIV__
# 1 "<built-in>"
#undef __ARM_FEATURE_IDIV
# 1 "<built-in>"
#undef __ARM_ASM_SYNTAX_UNIFIED__
# 1 "<built-in>"
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __gnu_linux__ 1
#define __linux 1
#define __linux__ 1
#define linux 1
#define __unix 1
#define __unix__ 1
#define unix 1
#define __ELF__ 1
# 1 "<command-line>"
#define _POSIX_SOURCE 1
#define HAVE_AUTOCONF 1
#define SOS_NFS_DIR "/var/tftpboot/mint"
#define ARCH_ARM 1
#define ARMV7_A 1
#define ARM_CORTEX_A9 1
#define IMX6 1
#define PLAT_IMX6 1
#define DEBUG 1
#define SEL4_DEBUG_KERNEL 1
#define FASTPATH 1
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c"
# 31 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c"
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/common.h" 1
# 28 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/common.h"
#define __COMMON_H_ 1

#undef _LINUX_CONFIG_H
#define _LINUX_CONFIG_H 1


# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h" 1
# 27 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h"
#define __CONFIG_H 

#define CONFIG_MX6 
#define CONFIG_MX6Q 

#define CONFIG_MACH_TYPE 3769

# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/imx-regs.h" 1
# 24 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/imx-regs.h"
#define __ASM_ARCH_MX6_IMX_REGS_H__ 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdint.h" 1



#define _STDINT_H 

#define __NEED_int8_t 
#define __NEED_int16_t 
#define __NEED_int32_t 
#define __NEED_int64_t 

#define __NEED_uint8_t 
#define __NEED_uint16_t 
#define __NEED_uint32_t 
#define __NEED_uint64_t 

#define __NEED_int_fast8_t 
#define __NEED_int_fast16_t 
#define __NEED_int_fast32_t 
#define __NEED_int_fast64_t 

#define __NEED_uint_fast8_t 
#define __NEED_uint_fast16_t 
#define __NEED_uint_fast32_t 
#define __NEED_uint_fast64_t 

#define __NEED_intptr_t 
#define __NEED_uintptr_t 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h" 1
# 49 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef signed char int8_t;
#define __DEFINED_int8_t 



typedef short int16_t;
#define __DEFINED_int16_t 



typedef int int32_t;
#define __DEFINED_int32_t 



typedef long long int64_t;
#define __DEFINED_int64_t 




typedef unsigned char uint8_t;
#define __DEFINED_uint8_t 



typedef unsigned short uint16_t;
#define __DEFINED_uint16_t 



typedef unsigned int uint32_t;
#define __DEFINED_uint32_t 



typedef unsigned long long uint64_t;
#define __DEFINED_uint64_t 
# 107 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef int8_t int_fast8_t;
#define __DEFINED_int_fast8_t 



typedef int int_fast16_t;
#define __DEFINED_int_fast16_t 



typedef int int_fast32_t;
#define __DEFINED_int_fast32_t 



typedef int64_t int_fast64_t;
#define __DEFINED_int_fast64_t 




typedef unsigned char uint_fast8_t;
#define __DEFINED_uint_fast8_t 



typedef unsigned int uint_fast16_t;
#define __DEFINED_uint_fast16_t 



typedef unsigned int uint_fast32_t;
#define __DEFINED_uint_fast32_t 



typedef uint64_t uint_fast64_t;
#define __DEFINED_uint_fast64_t 




typedef long intptr_t;
#define __DEFINED_intptr_t 



typedef unsigned long uintptr_t;
#define __DEFINED_uintptr_t 
# 30 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdint.h" 2

typedef int8_t int_least8_t;
typedef int16_t int_least16_t;
typedef int32_t int_least32_t;
typedef int64_t int_least64_t;

typedef uint8_t uint_least8_t;
typedef uint16_t uint_least16_t;
typedef uint32_t uint_least32_t;
typedef uint64_t uint_least64_t;

typedef long long intmax_t;
typedef unsigned long long uintmax_t;



#define INT8_MIN (-1-0x7f)
#define INT16_MIN (-1-0x7fff)
#define INT32_MIN (-1-0x7fffffff)
#define INT64_MIN (-1-0x7fffffffffffffffLL)

#define INT8_MAX (0x7f)
#define INT16_MAX (0x7fff)
#define INT32_MAX (0x7fffffff)
#define INT64_MAX (0x7fffffffffffffffLL)

#define UINT8_MAX (0xff)
#define UINT16_MAX (0xffff)
#define UINT32_MAX (0xffffffff)
#define UINT64_MAX (0xffffffffffffffffULL)

#define INT_LEAST8_MIN INT8_MIN
#define INT_LEAST16_MIN INT16_MIN
#define INT_LEAST32_MIN INT32_MIN
#define INT_LEAST64_MIN INT64_MIN

#define INT_LEAST8_MAX INT8_MAX
#define INT_LEAST16_MAX INT16_MAX
#define INT_LEAST32_MAX INT32_MAX
#define INT_LEAST64_MAX INT64_MAX

#define UINT_LEAST8_MAX UINT8_MAX
#define UINT_LEAST16_MAX UINT16_MAX
#define UINT_LEAST32_MAX UINT32_MAX
#define UINT_LEAST64_MAX UINT64_MAX

#define INTMAX_MIN INT64_MIN
#define INTMAX_MAX INT64_MAX
#define UINTMAX_MAX UINT64_MAX

#define WINT_MIN INT32_MIN
#define WINT_MAX INT32_MAX

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/wchar.h" 1



#define WCHAR_MIN 0U
#define WCHAR_MAX 0xffffffffU
# 84 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdint.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/stdint.h" 1


#define INT_FAST8_MIN INT8_MIN
#define INT_FAST16_MIN INT32_MIN
#define INT_FAST32_MIN INT32_MIN
#define INT_FAST64_MIN INT64_MIN

#define INT_FAST8_MAX INT8_MAX
#define INT_FAST16_MAX INT32_MAX
#define INT_FAST32_MAX INT32_MAX
#define INT_FAST64_MAX INT64_MAX

#define UINT_FAST8_MAX UINT8_MAX
#define UINT_FAST16_MAX UINT32_MAX
#define UINT_FAST32_MAX UINT32_MAX
#define UINT_FAST64_MAX UINT64_MAX

#define INTPTR_MIN INT32_MIN
#define INTPTR_MAX INT32_MAX
#define UINTPTR_MAX UINT32_MAX
#define PTRDIFF_MIN INT32_MIN
#define PTRDIFF_MAX INT32_MAX
#define SIG_ATOMIC_MIN INT32_MIN
#define SIG_ATOMIC_MAX INT32_MAX
#define SIZE_MAX UINT32_MAX
# 85 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdint.h" 2





#define INT8_C(c) c
#define INT16_C(c) c
#define INT32_C(c) c
#define INT64_C(c) c ## LL

#define UINT8_C(c) c
#define UINT16_C(c) c
#define UINT32_C(c) c ## U
#define UINT64_C(c) c ## ULL

#define INTMAX_C(c) c ## LL
#define UINTMAX_C(c) c ## ULL
# 27 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/imx-regs.h" 2

#define ARCH_MXC 

#define CONFIG_SYS_CACHELINE_SIZE 32

#define ROMCP_ARB_BASE_ADDR 0x00000000
#define ROMCP_ARB_END_ADDR 0x000FFFFF
#define CAAM_ARB_BASE_ADDR 0x00100000
#define CAAM_ARB_END_ADDR 0x00103FFF
#define APBH_DMA_ARB_BASE_ADDR 0x00110000
#define APBH_DMA_ARB_END_ADDR 0x00117FFF
#define HDMI_ARB_BASE_ADDR 0x00120000
#define HDMI_ARB_END_ADDR 0x00128FFF
#define GPU_3D_ARB_BASE_ADDR 0x00130000
#define GPU_3D_ARB_END_ADDR 0x00133FFF
#define GPU_2D_ARB_BASE_ADDR 0x00134000
#define GPU_2D_ARB_END_ADDR 0x00137FFF
#define DTCP_ARB_BASE_ADDR 0x00138000
#define DTCP_ARB_END_ADDR 0x0013BFFF


#define GPV2_BASE_ADDR 0x00200000
#define GPV3_BASE_ADDR 0x00300000
#define GPV4_BASE_ADDR 0x00800000
#define IRAM_BASE_ADDR 0x00900000
#define SCU_BASE_ADDR 0x00A00000
#define IC_INTERFACES_BASE_ADDR 0x00A00100
#define GLOBAL_TIMER_BASE_ADDR 0x00A00200
#define PRIVATE_TIMERS_WD_BASE_ADDR 0x00A00600
#define IC_DISTRIBUTOR_BASE_ADDR 0x00A01000
#define GPV0_BASE_ADDR 0x00B00000
#define GPV1_BASE_ADDR 0x00C00000
#define PCIE_ARB_BASE_ADDR 0x01000000
#define PCIE_ARB_END_ADDR 0x01FFFFFF

#define AIPS1_ARB_BASE_ADDR 0x02000000
#define AIPS1_ARB_END_ADDR 0x020FFFFF
#define AIPS2_ARB_BASE_ADDR 0x02100000
#define AIPS2_ARB_END_ADDR 0x021FFFFF
#define SATA_ARB_BASE_ADDR 0x02200000
#define SATA_ARB_END_ADDR 0x02203FFF
#define OPENVG_ARB_BASE_ADDR 0x02204000
#define OPENVG_ARB_END_ADDR 0x02207FFF
#define HSI_ARB_BASE_ADDR 0x02208000
#define HSI_ARB_END_ADDR 0x0220BFFF
#define IPU1_ARB_BASE_ADDR 0x02400000
#define IPU1_ARB_END_ADDR 0x027FFFFF
#define IPU2_ARB_BASE_ADDR 0x02800000
#define IPU2_ARB_END_ADDR 0x02BFFFFF
#define WEIM_ARB_BASE_ADDR 0x08000000
#define WEIM_ARB_END_ADDR 0x0FFFFFFF

#define MMDC0_ARB_BASE_ADDR 0x10000000
#define MMDC0_ARB_END_ADDR 0x7FFFFFFF
#define MMDC1_ARB_BASE_ADDR 0x80000000
#define MMDC1_ARB_END_ADDR 0xFFFFFFFF

#define IPU_SOC_BASE_ADDR IPU1_ARB_BASE_ADDR
#define IPU_SOC_OFFSET 0x00200000


#define ATZ1_BASE_ADDR AIPS1_ARB_BASE_ADDR
#define ATZ2_BASE_ADDR AIPS2_ARB_BASE_ADDR
#define AIPS1_BASE_ADDR AIPS1_ON_BASE_ADDR
#define AIPS2_BASE_ADDR AIPS2_ON_BASE_ADDR

#define SPDIF_BASE_ADDR (ATZ1_BASE_ADDR + 0x04000)
#define ECSPI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x08000)
#define ECSPI2_BASE_ADDR (ATZ1_BASE_ADDR + 0x0C000)
#define ECSPI3_BASE_ADDR (ATZ1_BASE_ADDR + 0x10000)
#define ECSPI4_BASE_ADDR (ATZ1_BASE_ADDR + 0x14000)
#define ECSPI5_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000)
#define UART1_BASE (ATZ1_BASE_ADDR + 0x20000)
#define ESAI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000)
#define SSI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x28000)
#define SSI2_BASE_ADDR (ATZ1_BASE_ADDR + 0x2C000)
#define SSI3_BASE_ADDR (ATZ1_BASE_ADDR + 0x30000)
#define ASRC_BASE_ADDR (ATZ1_BASE_ADDR + 0x34000)
#define SPBA_BASE_ADDR (ATZ1_BASE_ADDR + 0x3C000)
#define VPU_BASE_ADDR (ATZ1_BASE_ADDR + 0x40000)
#define AIPS1_ON_BASE_ADDR (ATZ1_BASE_ADDR + 0x7C000)

#define AIPS1_OFF_BASE_ADDR (ATZ1_BASE_ADDR + 0x80000)
#define PWM1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x0000)
#define PWM2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4000)
#define PWM3_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x8000)
#define PWM4_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0xC000)
#define CAN1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x10000)
#define CAN2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x14000)
#define GPT1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x18000)
#define GPIO1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x1C000)
#define GPIO2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x20000)
#define GPIO3_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x24000)
#define GPIO4_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x28000)
#define GPIO5_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x2C000)
#define GPIO6_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x30000)
#define GPIO7_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x34000)
#define KPP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x38000)
#define WDOG1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x3C000)
#define WDOG2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x40000)
#define ANATOP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x48000)
#define USB_PHY0_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x49000)
#define USB_PHY1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4a000)
#define CCM_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x44000)
#define SNVS_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4C000)
#define EPIT1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x50000)
#define EPIT2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x54000)
#define SRC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x58000)
#define GPC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x5C000)
#define IOMUXC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x60000)
#define DCIC1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x64000)
#define DCIC2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x68000)
#define DMA_REQ_PORT_HOST_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x6C000)

#define AIPS2_ON_BASE_ADDR (ATZ2_BASE_ADDR + 0x7C000)
#define AIPS2_OFF_BASE_ADDR (ATZ2_BASE_ADDR + 0x80000)
#define CAAM_BASE_ADDR (ATZ2_BASE_ADDR)
#define ARM_BASE_ADDR (ATZ2_BASE_ADDR + 0x40000)
#define USBOH3_PL301_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x0000)
#define USBOH3_USB_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4000)
#define ENET_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x8000)
#define MLB_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0xC000)
#define USDHC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x10000)
#define USDHC2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x14000)
#define USDHC3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x18000)
#define USDHC4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x1C000)
#define I2C1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x20000)
#define I2C2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x24000)
#define I2C3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x28000)
#define ROMCP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x2C000)
#define MMDC_P0_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x30000)
#define MMDC_P1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000)
#define WEIM_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x38000)
#define OCOTP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x3C000)
#define CSU_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x40000)
#define IP2APB_PERFMON1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x44000)
#define IP2APB_PERFMON2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x48000)
#define IP2APB_PERFMON3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4C000)
#define IP2APB_TZASC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x50000)
#define IP2APB_TZASC2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x54000)
#define AUDMUX_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x58000)
#define MIPI_CSI2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x5C000)
#define MIPI_DSI_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x60000)
#define VDOA_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x64000)
#define UART2_BASE (AIPS2_OFF_BASE_ADDR + 0x68000)
#define UART3_BASE (AIPS2_OFF_BASE_ADDR + 0x6C000)
#define UART4_BASE (AIPS2_OFF_BASE_ADDR + 0x70000)
#define UART5_BASE (AIPS2_OFF_BASE_ADDR + 0x74000)
#define IP2APB_USBPHY1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x78000)
#define IP2APB_USBPHY2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x7C000)

#define CHIP_REV_1_0 0x10
#define IRAM_SIZE 0x00040000
#define IMX_IIM_BASE OCOTP_BASE_ADDR
#define FEC_QUIRK_ENET_MAC 





struct src {
 uint32_t scr;
 uint32_t sbmr1;
 uint32_t srsr;
 uint32_t reserved1[2];
 uint32_t sisr;
 uint32_t simr;
 uint32_t sbmr2;
 uint32_t gpr1;
 uint32_t gpr2;
 uint32_t gpr3;
 uint32_t gpr4;
 uint32_t gpr5;
 uint32_t gpr6;
 uint32_t gpr7;
 uint32_t gpr8;
 uint32_t gpr9;
 uint32_t gpr10;
};


struct ocotp_regs {
 uint32_t reserved[0x198];
 uint32_t gp1;
};


#define IOMUXC_GPR3_GPU_DBG_OFFSET 29
#define IOMUXC_GPR3_GPU_DBG_MASK (3<<IOMUXC_GPR3_GPU_DBG_OFFSET)
#define IOMUXC_GPR3_BCH_WR_CACHE_CTL_OFFSET 28
#define IOMUXC_GPR3_BCH_WR_CACHE_CTL_MASK (1<<IOMUXC_GPR3_BCH_WR_CACHE_CTL_OFFSET)
#define IOMUXC_GPR3_BCH_RD_CACHE_CTL_OFFSET 27
#define IOMUXC_GPR3_BCH_RD_CACHE_CTL_MASK (1<<IOMUXC_GPR3_BCH_RD_CACHE_CTL_OFFSET)
#define IOMUXC_GPR3_uSDHCx_WR_CACHE_CTL_OFFSET 26
#define IOMUXC_GPR3_uSDHCx_WR_CACHE_CTL_MASK (1<<IOMUXC_GPR3_uSDHCx_WR_CACHE_CTL_OFFSET)
#define IOMUXC_GPR3_uSDHCx_RD_CACHE_CTL_OFFSET 25
#define IOMUXC_GPR3_uSDHCx_RD_CACHE_CTL_MASK (1<<IOMUXC_GPR3_uSDHCx_RD_CACHE_CTL_OFFSET)
#define IOMUXC_GPR3_OCRAM_CTL_OFFSET 21
#define IOMUXC_GPR3_OCRAM_CTL_MASK (0xf<<IOMUXC_GPR3_OCRAM_CTL_OFFSET)
#define IOMUXC_GPR3_OCRAM_STATUS_OFFSET 17
#define IOMUXC_GPR3_OCRAM_STATUS_MASK (0xf<<IOMUXC_GPR3_OCRAM_STATUS_OFFSET)
#define IOMUXC_GPR3_CORE3_DBG_ACK_EN_OFFSET 16
#define IOMUXC_GPR3_CORE3_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE3_DBG_ACK_EN_OFFSET)
#define IOMUXC_GPR3_CORE2_DBG_ACK_EN_OFFSET 15
#define IOMUXC_GPR3_CORE2_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE2_DBG_ACK_EN_OFFSET)
#define IOMUXC_GPR3_CORE1_DBG_ACK_EN_OFFSET 14
#define IOMUXC_GPR3_CORE1_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE1_DBG_ACK_EN_OFFSET)
#define IOMUXC_GPR3_CORE0_DBG_ACK_EN_OFFSET 13
#define IOMUXC_GPR3_CORE0_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE0_DBG_ACK_EN_OFFSET)
#define IOMUXC_GPR3_TZASC2_BOOT_LOCK_OFFSET 12
#define IOMUXC_GPR3_TZASC2_BOOT_LOCK_MASK (1<<IOMUXC_GPR3_TZASC2_BOOT_LOCK_OFFSET)
#define IOMUXC_GPR3_TZASC1_BOOT_LOCK_OFFSET 11
#define IOMUXC_GPR3_TZASC1_BOOT_LOCK_MASK (1<<IOMUXC_GPR3_TZASC1_BOOT_LOCK_OFFSET)
#define IOMUXC_GPR3_IPU_DIAG_OFFSET 10
#define IOMUXC_GPR3_IPU_DIAG_MASK (1<<IOMUXC_GPR3_IPU_DIAG_OFFSET)

#define IOMUXC_GPR3_MUX_SRC_IPU1_DI0 0
#define IOMUXC_GPR3_MUX_SRC_IPU1_DI1 1
#define IOMUXC_GPR3_MUX_SRC_IPU2_DI0 2
#define IOMUXC_GPR3_MUX_SRC_IPU2_DI1 3

#define IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET 8
#define IOMUXC_GPR3_LVDS1_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET)

#define IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET 6
#define IOMUXC_GPR3_LVDS0_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)

#define IOMUXC_GPR3_MIPI_MUX_CTL_OFFSET 4
#define IOMUXC_GPR3_MIPI_MUX_CTL_MASK (3<<IOMUXC_GPR3_MIPI_MUX_CTL_OFFSET)

#define IOMUXC_GPR3_HDMI_MUX_CTL_OFFSET 2
#define IOMUXC_GPR3_HDMI_MUX_CTL_MASK (3<<IOMUXC_GPR3_HDMI_MUX_CTL_OFFSET)


struct iomuxc {
 uint32_t gpr[14];
 uint32_t omux[5];

};

#define IOMUXC_GPR2_COUNTER_RESET_VAL_OFFSET 20
#define IOMUXC_GPR2_COUNTER_RESET_VAL_MASK (3<<IOMUXC_GPR2_COUNTER_RESET_VAL_OFFSET)
#define IOMUXC_GPR2_LVDS_CLK_SHIFT_OFFSET 16
#define IOMUXC_GPR2_LVDS_CLK_SHIFT_MASK (7<<IOMUXC_GPR2_LVDS_CLK_SHIFT_OFFSET)

#define IOMUXC_GPR2_BGREF_RRMODE_OFFSET 15
#define IOMUXC_GPR2_BGREF_RRMODE_MASK (1<<IOMUXC_GPR2_BGREF_RRMODE_OFFSET)
#define IOMUXC_GPR2_BGREF_RRMODE_INTERNAL_RES (1<<IOMUXC_GPR2_BGREF_RRMODE_OFFSET)
#define IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES (0<<IOMUXC_GPR2_BGREF_RRMODE_OFFSET)
#define IOMUXC_GPR2_VSYNC_ACTIVE_HIGH 0
#define IOMUXC_GPR2_VSYNC_ACTIVE_LOW 1

#define IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET 10
#define IOMUXC_GPR2_DI1_VS_POLARITY_MASK (1<<IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET)
#define IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_HIGH (IOMUXC_GPR2_VSYNC_ACTIVE_HIGH<<IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET)
#define IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_LOW (IOMUXC_GPR2_VSYNC_ACTIVE_LOW<<IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET)

#define IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET 9
#define IOMUXC_GPR2_DI0_VS_POLARITY_MASK (1<<IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET)
#define IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_HIGH (IOMUXC_GPR2_VSYNC_ACTIVE_HIGH<<IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET)
#define IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW (IOMUXC_GPR2_VSYNC_ACTIVE_LOW<<IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET)

#define IOMUXC_GPR2_BITMAP_SPWG 0
#define IOMUXC_GPR2_BITMAP_JEIDA 1

#define IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET 8
#define IOMUXC_GPR2_BIT_MAPPING_CH1_MASK (1<<IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET)
#define IOMUXC_GPR2_BIT_MAPPING_CH1_JEIDA (IOMUXC_GPR2_BITMAP_JEIDA<<IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET)
#define IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG (IOMUXC_GPR2_BITMAP_SPWG<<IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET)

#define IOMUXC_GPR2_DATA_WIDTH_18 0
#define IOMUXC_GPR2_DATA_WIDTH_24 1

#define IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET 7
#define IOMUXC_GPR2_DATA_WIDTH_CH1_MASK (1<<IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET)
#define IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT (IOMUXC_GPR2_DATA_WIDTH_18<<IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET)
#define IOMUXC_GPR2_DATA_WIDTH_CH1_24BIT (IOMUXC_GPR2_DATA_WIDTH_24<<IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET)

#define IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET 6
#define IOMUXC_GPR2_BIT_MAPPING_CH0_MASK (1<<IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET)
#define IOMUXC_GPR2_BIT_MAPPING_CH0_JEIDA (IOMUXC_GPR2_BITMAP_JEIDA<<IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET)
#define IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG (IOMUXC_GPR2_BITMAP_SPWG<<IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET)

#define IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET 5
#define IOMUXC_GPR2_DATA_WIDTH_CH0_MASK (1<<IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET)
#define IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT (IOMUXC_GPR2_DATA_WIDTH_18<<IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET)
#define IOMUXC_GPR2_DATA_WIDTH_CH0_24BIT (IOMUXC_GPR2_DATA_WIDTH_24<<IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET)

#define IOMUXC_GPR2_SPLIT_MODE_EN_OFFSET 4
#define IOMUXC_GPR2_SPLIT_MODE_EN_MASK (1<<IOMUXC_GPR2_SPLIT_MODE_EN_OFFSET)

#define IOMUXC_GPR2_MODE_DISABLED 0
#define IOMUXC_GPR2_MODE_ENABLED_DI0 1
#define IOMUXC_GPR2_MODE_ENABLED_DI1 2

#define IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET 2
#define IOMUXC_GPR2_LVDS_CH1_MODE_MASK (3<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET)
#define IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED (IOMUXC_GPR2_MODE_DISABLED<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET)
#define IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI0 (IOMUXC_GPR2_MODE_ENABLED_DI0<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET)
#define IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI1 (IOMUXC_GPR2_MODE_ENABLED_DI1<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET)

#define IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET 0
#define IOMUXC_GPR2_LVDS_CH0_MODE_MASK (3<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET)
#define IOMUXC_GPR2_LVDS_CH0_MODE_DISABLED (IOMUXC_GPR2_MODE_DISABLED<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET)
#define IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 (IOMUXC_GPR2_MODE_ENABLED_DI0<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET)
#define IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI1 (IOMUXC_GPR2_MODE_ENABLED_DI1<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET)


struct cspi_regs {
 uint32_t rxdata;
 uint32_t txdata;
 uint32_t ctrl;
 uint32_t cfg;
 uint32_t intr;
 uint32_t dma;
 uint32_t stat;
 uint32_t period;
};




#define MXC_ECSPI 
#define MXC_CSPICTRL_EN (1 << 0)
#define MXC_CSPICTRL_MODE (1 << 1)
#define MXC_CSPICTRL_XCH (1 << 2)
#define MXC_CSPICTRL_CHIPSELECT(x) (((x) & 0x3) << 12)
#define MXC_CSPICTRL_BITCOUNT(x) (((x) & 0xfff) << 20)
#define MXC_CSPICTRL_PREDIV(x) (((x) & 0xF) << 12)
#define MXC_CSPICTRL_POSTDIV(x) (((x) & 0xF) << 8)
#define MXC_CSPICTRL_SELCHAN(x) (((x) & 0x3) << 18)
#define MXC_CSPICTRL_MAXBITS 0xfff
#define MXC_CSPICTRL_TC (1 << 7)
#define MXC_CSPICTRL_RXOVF (1 << 6)
#define MXC_CSPIPERIOD_32KHZ (1 << 15)
#define MAX_SPI_BYTES 32


#define MXC_CSPICTRL_CHAN 18


#define MXC_CSPICON_POL 4
#define MXC_CSPICON_PHA 0
#define MXC_CSPICON_SSPOL 12
#define MXC_SPI_BASE_ADDRESSES ECSPI1_BASE_ADDR, ECSPI2_BASE_ADDR, ECSPI3_BASE_ADDR, ECSPI4_BASE_ADDR, ECSPI5_BASE_ADDR






struct iim_regs {
 uint32_t ctrl;
 uint32_t ctrl_set;
 uint32_t ctrl_clr;
 uint32_t ctrl_tog;
 uint32_t timing;
 uint32_t rsvd0[3];
 uint32_t data;
 uint32_t rsvd1[3];
 uint32_t read_ctrl;
 uint32_t rsvd2[3];
 uint32_t fuse_data;
 uint32_t rsvd3[3];
 uint32_t sticky;
 uint32_t rsvd4[3];
 uint32_t scs;
 uint32_t scs_set;
 uint32_t scs_clr;
 uint32_t scs_tog;
 uint32_t crc_addr;
 uint32_t rsvd5[3];
 uint32_t crc_value;
 uint32_t rsvd6[3];
 uint32_t version;
 uint32_t rsvd7[0xdb];

 struct fuse_bank {
  uint32_t fuse_regs[0x20];
 } bank[15];
};

struct fuse_bank4_regs {
 uint32_t sjc_resp_low;
 uint32_t rsvd0[3];
 uint32_t sjc_resp_high;
 uint32_t rsvd1[3];
 uint32_t mac_addr_low;
 uint32_t rsvd2[3];
 uint32_t mac_addr_high;
 uint32_t rsvd3[0x13];
};

struct aipstz_regs {
 uint32_t mprot0;
 uint32_t mprot1;
 uint32_t rsvd[0xe];
 uint32_t opacr0;
 uint32_t opacr1;
 uint32_t opacr2;
 uint32_t opacr3;
 uint32_t opacr4;
};

struct anatop_regs {
 uint32_t pll_sys;
 uint32_t pll_sys_set;
 uint32_t pll_sys_clr;
 uint32_t pll_sys_tog;
 uint32_t usb1_pll_480_ctrl;
 uint32_t usb1_pll_480_ctrl_set;
 uint32_t usb1_pll_480_ctrl_clr;
 uint32_t usb1_pll_480_ctrl_tog;
 uint32_t usb2_pll_480_ctrl;
 uint32_t usb2_pll_480_ctrl_set;
 uint32_t usb2_pll_480_ctrl_clr;
 uint32_t usb2_pll_480_ctrl_tog;
 uint32_t pll_528;
 uint32_t pll_528_set;
 uint32_t pll_528_clr;
 uint32_t pll_528_tog;
 uint32_t pll_528_ss;
 uint32_t rsvd0[3];
 uint32_t pll_528_num;
 uint32_t rsvd1[3];
 uint32_t pll_528_denom;
 uint32_t rsvd2[3];
 uint32_t pll_audio;
 uint32_t pll_audio_set;
 uint32_t pll_audio_clr;
 uint32_t pll_audio_tog;
 uint32_t pll_audio_num;
 uint32_t rsvd3[3];
 uint32_t pll_audio_denom;
 uint32_t rsvd4[3];
 uint32_t pll_video;
 uint32_t pll_video_set;
 uint32_t pll_video_clr;
 uint32_t pll_video_tog;
 uint32_t pll_video_num;
 uint32_t rsvd5[3];
 uint32_t pll_video_denom;
 uint32_t rsvd6[3];
 uint32_t pll_mlb;
 uint32_t pll_mlb_set;
 uint32_t pll_mlb_clr;
 uint32_t pll_mlb_tog;
 uint32_t pll_enet;
 uint32_t pll_enet_set;
 uint32_t pll_enet_clr;
 uint32_t pll_enet_tog;
 uint32_t pfd_480;
 uint32_t pfd_480_set;
 uint32_t pfd_480_clr;
 uint32_t pfd_480_tog;
 uint32_t pfd_528;
 uint32_t pfd_528_set;
 uint32_t pfd_528_clr;
 uint32_t pfd_528_tog;
 uint32_t reg_1p1;
 uint32_t reg_1p1_set;
 uint32_t reg_1p1_clr;
 uint32_t reg_1p1_tog;
 uint32_t reg_3p0;
 uint32_t reg_3p0_set;
 uint32_t reg_3p0_clr;
 uint32_t reg_3p0_tog;
 uint32_t reg_2p5;
 uint32_t reg_2p5_set;
 uint32_t reg_2p5_clr;
 uint32_t reg_2p5_tog;
 uint32_t reg_core;
 uint32_t reg_core_set;
 uint32_t reg_core_clr;
 uint32_t reg_core_tog;
 uint32_t ana_misc0;
 uint32_t ana_misc0_set;
 uint32_t ana_misc0_clr;
 uint32_t ana_misc0_tog;
 uint32_t ana_misc1;
 uint32_t ana_misc1_set;
 uint32_t ana_misc1_clr;
 uint32_t ana_misc1_tog;
 uint32_t ana_misc2;
 uint32_t ana_misc2_set;
 uint32_t ana_misc2_clr;
 uint32_t ana_misc2_tog;
 uint32_t tempsense0;
 uint32_t tempsense0_set;
 uint32_t tempsense0_clr;
 uint32_t tempsense0_tog;
 uint32_t tempsense1;
 uint32_t tempsense1_set;
 uint32_t tempsense1_clr;
 uint32_t tempsense1_tog;
 uint32_t usb1_vbus_detect;
 uint32_t usb1_vbus_detect_set;
 uint32_t usb1_vbus_detect_clr;
 uint32_t usb1_vbus_detect_tog;
 uint32_t usb1_chrg_detect;
 uint32_t usb1_chrg_detect_set;
 uint32_t usb1_chrg_detect_clr;
 uint32_t usb1_chrg_detect_tog;
 uint32_t usb1_vbus_det_stat;
 uint32_t usb1_vbus_det_stat_set;
 uint32_t usb1_vbus_det_stat_clr;
 uint32_t usb1_vbus_det_stat_tog;
 uint32_t usb1_chrg_det_stat;
 uint32_t usb1_chrg_det_stat_set;
 uint32_t usb1_chrg_det_stat_clr;
 uint32_t usb1_chrg_det_stat_tog;
 uint32_t usb1_loopback;
 uint32_t usb1_loopback_set;
 uint32_t usb1_loopback_clr;
 uint32_t usb1_loopback_tog;
 uint32_t usb1_misc;
 uint32_t usb1_misc_set;
 uint32_t usb1_misc_clr;
 uint32_t usb1_misc_tog;
 uint32_t usb2_vbus_detect;
 uint32_t usb2_vbus_detect_set;
 uint32_t usb2_vbus_detect_clr;
 uint32_t usb2_vbus_detect_tog;
 uint32_t usb2_chrg_detect;
 uint32_t usb2_chrg_detect_set;
 uint32_t usb2_chrg_detect_clr;
 uint32_t usb2_chrg_detect_tog;
 uint32_t usb2_vbus_det_stat;
 uint32_t usb2_vbus_det_stat_set;
 uint32_t usb2_vbus_det_stat_clr;
 uint32_t usb2_vbus_det_stat_tog;
 uint32_t usb2_chrg_det_stat;
 uint32_t usb2_chrg_det_stat_set;
 uint32_t usb2_chrg_det_stat_clr;
 uint32_t usb2_chrg_det_stat_tog;
 uint32_t usb2_loopback;
 uint32_t usb2_loopback_set;
 uint32_t usb2_loopback_clr;
 uint32_t usb2_loopback_tog;
 uint32_t usb2_misc;
 uint32_t usb2_misc_set;
 uint32_t usb2_misc_clr;
 uint32_t usb2_misc_tog;
 uint32_t digprog;
 uint32_t reserved1[7];
 uint32_t digprog_sololite;
};

#define ANATOP_PFD_480_PFD0_FRAC_SHIFT 0
#define ANATOP_PFD_480_PFD0_FRAC_MASK (0x3f<<ANATOP_PFD_480_PFD0_FRAC_SHIFT)
#define ANATOP_PFD_480_PFD0_STABLE_SHIFT 6
#define ANATOP_PFD_480_PFD0_STABLE_MASK (1<<ANATOP_PFD_480_PFD0_STABLE_SHIFT)
#define ANATOP_PFD_480_PFD0_CLKGATE_SHIFT 7
#define ANATOP_PFD_480_PFD0_CLKGATE_MASK (1<<ANATOP_PFD_480_PFD0_CLKGATE_SHIFT)
#define ANATOP_PFD_480_PFD1_FRAC_SHIFT 8
#define ANATOP_PFD_480_PFD1_FRAC_MASK (0x3f<<ANATOP_PFD_480_PFD1_FRAC_SHIFT)
#define ANATOP_PFD_480_PFD1_STABLE_SHIFT 14
#define ANATOP_PFD_480_PFD1_STABLE_MASK (1<<ANATOP_PFD_480_PFD1_STABLE_SHIFT)
#define ANATOP_PFD_480_PFD1_CLKGATE_SHIFT 15
#define ANATOP_PFD_480_PFD1_CLKGATE_MASK (0x3f<<ANATOP_PFD_480_PFD1_CLKGATE_SHIFT)
#define ANATOP_PFD_480_PFD2_FRAC_SHIFT 16
#define ANATOP_PFD_480_PFD2_FRAC_MASK (1<<ANATOP_PFD_480_PFD2_FRAC_SHIFT)
#define ANATOP_PFD_480_PFD2_STABLE_SHIFT 22
#define ANATOP_PFD_480_PFD2_STABLE_MASK (1<<ANATOP_PFD_480_PFD2_STABLE_SHIFT)
#define ANATOP_PFD_480_PFD2_CLKGATE_SHIFT 23
#define ANATOP_PFD_480_PFD2_CLKGATE_MASK (0x3f<<ANATOP_PFD_480_PFD2_CLKGATE_SHIFT)
#define ANATOP_PFD_480_PFD3_FRAC_SHIFT 24
#define ANATOP_PFD_480_PFD3_FRAC_MASK (1<<ANATOP_PFD_480_PFD3_FRAC_SHIFT)
#define ANATOP_PFD_480_PFD3_STABLE_SHIFT 30
#define ANATOP_PFD_480_PFD3_STABLE_MASK (1<<ANATOP_PFD_480_PFD3_STABLE_SHIFT)
#define ANATOP_PFD_480_PFD3_CLKGATE_SHIFT 31

struct iomuxc_base_regs {
 uint32_t gpr[14];
 uint32_t obsrv[5];
 uint32_t swmux_ctl[197];
 uint32_t swpad_ctl[250];
 uint32_t swgrp[26];
 uint32_t daisy[104];
};

#define BP_OCOTP_CTRL_WR_UNLOCK 16
#define BM_OCOTP_CTRL_WR_UNLOCK 0xFFFF0000
#define BV_OCOTP_CTRL_WR_UNLOCK__KEY 0x3E77
#define BM_OCOTP_CTRL_RELOAD_SHADOWS 0x00000400
#define BM_OCOTP_CTRL_ERROR 0x00000200
#define BM_OCOTP_CTRL_BUSY 0x00000100
#define BP_OCOTP_CTRL_ADDR 0
#define BM_OCOTP_CTRL_ADDR 0x0000007F

#define BP_OCOTP_TIMING_STROBE_READ 16
#define BM_OCOTP_TIMING_STROBE_READ 0x003F0000
#define BP_OCOTP_TIMING_RELAX 12
#define BM_OCOTP_TIMING_RELAX 0x0000F000
#define BP_OCOTP_TIMING_STROBE_PROG 0
#define BM_OCOTP_TIMING_STROBE_PROG 0x00000FFF

#define BM_OCOTP_READ_CTRL_READ_FUSE 0x00000001
# 35 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h" 1
# 30 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
#define __ASM_ARCH_MX6_GPIO_H 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
#define __PLATSUPPORT_IO_H__ 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stddef.h" 1



#define _STDDEF_H 

#undef NULL



#define NULL ((void*)0)


#define __NEED_ptrdiff_t 
#define __NEED_size_t 
#define __NEED_wchar_t 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h" 1



typedef unsigned size_t;
#define __DEFINED_size_t 
# 14 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef int ptrdiff_t;
#define __DEFINED_ptrdiff_t 
# 27 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef unsigned wchar_t;
#define __DEFINED_wchar_t 
# 18 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stddef.h" 2

#define offsetof(type,member) ((size_t)( (char *)&(((type *)0)->member) - (char *)0 ))
# 15 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);






#define UNUSED_NDEBUG(x) ((void)(x))
# 17 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h"
#define __UTILS_H 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);
# 15 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h"
#define _UTILS_ARITH_H 


# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);
# 16 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/attribute.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/attribute.h"
#define _UTILS_ATTRIBUTE_H 


#define ALIGN(n) __attribute__((__aligned__(n)))
#define ALLOC_SIZE(args...) __attribute__((alloc_size(args)))
#define ASSUME_ALIGNED(args...) __attribute__((assume_aligned(args)))
#define NO_INLINE __attribute__((noinline))
#define ALWAYS_INLINE __attribute__((always_inline))
#define CLEANUP(fn) __attribute__((cleanup(fn)))
#define DEPRECATED(msg) __attribute__((deprecated(msg)))
#define ERROR(msg) __attribute__((error(msg)))
#define MALLOC __attribute__((malloc))
#define NONNULL(args...) __attribute__((__nonnull__(args)))
#define NONNULL_ALL __attribute__((__nonnull__))
#define NORETURN __attribute__((__noreturn__))
#define PACKED __attribute__((__packed__))
#define SENTINEL(param) __attribute__((sentinel(param)))
#define SENTINEL_LAST __attribute__((sentinel))
#define UNUSED __attribute__((__unused__))
#define USED __attribute__((__used__))
#define VISIBLE __attribute__((__externally_visible__))
#define WARNING(msg) __attribute__((warning(msg)))
#define WARN_UNUSED_RESULT __attribute__((warn_unused_result))
# 45 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/attribute.h"
#define ALLOC_ALIGN(arg) __attribute__((alloc_align(arg)))






#define RETURNS_NONNULL __attribute__((returns_nonnull))







#define PURE __attribute__((__pure__))
#define CONST __attribute__((__const__))
# 18 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/builtin.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/builtin.h"
#define _UTILS_BUILTIN_H 


# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);
# 16 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/builtin.h" 2

#define CTZ(x) __builtin_ctz(x)
#define CLZ(x) __builtin_clz(x)
#define OFFSETOF(type,member) __builtin_offsetof(type, member)
#define TYPES_COMPATIBLE(t1,t2) __builtin_types_compatible_p(t1, t2)
#define CHOOSE_EXPR(cond,x,y) __builtin_choose_expr(cond, x, y)
#define IS_CONSTANT(expr) __builtin_constant_p(expr)
#define POPCOUNT(x) __builtin_popcount(x)
# 35 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/builtin.h"
void __builtin_unreachable(void);

#define UNREACHABLE() do { assert(!"unreachable"); __builtin_unreachable(); } while (0)






#define likely(x) __builtin_expect(!!(x), 1)
#define unlikely(x) __builtin_expect(!!(x), 0)
# 19 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/verification.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/verification.h"
#define _UTILS_VERIFICATION_H 



# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);
# 17 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/verification.h" 2





#define GUARD(x) do { assert(x); if (!(x)) { for (;;); } } while (0)
# 21 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h" 2

#define BIT(n) (1ul<<(n))

#define MASK_UNSAFE(x) ((BIT(x) - 1ul))

#define MASK(n) ({(void)assert((n) <= 31); MASK_UNSAFE(n); })

#define IS_ALIGNED(n,b) (!((n) & MASK(b)))

#define LOG_BASE_2(n) ({ (sizeof(typeof (n)) * 8) - CLZ((n)) - 1;})


#define IS_POWER_OF_2_OR_ZERO(x) (0 == ((x) & ((x) - 1)))
#define IS_POWER_OF_2(x) (((x) != 0) && IS_POWER_OF_2_OR_ZERO(x))
#define ALIGN_UP(x,n) (((x) + (n) - 1) & ~((n) - 1))
#define ALIGN_DOWN(x,n) ((x) & ~((n) - 1))

#define ROUND_DOWN_UNSAFE(n,b) ((n) - ((n) % (b)))

#define ROUND_DOWN(n,b) ({ typeof (n) _n = (n); typeof (b) _b = (b); _n - (_n % _b); })





#define ROUND_UP_UNSAFE(n,b) ((n) + ((n) % (b) == 0 ? 0 : ((b) - ((n) % (b)))))

#define ROUND_UP(n,b) ({ typeof (n) _n = (n); typeof (b) _b = (b); (_n + (_n % b == 0 ? 0 : (_b - (_n % _b)))); })





#define MIN(a,b) ({ typeof (a) _a = (a); typeof (b) _b = (b); _a < _b ? _a : _b; })





#define MIN_UNSAFE(x,y) ((x) < (y) ? (x) : (y))

#define MAX(a,b) ({ typeof (a) _a = (a); typeof (b) _b = (b); _a > _b ? _a : _b; })





#define MAX_UNSAFE(x,y) ((x) > (y) ? (x) : (y))

#define INRANGE(a,x,b) MIN(MAX(x, a), b)
#define ISINRANGE(a,x,b) ({ typeof (x) _x = (x); _x == INRANGE(a, _x, b); })



#define ARRAY_SIZE(x) (sizeof(x)/sizeof((x)[0]))


#define CLAMP(min,value,max) ({ typeof (max) _max = (max); typeof (min) _min = (min); typeof (value) _value = (value); if (_value > _max) { _value = _max; } else if (_value < _min) { _value = _min; } _value; })
# 90 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h"
#define CLAMP_ADD(operand1,operand2,limit) ({ typeof (operand1) _op1 = (operand1); typeof (operand2) _op2 = (operand2); typeof (limit) _limit = (limit); _limit - _op2 < _op1 ? _limit : _op1 + _op2; })
# 99 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/arith.h"
#define CLAMP_SUB(operand1,operand2,limit) ({ typeof (operand1) _op1 = (operand1); typeof (operand2) _op2 = (operand2); typeof (limit) _limit = (limit); _limit + _op2 > _op1 ? _limit : _op1 - _op2; })
# 17 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/assume.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/assume.h"
#define _UTILS_ASSUME_H 







#define ASSUME(x) do { if (!(x)) { __builtin_unreachable(); } } while (0)
# 18 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2


# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/compile_time.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/compile_time.h"
#define _UTILS_COMPILE_TIME_H 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/include/generated/autoconf.h" 1





#define AUTOCONF_INCLUDED 
#define CONFIG_IRQ_REPORTING 1
#define CONFIG_APP_PROXY_SENSOR 1
#define CONFIG_APP_PROXY 1
#define CONFIG_ARM_CORTEX_A9 1
#define CONFIG_LIB_NFS 1
#define CONFIG_LIB_ELF 1
#define CONFIG_USER_DEBUG_BUILD 1
#define CONFIG_LIB_SEL4_CSPACE 1
#define CONFIG_TIMER_TICK_MS 20
#define CONFIG_ARM_ERRATA_764369 1
#define CONFIG_KERNEL_CFLAGS ""
#define CONFIG_AEP_BINDING 1
#define CONFIG_SOS_STARTUP_APP "lping"
#define CONFIG_SOS_GATEWAY "192.168.168.2"
#define CONFIG_HAVE_LIBC 1
#define CONFIG_WORD_SIZE 32
#define CONFIG_APP_TEMP_CONTROL 1
#define CONFIG_FASTPATH 1
#define CONFIG_LIB_SERIAL 1
#define CONFIG_DOMAIN_SCHEDULE ""
#define CONFIG_OPTIMISATION_O3 1
#define CONFIG_LIB_SEL4 1
#define CONFIG_APP_PROXY_MAX_NUM_CLIENTS 16
#define CONFIG_LIB_PLATSUPPORT 1
#define CONFIG_LIB_SEL4_SYNC 1
#define CONFIG_SOS_NETMASK "225.225.225.0"
#define CONFIG_LIB_CLOCK 1
#define CONFIG_LIB_ELFLOADER 1
#define CONFIG_MAX_NUM_BOOTINFO_UNTYPED_CAPS 800
#define CONFIG_CROSS_COMPILER_PREFIX "arm-linux-gnueabi-"
#define CONFIG_APP_WEB 1
#define CONFIG_LIB_MUSL_C 1
#define CONFIG_MAX_NUM_WORK_UNITS_PER_PREEMPTION 100
#define CONFIG_ARCH_ARM_V7A 1
#define CONFIG_USER_CFLAGS ""
#define CONFIG_LIB_ETHIF 1
#define CONFIG_APP_PROXY_FAN 1
#define CONFIG_DEBUG_BUILD 1
#define CONFIG_LIB_UTILS 1
#define CONFIG_BENCHMARK 1
#define CONFIG_PLAT_IMX6 1
#define CONFIG_APP_SOS 1
#define CONFIG_KERNEL_STABLE 1
#define CONFIG_USER_EXTRA_CFLAGS "-D_POSIX_SOURCE"
#define CONFIG_LIB_MUSL_C_USE_PREBUILT 1
#define CONFIG_SOS_IP "192.168.168.1"
#define CONFIG_ARCH_ARM 1
#define CONFIG_LIB_ETHDRIVER_NUM_PREALLOCATED_BUFFERS 512
#define CONFIG_NUM_DOMAINS 1
#define CONFIG_LIB_ETHDRIVER_RX_DESC_COUNT 32
#define CONFIG_USER_DEBUG_INFO 1
#define CONFIG_LIB_SOS 1
#define CONFIG_LIB_ETHDRIVER_PREALLOCATED_BUF_SIZE 2048
#define CONFIG_SOS_NFS_DIR ""
#define CONFIG_USER_OPTIMISATION_O2 1
#define CONFIG_LIB_CPIO 1
#define CONFIG_RETYPE_FAN_OUT_LIMIT 256
#define CONFIG_ROOT_CNODE_SIZE_BITS 12
#define CONFIG_NUM_PRIORITIES 256
#define CONFIG_LIB_LWIP 1
#define CONFIG_KERNEL_COMPILER ""
#define CONFIG_TIME_SLICE 5
#define CONFIG_KERNEL_EXTRA_CPPFLAGS ""
#define CONFIG_LIB_ETHDRIVER_TX_DESC_COUNT 32
#define CONFIG_BUILDSYS_USE_CCACHE 1
# 15 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/compile_time.h" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/stringify.h" 1
# 14 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/stringify.h"
#define _UTILS_STRINGIFY_H 




#define _STRINGIFY(s) #s
#define STRINGIFY(s) _STRINGIFY(s)

#define _JOIN(x,y) x ## y
#define JOIN(x,y) _JOIN(x, y)
# 17 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/compile_time.h" 2
# 27 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/compile_time.h"
#define compile_time_assert(name,expr) _Static_assert((expr), #name)
# 21 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/debug.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/debug.h"
#define _UTIL_DEBUG_H 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdbool.h" 1



#define _STDBOOL_H 



#define true 1
#define false 0
#define bool _Bool

#define __bool_true_false_are_defined 1
# 15 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/debug.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdio.h" 1



#define _STDIO_H 





#define __NEED_FILE 
#define __NEED_va_list 
#define __NEED_size_t 




#define __NEED_ssize_t 
#define __NEED_off_t 


# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h" 1
# 9 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef int ssize_t;
#define __DEFINED_ssize_t 
# 20 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef __builtin_va_list va_list;
#define __DEFINED_va_list 
# 286 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef long long off_t;
#define __DEFINED_off_t 
# 387 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef struct __FILE_s FILE;
#define __DEFINED_FILE 
# 22 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/stdio.h" 2

#undef NULL



#define NULL ((void*)0)


#undef EOF
#define EOF (-1)

#undef SEEK_SET
#undef SEEK_CUR
#undef SEEK_END
#define SEEK_SET 0
#define SEEK_CUR 1
#define SEEK_END 2

#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2

#define BUFSIZ 1024
#define FILENAME_MAX 4095
#define FOPEN_MAX 1000
#define TMP_MAX 10000
#define L_tmpnam 20

typedef union {
 char __opaque[16];
 double __align;
} fpos_t;

extern FILE *const stdin;
extern FILE *const stdout;
extern FILE *const stderr;

#define stdin (stdin)
#define stdout (stdout)
#define stderr (stderr)

FILE *fopen(const char *, const char *);
FILE *freopen(const char *, const char *, FILE *);
int fclose(FILE *);

int remove(const char *);
int rename(const char *, const char *);

int feof(FILE *);
int ferror(FILE *);
int fflush(FILE *);
void clearerr(FILE *);

int fseek(FILE *, long, int);
long ftell(FILE *);
void rewind(FILE *);

int fgetpos(FILE *, fpos_t *);
int fsetpos(FILE *, const fpos_t *);

size_t fread(void *, size_t, size_t, FILE *);
size_t fwrite(const void *, size_t, size_t, FILE *);

int fgetc(FILE *);
int getc(FILE *);
int getchar(void);
int ungetc(int, FILE *);

int fputc(int, FILE *);
int putc(int, FILE *);
int putchar(int);

char *fgets(char *, int, FILE *);
char *gets(char *);

int fputs(const char *, FILE *);
int puts(const char *);

int printf(const char *, ...);
int fprintf(FILE *, const char *, ...);
int sprintf(char *, const char *, ...);
int snprintf(char *, size_t, const char *, ...);

int vprintf(const char *, va_list);
int vfprintf(FILE *, const char *, va_list);
int vsprintf(char *, const char *, va_list);
int vsnprintf(char *, size_t, const char *, va_list);

int scanf(const char *, ...);
int fscanf(FILE *, const char *, ...);
int sscanf(const char *, const char *, ...);
int vscanf(const char *, va_list);
int vfscanf(FILE *, const char *, va_list);
int vsscanf(const char *, const char *, va_list);

void perror(const char *);

int setvbuf(FILE *, char *, int, size_t);
void setbuf(FILE *, char *);

char *tmpnam(char *);
FILE *tmpfile(void);




FILE *fmemopen(void *, size_t, const char *);
FILE *open_memstream(char **, size_t *);
FILE *fdopen(int, const char *);
FILE *popen(const char *, const char *);
int pclose(FILE *);
int fileno(FILE *);
int fseeko(FILE *, off_t, int);
off_t ftello(FILE *);
int dprintf(int, const char *, ...);
int vdprintf(int, const char *, va_list);
void flockfile(FILE *);
int ftrylockfile(FILE *);
void funlockfile(FILE *);
int getc_unlocked(FILE *);
int getchar_unlocked(void);
int putc_unlocked(int, FILE *);
int putchar_unlocked(int);
ssize_t getdelim(char **, size_t *, int, FILE *);
ssize_t getline(char **, size_t *, FILE *);
int renameat(int, const char *, int, const char *);
char *ctermid(char *);
#define L_ctermid 20
# 16 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/debug.h" 2

#define PRINT_ONCE(...) ({ static bool __printed = 0; if(!__printed) { printf(__VA_ARGS__); __printed=1; } })
# 22 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/formats.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/formats.h"
#define UTILS_FORMATS_H 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/include/generated/autoconf.h" 1





#define AUTOCONF_INCLUDED 
#define CONFIG_IRQ_REPORTING 1
#define CONFIG_APP_PROXY_SENSOR 1
#define CONFIG_APP_PROXY 1
#define CONFIG_ARM_CORTEX_A9 1
#define CONFIG_LIB_NFS 1
#define CONFIG_LIB_ELF 1
#define CONFIG_USER_DEBUG_BUILD 1
#define CONFIG_LIB_SEL4_CSPACE 1
#define CONFIG_TIMER_TICK_MS 20
#define CONFIG_ARM_ERRATA_764369 1
#define CONFIG_KERNEL_CFLAGS ""
#define CONFIG_AEP_BINDING 1
#define CONFIG_SOS_STARTUP_APP "lping"
#define CONFIG_SOS_GATEWAY "192.168.168.2"
#define CONFIG_HAVE_LIBC 1
#define CONFIG_WORD_SIZE 32
#define CONFIG_APP_TEMP_CONTROL 1
#define CONFIG_FASTPATH 1
#define CONFIG_LIB_SERIAL 1
#define CONFIG_DOMAIN_SCHEDULE ""
#define CONFIG_OPTIMISATION_O3 1
#define CONFIG_LIB_SEL4 1
#define CONFIG_APP_PROXY_MAX_NUM_CLIENTS 16
#define CONFIG_LIB_PLATSUPPORT 1
#define CONFIG_LIB_SEL4_SYNC 1
#define CONFIG_SOS_NETMASK "225.225.225.0"
#define CONFIG_LIB_CLOCK 1
#define CONFIG_LIB_ELFLOADER 1
#define CONFIG_MAX_NUM_BOOTINFO_UNTYPED_CAPS 800
#define CONFIG_CROSS_COMPILER_PREFIX "arm-linux-gnueabi-"
#define CONFIG_APP_WEB 1
#define CONFIG_LIB_MUSL_C 1
#define CONFIG_MAX_NUM_WORK_UNITS_PER_PREEMPTION 100
#define CONFIG_ARCH_ARM_V7A 1
#define CONFIG_USER_CFLAGS ""
#define CONFIG_LIB_ETHIF 1
#define CONFIG_APP_PROXY_FAN 1
#define CONFIG_DEBUG_BUILD 1
#define CONFIG_LIB_UTILS 1
#define CONFIG_BENCHMARK 1
#define CONFIG_PLAT_IMX6 1
#define CONFIG_APP_SOS 1
#define CONFIG_KERNEL_STABLE 1
#define CONFIG_USER_EXTRA_CFLAGS "-D_POSIX_SOURCE"
#define CONFIG_LIB_MUSL_C_USE_PREBUILT 1
#define CONFIG_SOS_IP "192.168.168.1"
#define CONFIG_ARCH_ARM 1
#define CONFIG_LIB_ETHDRIVER_NUM_PREALLOCATED_BUFFERS 512
#define CONFIG_NUM_DOMAINS 1
#define CONFIG_LIB_ETHDRIVER_RX_DESC_COUNT 32
#define CONFIG_USER_DEBUG_INFO 1
#define CONFIG_LIB_SOS 1
#define CONFIG_LIB_ETHDRIVER_PREALLOCATED_BUF_SIZE 2048
#define CONFIG_SOS_NFS_DIR ""
#define CONFIG_USER_OPTIMISATION_O2 1
#define CONFIG_LIB_CPIO 1
#define CONFIG_RETYPE_FAN_OUT_LIMIT 256
#define CONFIG_ROOT_CNODE_SIZE_BITS 12
#define CONFIG_NUM_PRIORITIES 256
#define CONFIG_LIB_LWIP 1
#define CONFIG_KERNEL_COMPILER ""
#define CONFIG_TIME_SLICE 5
#define CONFIG_KERNEL_EXTRA_CPPFLAGS ""
#define CONFIG_LIB_ETHDRIVER_TX_DESC_COUNT 32
#define CONFIG_BUILDSYS_USE_CCACHE 1
# 15 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/formats.h" 2

#define COLOR_ERROR "\033[1;31m"
#define COLOR_NORMAL "\033[0m"





#define DFMT "%d"
#define XFMT "%x"
# 23 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/kconfig.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/kconfig.h"
#define _UTILS_KCONFIG_H_ 
# 29 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/kconfig.h"
#define __ARG_PLACEHOLDER_1 0,
#define config_enabled(cfg) _config_enabled(cfg)
#define _config_enabled(value) __config_enabled(__ARG_PLACEHOLDER_ ##value)
#define __config_enabled(arg1_or_junk) ___config_enabled(arg1_or_junk 1, 0)
#define ___config_enabled(__ignored,val,...) val






#define IS_ENABLED(option) (config_enabled(option) || config_enabled(option ##_MODULE))







#define IS_BUILTIN(option) config_enabled(option)





#define IS_MODULE(option) config_enabled(option ##_MODULE)
# 24 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/list.h" 1
# 14 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/list.h"
#define _UTILS_LIST_H 




typedef struct {
    struct list_node *head;
} list_t;


int list_init(list_t *l);





int list_prepend(list_t *l, void *data);


int list_append(list_t *l, void *data);


_Bool list_is_empty(list_t *l);




_Bool list_exists(list_t *l, void *data, int(*cmp)(void*, void*));


int list_length(list_t *l);




int list_index(list_t *l, void *data, int(*cmp)(void*, void*));





int list_foreach(list_t *l, int(*action)(void*));




int list_remove(list_t *l, void *data, int(*cmp)(void*, void*));


int list_remove_all(list_t *l);




int list_destroy(list_t *l);







struct list_node {
    void *data;
    struct list_node *next;
};

int list_prepend_node(list_t *l, struct list_node *node);
int list_append_node(list_t *l, struct list_node *node);
int list_remove_node(list_t *l, void *data, int(*cmp)(void*, void*));
int list_remove_all_nodes(list_t *l);
# 25 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/page.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/page.h"
#define _UTILS_PAGE_H 





#define PAGE_BITS_4K 12
#define PAGE_SIZE_4K (BIT(PAGE_BITS_4K))
#define PAGE_MASK_4K (PAGE_SIZE_4K - 1)
#define PAGE_ALIGN_4K(addr) ((addr) & ~PAGE_MASK_4K)
#define IS_ALIGNED_4K(addr) IS_ALIGNED(addr, PAGE_BITS_4K)
#define BYTES_TO_4K_PAGES(b) (((b) / PAGE_SIZE_4K) + ((((b) % PAGE_SIZE_4K) > 0) ? 1 : 0))

#define PAGE_ALIGN(addr,size) ((addr) & ~(size-1))

#define SAME_PAGE_4K(a,b) ((((uintptr_t)(a)) & ~PAGE_MASK_4K) == (((uintptr_t)(b)) & ~PAGE_MASK_4K))
# 26 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/stack.h" 1
# 11 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/stack.h"
#define __UTILS_STACK_H 
# 22 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/stack.h"
void *utils_run_on_stack(void *stack_top, void *(*func)(void *arg), void *arg);
# 28 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/time.h" 1
# 11 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/time.h"
#define _UTILS_TIME_H 


#define SEC_IN_MINUTE 60llu
#define NS_IN_MINUTE (SEC_IN_MINUTE*NS_IN_S)


#define MS_IN_S 1000llu


#define US_IN_MS 1000llu
#define US_IN_S 1000000llu


#define NS_IN_US 1000llu
#define NS_IN_MS 1000000llu
#define NS_IN_S 1000000000llu


#define PS_IN_NS 1000llu
#define PS_IN_US 1000000llu
#define PS_IN_MS 1000000000llu
#define PS_IN_S 1000000000000llu


#define FS_IN_PS 1000llu
#define FS_IN_NS 1000000llu
#define FS_IN_US 1000000000llu
#define FS_IN_MS 1000000000000llu
#define FS_IN_S 1000000000000000llu
# 29 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/math.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/math.h"
#define _UTILS_MATH_H 
# 26 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/math.h"
static inline uint64_t muldivu64(uint64_t a, uint64_t b, uint64_t c)
{

    uint64_t quotient = 0;
    uint64_t remainder = 0;



    uint64_t cur_quotient = b / c;
    uint64_t cur_remainder = b % c;


    while(a) {


        if (a & 1) {

            quotient += cur_quotient;
            remainder += cur_remainder;
            if (remainder >= c) {
                quotient++;
                remainder -= c;
            }
        }


        a >>= 1;
        cur_quotient <<= 1;
        cur_remainder <<= 1;


        if (cur_remainder >= c) {
            cur_quotient++;
            cur_remainder -= c;
        }
    }
    return quotient;
}
# 30 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/utils/util.h" 2

#define TRUE 1
#define FALSE 0





#define LOG_ERROR(format,...) printf("ERROR:%s:%d: "format"\n", __func__, __LINE__, ##__VA_ARGS__)
#define LOG_INFO(format,...) printf("INFO :%s:%d: "format"\n", __func__, __LINE__, ##__VA_ARGS__)
# 18 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/sys/types.h" 1



#define _SYS_TYPES_H 




#define __NEED_ino_t 
#define __NEED_dev_t 
#define __NEED_uid_t 
#define __NEED_gid_t 
#define __NEED_mode_t 
#define __NEED_nlink_t 
#define __NEED_off_t 
#define __NEED_pid_t 
#define __NEED_size_t 
#define __NEED_ssize_t 
#define __NEED_time_t 
#define __NEED_timer_t 
#define __NEED_clockid_t 

#define __NEED_int8_t 
#define __NEED_int16_t 
#define __NEED_int32_t 
#define __NEED_int64_t 

#define __NEED___uint16_t 
#define __NEED___uint32_t 
#define __NEED___uint64_t 

#define __NEED_blkcnt_t 
#define __NEED_fsblkcnt_t 
#define __NEED_fsfilcnt_t 

#define __NEED_id_t 
#define __NEED_key_t 
#define __NEED_clock_t 
#define __NEED_suseconds_t 
#define __NEED_blksize_t 

#define __NEED_pthread_t 
#define __NEED_pthread_attr_t 
#define __NEED_pthread_mutexattr_t 
#define __NEED_pthread_condattr_t 
#define __NEED_pthread_rwlockattr_t 
#define __NEED_pthread_barrierattr_t 
#define __NEED_pthread_mutex_t 
#define __NEED_pthread_cond_t 
#define __NEED_pthread_rwlock_t 
#define __NEED_pthread_barrier_t 
#define __NEED_pthread_spinlock_t 
#define __NEED_pthread_key_t 
#define __NEED_pthread_once_t 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h" 1
# 91 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef unsigned short __uint16_t;
#define __DEFINED___uint16_t 



typedef unsigned int __uint32_t;
#define __DEFINED___uint32_t 



typedef unsigned long long __uint64_t;
#define __DEFINED___uint64_t 
# 171 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef long time_t;
#define __DEFINED_time_t 



typedef int suseconds_t;
#define __DEFINED_suseconds_t 
# 192 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef int pid_t;
#define __DEFINED_pid_t 



typedef int id_t;
#define __DEFINED_id_t 



typedef int uid_t;
#define __DEFINED_uid_t 



typedef int gid_t;
#define __DEFINED_gid_t 



typedef int key_t;
#define __DEFINED_key_t 




typedef struct __pthread * pthread_t;
#define __DEFINED_pthread_t 



typedef int pthread_once_t;
#define __DEFINED_pthread_once_t 



typedef int pthread_key_t;
#define __DEFINED_pthread_key_t 



typedef int pthread_spinlock_t;
#define __DEFINED_pthread_spinlock_t 




typedef struct { union { int __i[9]; size_t __s[9]; } __u; } pthread_attr_t;
#define __DEFINED_pthread_attr_t 



typedef unsigned pthread_mutexattr_t;
#define __DEFINED_pthread_mutexattr_t 



typedef unsigned pthread_condattr_t;
#define __DEFINED_pthread_condattr_t 



typedef unsigned pthread_barrierattr_t;
#define __DEFINED_pthread_barrierattr_t 



typedef struct { unsigned __attr[2]; } pthread_rwlockattr_t;
#define __DEFINED_pthread_rwlockattr_t 




typedef struct { union { int __i[6]; void *__p[6]; } __u; } pthread_mutex_t;
#define __DEFINED_pthread_mutex_t 



typedef struct { union { int __i[12]; void *__p[12]; } __u; } pthread_cond_t;
#define __DEFINED_pthread_cond_t 



typedef struct { union { int __i[8]; void *__p[8]; } __u; } pthread_rwlock_t;
#define __DEFINED_pthread_rwlock_t 



typedef struct { union { int __i[5]; void *__p[5]; } __u; } pthread_barrier_t;
#define __DEFINED_pthread_barrier_t 
# 292 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/alltypes.h"
typedef unsigned int mode_t;
#define __DEFINED_mode_t 




typedef unsigned int nlink_t;
#define __DEFINED_nlink_t 



typedef unsigned long long ino_t;
#define __DEFINED_ino_t 



typedef long long dev_t;
#define __DEFINED_dev_t 



typedef long blksize_t;
#define __DEFINED_blksize_t 



typedef long long blkcnt_t;
#define __DEFINED_blkcnt_t 



typedef unsigned long long fsblkcnt_t;
#define __DEFINED_fsblkcnt_t 



typedef unsigned long long fsfilcnt_t;
#define __DEFINED_fsfilcnt_t 




typedef void * timer_t;
#define __DEFINED_timer_t 



typedef int clockid_t;
#define __DEFINED_clockid_t 



typedef unsigned long clock_t;
#define __DEFINED_clock_t 
# 57 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/sys/types.h" 2

typedef unsigned char u_int8_t;
typedef __uint16_t u_int16_t;
typedef __uint32_t u_int32_t;
typedef __uint64_t u_int64_t;
# 19 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 2


typedef struct ps_io_ops ps_io_ops_t;


# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
#define _PLATSUPPORT_CLOCK_H_ 

#define KHZ (1000)
#define MHZ (1000 * KHZ)
#define GHZ (1000 * MHZ)


# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);
# 20 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h" 2

struct clock;
struct clock_sys;

typedef struct clock clk_t;
typedef struct clock_sys clock_sys_t;

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/plat/clock.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/plat/clock.h"
#define _PLATSUPPORT_PLAT_CLOCK_H_ 

enum clk_id {
    CLK_MASTER,
    CLK_PLL2,
    CLK_MMDC_CH0,
    CLK_AHB,
    CLK_IPG,
    CLK_ARM,
    CLK_ENET,
    CLK_USB1,
    CLK_USB2,
    CLK_CLKO1,
    CLK_CLKO2,

    NCLOCKS,

    CLK_CUSTOM,

    CLK_PLL1 = CLK_ARM,

    CLK_PLL3 = CLK_USB1,


    CLK_PLL6 = CLK_ENET,
    CLK_PLL7 = CLK_USB2,

    CLK_PERCLK = CLK_IPG,
};

#define CLK_GATE(reg,index) (((reg) << 4) + (index))
enum clock_gate {



    ocotp_ctrl = (((2) << 4) + (6)),
    i2c3_serial = (((2) << 4) + (5)),
    i2c2_serial = (((2) << 4) + (4)),
    i2c1_serial = (((2) << 4) + (3)),





    usboh3 = (((6) << 4) + (0)),
    usdhc1 = (((6) << 4) + (1)),
    usdhc2 = (((6) << 4) + (2)),
    usdhc3 = (((6) << 4) + (3)),
    usdhc4 = (((6) << 4) + (4)),
    eim_slow = (((6) << 4) + (5)),
    vdoaxiclk = (((6) << 4) + (6)),
    vpu = (((6) << 4) + (7)),
    NCLKGATES
};
# 28 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h" 2

typedef uint64_t freq_t;

enum clock_gate_mode {
    CLKGATE_ON,
    CLKGATE_IDLE,
    CLKGATE_SLEEP,
    CLKGATE_OFF
};

struct clock_sys {
    clk_t* (*get_clock)(clock_sys_t* clock_sys, enum clk_id id);
    int (*gate_enable)(clock_sys_t* clock_sys, enum clock_gate gate, enum clock_gate_mode mode);
    void* priv;
};

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 1
# 45 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h" 2

struct clock {
    enum clk_id id;

    const char* name;

    void *priv;

    freq_t req_freq;


    clk_t* parent;

    clk_t* sibling;

    clk_t* child;


    clock_sys_t* clk_sys;

    clk_t* (*init)(clk_t* clk);
    freq_t (*get_freq)(clk_t*);
    freq_t (*set_freq)(clk_t*, freq_t hz);
    void (*recal)(clk_t*);
};







static inline int clock_sys_valid(const clock_sys_t* clock_sys)
{
    return clock_sys && clock_sys->priv;
}
# 91 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
int clock_sys_init(ps_io_ops_t* io_ops, clock_sys_t* clock_sys);
# 103 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
int clock_sys_init_default(clock_sys_t* clock_sys);
# 113 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
int clock_sys_set_default_freq(enum clk_id id, freq_t hz);
# 122 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
static inline clk_t* clk_get_clock(clock_sys_t* clock_sys, enum clk_id id)
{
    clk_t * clk;
    ((clock_sys) ? ((void)0) : (__assert_fail("clock_sys", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 125, __func__)));
    ((clock_sys->get_clock) ? ((void)0) : (__assert_fail("clock_sys->get_clock", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 126, __func__)));
    clk = clock_sys->get_clock(clock_sys, id);
    return clk;
};





void clk_print_clock_tree(clock_sys_t* clock_sys);
# 145 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
static inline int clk_gate_enable(clock_sys_t* clock_sys, enum clock_gate gate,
                                  enum clock_gate_mode mode)
{
    ((clock_sys) ? ((void)0) : (__assert_fail("clock_sys", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 148, __func__)));
    ((clock_sys->gate_enable) ? ((void)0) : (__assert_fail("clock_sys->gate_enable", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 149, __func__)));
    return clock_sys->gate_enable(clock_sys, gate, mode);
}
# 160 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
static inline freq_t clk_set_freq(clk_t* clk, freq_t hz)
{
    ((clk) ? ((void)0) : (__assert_fail("clk", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 162, __func__)));
    ((clk->set_freq) ? ((void)0) : (__assert_fail("clk->set_freq", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 163, __func__)));
    return clk->set_freq(clk, hz);
}
# 174 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
static inline freq_t clk_get_freq(clk_t* clk)
{
    ((clk) ? ((void)0) : (__assert_fail("clk", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 176, __func__)));
    ((clk->get_freq) ? ((void)0) : (__assert_fail("clk->get_freq", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h", 177, __func__)));
    return clk->get_freq(clk);
}
# 189 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/clock.h"
void clk_register_child(clk_t* parent, clk_t* child);







clk_t clk_generate_fixed_clk(enum clk_id id, freq_t frequency);
# 25 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/mux.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/mux.h"
#define __PLATSUPPORT_MUX_H__ 

typedef struct mux_sys mux_sys_t;

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/plat/mux.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/plat/mux.h"
#define __PLATSUPPORT_PLAT_MUX_H__ 

enum mux_feature {
    MUX_I2C1,
    MUX_I2C2,
    MUX_I2C3,
    MUX_GPIO0_CLKO1,
    NMUX_FEATURES
};
# 29 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/plat/mux.h"
int imx6_mux_init(void* iomuxc, mux_sys_t* mux);
# 17 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/mux.h" 2

struct mux_sys {
    int (*feature_enable)(mux_sys_t* mux, enum mux_feature);
    void *priv;
};



static inline int mux_sys_valid(const mux_sys_t* mux_sys)
{
    return mux_sys && mux_sys->priv;
}
# 37 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/mux.h"
int mux_sys_init(ps_io_ops_t* io_ops, mux_sys_t* mux);







static inline int mux_feature_enable(mux_sys_t* mux, enum mux_feature mux_feature)
{
    if (mux->feature_enable) {
        return mux->feature_enable(mux, mux_feature);
    } else {
        return -1;
    }
}
# 26 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h" 2
# 34 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef enum ps_mem_flags {
    PS_MEM_NORMAL,
    PS_MEM_HR,
    PS_MEM_HW
} ps_mem_flags_t;
# 50 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef void *(*ps_io_map_fn_t)(void* cookie, uintptr_t paddr, size_t size, int cached, ps_mem_flags_t flags);
# 59 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef void (*ps_io_unmap_fn_t)(void *cookie, void *vaddr, size_t size);

typedef struct ps_io_mapper {
    void *cookie;
    ps_io_map_fn_t io_map_fn;
    ps_io_unmap_fn_t io_unmap_fn;
} ps_io_mapper_t;

static inline void *
ps_io_map(ps_io_mapper_t *io_mapper, uintptr_t paddr, size_t size, int cached, ps_mem_flags_t flags)
{
    ((io_mapper) ? ((void)0) : (__assert_fail("io_mapper", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 70, __func__)));
    ((io_mapper->io_map_fn) ? ((void)0) : (__assert_fail("io_mapper->io_map_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 71, __func__)));
    return io_mapper->io_map_fn(io_mapper->cookie, paddr, size, cached, flags);
}

static inline void
ps_io_unmap(ps_io_mapper_t *io_mapper, void *vaddr, size_t size)
{
    ((io_mapper) ? ((void)0) : (__assert_fail("io_mapper", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 78, __func__)));
    ((io_mapper->io_unmap_fn) ? ((void)0) : (__assert_fail("io_mapper->io_unmap_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 79, __func__)));
    io_mapper->io_unmap_fn(io_mapper->cookie, vaddr, size);
}
# 93 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef int (*ps_io_port_in_fn_t) (void* cookie, uint32_t port, int io_size, uint32_t *result);
# 105 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef int (*ps_io_port_out_fn_t)(void* cookie, uint32_t port, int io_size, uint32_t val);

typedef struct ps_io_port_ops {
    void *cookie;
    ps_io_port_in_fn_t io_port_in_fn;
    ps_io_port_out_fn_t io_port_out_fn;
} ps_io_port_ops_t;

static inline int
ps_io_port_in(ps_io_port_ops_t *port_ops, uint32_t port, int io_size, uint32_t *result)
{
    ((port_ops) ? ((void)0) : (__assert_fail("port_ops", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 116, __func__)));
    ((port_ops->io_port_in_fn) ? ((void)0) : (__assert_fail("port_ops->io_port_in_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 117, __func__)));
    return port_ops->io_port_in_fn(port_ops->cookie, port, io_size, result);
}

static inline int
ps_io_port_out(ps_io_port_ops_t *port_ops, uint32_t port, int io_size, uint32_t val)
{
    ((port_ops) ? ((void)0) : (__assert_fail("port_ops", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 124, __func__)));
    ((port_ops->io_port_out_fn) ? ((void)0) : (__assert_fail("port_ops->io_port_out_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 125, __func__)));
    return port_ops->io_port_out_fn(port_ops->cookie, port, io_size, val);
}

typedef enum dma_cache_op {
    DMA_CACHE_OP_CLEAN,
    DMA_CACHE_OP_INVALIDATE,
    DMA_CACHE_OP_CLEAN_INVALIDATE
} dma_cache_op_t;
# 148 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef void* (*ps_dma_alloc_fn_t)(void *cookie, size_t size, int align, int cached, ps_mem_flags_t flags);
# 157 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef void (*ps_dma_free_fn_t)(void *cookie, void *addr, size_t size);
# 171 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef uintptr_t (*ps_dma_pin_fn_t)(void *cookie, void *addr, size_t size);
# 182 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef void (*ps_dma_unpin_fn_t)(void *cookie, void *addr, size_t size);
# 193 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h"
typedef void (*ps_dma_cache_op_fn_t)(void *cookie, void *addr, size_t size, dma_cache_op_t op);

typedef struct ps_dma_man {
    void *cookie;
    ps_dma_alloc_fn_t dma_alloc_fn;
    ps_dma_free_fn_t dma_free_fn;
    ps_dma_pin_fn_t dma_pin_fn;
    ps_dma_unpin_fn_t dma_unpin_fn;
    ps_dma_cache_op_fn_t dma_cache_op_fn;
} ps_dma_man_t;

static inline void *
ps_dma_alloc(ps_dma_man_t *dma_man, size_t size, int align, int cache, ps_mem_flags_t flags)
{
    ((dma_man) ? ((void)0) : (__assert_fail("dma_man", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 207, __func__)));
    ((dma_man->dma_alloc_fn) ? ((void)0) : (__assert_fail("dma_man->dma_alloc_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 208, __func__)));
    return dma_man->dma_alloc_fn(dma_man->cookie, size, align, cache, flags);
}

static inline void
ps_dma_free(ps_dma_man_t *dma_man, void *addr, size_t size)
{
    ((dma_man) ? ((void)0) : (__assert_fail("dma_man", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 215, __func__)));
    ((dma_man->dma_free_fn) ? ((void)0) : (__assert_fail("dma_man->dma_free_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 216, __func__)));
    dma_man->dma_free_fn(dma_man->cookie, addr, size);
}

static inline uintptr_t
ps_dma_pin(ps_dma_man_t *dma_man, void *addr, size_t size)
{
    ((dma_man) ? ((void)0) : (__assert_fail("dma_man", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 223, __func__)));
    ((dma_man->dma_pin_fn) ? ((void)0) : (__assert_fail("dma_man->dma_pin_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 224, __func__)));
    return dma_man->dma_pin_fn(dma_man->cookie, addr, size);
}

static inline void
ps_dma_unpin(ps_dma_man_t *dma_man, void *addr, size_t size)
{
    ((dma_man) ? ((void)0) : (__assert_fail("dma_man", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 231, __func__)));
    ((dma_man->dma_unpin_fn) ? ((void)0) : (__assert_fail("dma_man->dma_unpin_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 232, __func__)));
    dma_man->dma_unpin_fn(dma_man->cookie, addr, size);
}

static inline void
ps_dma_cache_op(ps_dma_man_t *dma_man, void *addr, size_t size, dma_cache_op_t op)
{
    ((dma_man) ? ((void)0) : (__assert_fail("dma_man", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 239, __func__)));
    ((dma_man->dma_cache_op_fn) ? ((void)0) : (__assert_fail("dma_man->dma_cache_op_fn", "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/platsupport/io.h", 240, __func__)));
    dma_man->dma_cache_op_fn(dma_man->cookie, addr, size, op);
}

static inline void
ps_dma_cache_clean(ps_dma_man_t *dma_man, void *addr, size_t size)
{
    ps_dma_cache_op(dma_man, addr, size, DMA_CACHE_OP_CLEAN);
}

static inline void
ps_dma_cache_invalidate(ps_dma_man_t *dma_man, void *addr, size_t size)
{
    ps_dma_cache_op(dma_man, addr, size, DMA_CACHE_OP_INVALIDATE);
}

static inline void
ps_dma_cache_clean_invalidate(ps_dma_man_t *dma_man, void *addr, size_t size)
{
    ps_dma_cache_op(dma_man, addr, size, DMA_CACHE_OP_CLEAN_INVALIDATE);
}



struct ps_io_ops {
    ps_io_mapper_t io_mapper;
    ps_io_port_ops_t io_port_ops;
    ps_dma_man_t dma_manager;

    clock_sys_t clock_sys;
    mux_sys_t mux_sys;

};
# 33 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h" 2
# 59 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
#define __ASM_ARCH_IMX_GPIO_H 




struct gpio_regs {
 uint32_t gpio_dr;
 uint32_t gpio_dir;
 uint32_t gpio_psr;
};


#define IMX_GPIO_NR(port,index) ((((port)-1)*32)+((index)&31))
# 102 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
#define _ASM_GENERIC_GPIO_H_ 
# 129 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
int gpio_request(unsigned gpio, const char *label);







int gpio_free(unsigned gpio);







int gpio_direction_input(unsigned gpio, ps_io_ops_t *io_ops);
# 154 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
int gpio_direction_output(unsigned gpio, int value, ps_io_ops_t *io_ops);
# 163 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
int gpio_get_value(unsigned gpio);
# 173 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
int gpio_set_value(unsigned gpio, int value);
# 183 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/gpio.h"
int gpio_request(unsigned gpio, const char *label);
# 36 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h" 2



#define CONFIG_BOARD_EARLY_INIT_F 
#define CONFIG_MISC_INIT_R 
#define CONFIG_MXC_GPIO 

#define CONFIG_FEC_MXC 
#define CONFIG_MII 
#define IMX_FEC_BASE ENET_BASE_ADDR
#define CONFIG_FEC_XCV_TYPE RGMII
#define CONFIG_ETHPRIME "FEC"
#define CONFIG_FEC_MXC_PHYMASK (0xf << 4)
#define CONFIG_PHYLIB 
#define CONFIG_PHY_MICREL 
#define CONFIG_PHY_MICREL_KSZ9021 


# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/config.h" 1




# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h" 1
# 5 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/config.h" 2
# 55 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h" 2

#define CONFIG_MX6 
#define CONFIG_MX6Q 



#define CONFIG_BOARD_EARLY_INIT_F 
#define CONFIG_MXC_GPIO 

#define CONFIG_MXC_UART 
#define CONFIG_FEC_MXC 
#define CONFIG_MII 
#define IMX_FEC_BASE ENET_BASE_ADDR
#define CONFIG_FEC_XCV_TYPE RGMII
#define CONFIG_ETHPRIME "FEC"
#define CONFIG_FEC_MXC_PHYADDR 1

#define CONFIG_PHYLIB 
#define CONFIG_PHY_ATHEROS 


# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/config.h" 1
# 77 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h" 2
typedef uint64_t iomux_v3_cfg_t;

#define MUX_CTRL_OFS_SHIFT 0
#define MUX_CTRL_OFS_MASK ((iomux_v3_cfg_t)0xfff << MUX_CTRL_OFS_SHIFT)
#define MUX_PAD_CTRL_OFS_SHIFT 12
#define MUX_PAD_CTRL_OFS_MASK ((iomux_v3_cfg_t)0xfff << MUX_PAD_CTRL_OFS_SHIFT)

#define MUX_SEL_INPUT_OFS_SHIFT 24
#define MUX_SEL_INPUT_OFS_MASK ((iomux_v3_cfg_t)0xfff << MUX_SEL_INPUT_OFS_SHIFT)


#define MUX_MODE_SHIFT 36
#define MUX_MODE_MASK ((iomux_v3_cfg_t)0x1f << MUX_MODE_SHIFT)
#define MUX_PAD_CTRL_SHIFT 41
#define MUX_PAD_CTRL_MASK ((iomux_v3_cfg_t)0x3ffff << MUX_PAD_CTRL_SHIFT)
#define MUX_SEL_INPUT_SHIFT 59
#define MUX_SEL_INPUT_MASK ((iomux_v3_cfg_t)0xf << MUX_SEL_INPUT_SHIFT)

#define MUX_PAD_CTRL(x) ((iomux_v3_cfg_t)(x) << MUX_PAD_CTRL_SHIFT)

#define IOMUX_PAD(pad_ctrl_ofs,mux_ctrl_ofs,mux_mode,sel_input_ofs,sel_input,pad_ctrl) (((iomux_v3_cfg_t)(mux_ctrl_ofs) << MUX_CTRL_OFS_SHIFT) | ((iomux_v3_cfg_t)(mux_mode) << MUX_MODE_SHIFT) | ((iomux_v3_cfg_t)(pad_ctrl_ofs) << MUX_PAD_CTRL_OFS_SHIFT) | ((iomux_v3_cfg_t)(pad_ctrl) << MUX_PAD_CTRL_SHIFT) | ((iomux_v3_cfg_t)(sel_input_ofs) << MUX_SEL_INPUT_OFS_SHIFT)| ((iomux_v3_cfg_t)(sel_input) << MUX_SEL_INPUT_SHIFT))
# 106 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.h"
#define NO_PAD_CTRL (1 << 17)
#define GPIO_PIN_MASK 0x1f
#define GPIO_PORT_SHIFT 5
#define GPIO_PORT_MASK (0x7 << GPIO_PORT_SHIFT)
#define GPIO_PORTA (0 << GPIO_PORT_SHIFT)
#define GPIO_PORTB (1 << GPIO_PORT_SHIFT)
#define GPIO_PORTC (2 << GPIO_PORT_SHIFT)
#define GPIO_PORTD (3 << GPIO_PORT_SHIFT)
#define GPIO_PORTE (4 << GPIO_PORT_SHIFT)
#define GPIO_PORTF (5 << GPIO_PORT_SHIFT)

#define MUX_CONFIG_SION (0x1 << 4)
# 35 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/common.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/../unimplemented.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/../unimplemented.h"
#define __UNIMPLEMENTED_H__ 







#define RESOURCE(mapper,id) ps_io_map(mapper, (uintptr_t) id ##_PADDR, id ##_SIZE, 0, PS_MEM_NORMAL)
#define UNRESOURCE(mapper,id,addr) ps_io_unmap(mapper, addr, id ##_SIZE)


#define __aligned(x) __attribute__((aligned(x)))
#define unlikely(x) __builtin_expect(!!(x), 0)

#define MAX_PKT_SIZE 1536

#define BITS_PER_LONG 32

void udelay(uint32_t us);

unsigned long simple_strtoul(const char *cp, char **endp, unsigned int base);


typedef uint64_t u64;
typedef uint32_t u32;
typedef uint16_t u16;
typedef uint8_t u8;

typedef int64_t s64;
typedef int32_t s32;
typedef int16_t s16;
typedef int8_t s8;

typedef unsigned long ulong;
typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned char uchar;

typedef u64 __u64;
typedef u32 __u32;
typedef u16 __u16;
typedef u8 __u8;

#define __bitwise 
#define __force 

typedef s64 __le64;
typedef s32 __le32;
typedef s16 __le16;
typedef s8 __le8;

typedef s64 __be64;
typedef s32 __be32;
typedef s16 __be16;
typedef s8 __be8;

#define gpio_init() 
# 36 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/common.h" 2
# 51 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/common.h"
#define ROUND(a,b) (((a) + (b) - 1) & ~((b) - 1))
#define DIV_ROUND(n,d) (((n) + ((d)/2)) / (d))
#define DIV_ROUND_UP(n,d) (((n) + (d) - 1) / (d))
#define roundup(x,y) ((((x) + ((y) - 1)) / (y)) * (y))

#define __ALIGN_MASK(x,mask) (((x)+(mask))&~(mask))






#define _DEBUG 1







#define debug_cond(cond,fmt,args...) do { if (cond) printf(fmt, ##args); } while (0)





#define debug(fmt,args...) debug_cond(_DEBUG, fmt, ##args)
# 87 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/common.h"
#define container_of(ptr,type,member) ({ const typeof( ((type *)0)->member ) *__mptr = (ptr); (type *)( (char *)__mptr - offsetof(type,member) );})
# 32 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/../io.h" 1
# 12 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/../io.h"
#define _ETHDRIVER_IMX6_IO_H_ 

#define __arch_getl(addr) *((volatile uint32_t*)(addr))
#define __arch_getw(addr) *((volatile uint16_t*)(addr))
#define __arch_getb(addr) *((volatile uint8_t*)(addr))

#define __arch_putl(val,addr) *((volatile uint32_t*)(addr)) = val
#define __arch_putw(val,addr) *((volatile uint16_t*)(addr)) = val
#define __arch_putb(val,addr) *((volatile uint8_t*)(addr)) = val
# 29 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/../io.h"
#define __raw_writeb(v,a) __arch_putb(v,a)
#define __raw_writew(v,a) __arch_putw(v,a)
#define __raw_writel(v,a) __arch_putl(v,a)

#define __raw_readb(a) __arch_getb(a)
#define __raw_readw(a) __arch_getw(a)
#define __raw_readl(a) __arch_getl(a)





#define dmb() asm volatile("dmb" ::: "memory")
#define dsb() asm volatile("dsb" ::: "memory")
#define isb() asm volatile("isb" ::: "memory")
#define __iormb() dmb()
#define __iowmb() dmb()

#define writeb(v,c) ({ uint8_t __v = v; __iowmb(); __arch_putb(__v,c); __v; })
#define writew(v,c) ({ uint16_t __v = v; __iowmb(); __arch_putw(__v,c); __v; })
#define writel(v,c) ({ uint32_t __v = v; __iowmb(); __arch_putl(__v,c); __v; })

#define readb(c) ({ uint8_t __v = __arch_getb(c); __iormb(); __v; })
#define readw(c) ({ uint16_t __v = __arch_getw(c); __iormb(); __v; })
#define readl(c) ({ uint32_t __v = __arch_getl(c); __iormb(); __v; })
# 33 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/errno.h" 1



#define _ERRNO_H 





# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/bits/errno.h" 1


#define EPERM 1
#define ENOENT 2
#define ESRCH 3
#define EINTR 4
#define EIO 5
#define ENXIO 6
#define E2BIG 7
#define ENOEXEC 8
#define EBADF 9
#define ECHILD 10
#define EAGAIN 11
#define ENOMEM 12
#define EACCES 13
#define EFAULT 14
#define ENOTBLK 15
#define EBUSY 16
#define EEXIST 17
#define EXDEV 18
#define ENODEV 19
#define ENOTDIR 20
#define EISDIR 21
#define EINVAL 22
#define ENFILE 23
#define EMFILE 24
#define ENOTTY 25
#define ETXTBSY 26
#define EFBIG 27
#define ENOSPC 28
#define ESPIPE 29
#define EROFS 30
#define EMLINK 31
#define EPIPE 32
#define EDOM 33
#define ERANGE 34
#define EDEADLK 35
#define ENAMETOOLONG 36
#define ENOLCK 37
#define ENOSYS 38
#define ENOTEMPTY 39
#define ELOOP 40
#define EWOULDBLOCK EAGAIN
#define ENOMSG 42
#define EIDRM 43
#define ECHRNG 44
#define EL2NSYNC 45
#define EL3HLT 46
#define EL3RST 47
#define ELNRNG 48
#define EUNATCH 49
#define ENOCSI 50
#define EL2HLT 51
#define EBADE 52
#define EBADR 53
#define EXFULL 54
#define ENOANO 55
#define EBADRQC 56
#define EBADSLT 57
#define EDEADLOCK EDEADLK
#define EBFONT 59
#define ENOSTR 60
#define ENODATA 61
#define ETIME 62
#define ENOSR 63
#define ENONET 64
#define ENOPKG 65
#define EREMOTE 66
#define ENOLINK 67
#define EADV 68
#define ESRMNT 69
#define ECOMM 70
#define EPROTO 71
#define EMULTIHOP 72
#define EDOTDOT 73
#define EBADMSG 74
#define EOVERFLOW 75
#define ENOTUNIQ 76
#define EBADFD 77
#define EREMCHG 78
#define ELIBACC 79
#define ELIBBAD 80
#define ELIBSCN 81
#define ELIBMAX 82
#define ELIBEXEC 83
#define EILSEQ 84
#define ERESTART 85
#define ESTRPIPE 86
#define EUSERS 87
#define ENOTSOCK 88
#define EDESTADDRREQ 89
#define EMSGSIZE 90
#define EPROTOTYPE 91
#define ENOPROTOOPT 92
#define EPROTONOSUPPORT 93
#define ESOCKTNOSUPPORT 94
#define EOPNOTSUPP 95
#define ENOTSUP EOPNOTSUPP
#define EPFNOSUPPORT 96
#define EAFNOSUPPORT 97
#define EADDRINUSE 98
#define EADDRNOTAVAIL 99
#define ENETDOWN 100
#define ENETUNREACH 101
#define ENETRESET 102
#define ECONNABORTED 103
#define ECONNRESET 104
#define ENOBUFS 105
#define EISCONN 106
#define ENOTCONN 107
#define ESHUTDOWN 108
#define ETOOMANYREFS 109
#define ETIMEDOUT 110
#define ECONNREFUSED 111
#define EHOSTDOWN 112
#define EHOSTUNREACH 113
#define EALREADY 114
#define EINPROGRESS 115
#define ESTALE 116
#define EUCLEAN 117
#define ENOTNAM 118
#define ENAVAIL 119
#define EISNAM 120
#define EREMOTEIO 121
#define EDQUOT 122
#define ENOMEDIUM 123
#define EMEDIUMTYPE 124
#define ECANCELED 125
#define ENOKEY 126
#define EKEYEXPIRED 127
#define EKEYREVOKED 128
#define EKEYREJECTED 129
#define EOWNERDEAD 130
#define ENOTRECOVERABLE 131
#define ERFKILL 132
# 11 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/errno.h" 2


__attribute__((const))

int *__errno_location(void);
#define errno (*__errno_location())
# 35 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2


# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6x_pins.h" 1
# 27 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6x_pins.h"
#define __ASM_ARCH_MX6_MX6X_PINS_H__ 




#define PAD_CTL_HYS (1 << 16)
#define PAD_CTL_PUS_100K_DOWN (0 << 14)
#define PAD_CTL_PUS_47K_UP (1 << 14)
#define PAD_CTL_PUS_100K_UP (2 << 14)
#define PAD_CTL_PUS_22K_UP (3 << 14)

#define PAD_CTL_PUE (1 << 13)
#define PAD_CTL_PKE (1 << 12)
#define PAD_CTL_ODE (1 << 11)
#define PAD_CTL_SPEED_LOW (1 << 6)
#define PAD_CTL_SPEED_MED (2 << 6)
#define PAD_CTL_SPEED_HIGH (3 << 6)
#define PAD_CTL_DSE_DISABLE (0 << 3)
#define PAD_CTL_DSE_240ohm (1 << 3)
#define PAD_CTL_DSE_120ohm (2 << 3)
#define PAD_CTL_DSE_80ohm (3 << 3)
#define PAD_CTL_DSE_60ohm (4 << 3)
#define PAD_CTL_DSE_48ohm (5 << 3)
#define PAD_CTL_DSE_40ohm (6 << 3)
#define PAD_CTL_DSE_34ohm (7 << 3)
#define PAD_CTL_SRE_FAST (1 << 0)
#define PAD_CTL_SRE_SLOW (0 << 0)

#define NO_MUX_I 0
#define NO_PAD_I 0

enum {
 MX6Q_PAD_SD2_DAT1__USDHC2_DAT1 = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__ECSPI5_SS0 = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0834) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__WEIM_WEIM_CS_2 = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__AUDMUX_AUD4_TXFS = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07C8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__KPP_COL_7 = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__GPIO_1_14 = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__CCM_WAIT = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT1__ANATOP_TESTO_0 = (((iomux_v3_cfg_t)(0x004C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0360) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__USDHC2_DAT2 = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__ECSPI5_SS1 = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0838) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__WEIM_WEIM_CS_3 = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__AUDMUX_AUD4_TXD = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__KPP_ROW_6 = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__GPIO_1_13 = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__CCM_STOP = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT2__ANATOP_TESTO_1 = (((iomux_v3_cfg_t)(0x0050) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0364) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__USDHC2_DAT0 = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__ECSPI5_MISO = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x082C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__AUDMUX_AUD4_RXD = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__KPP_ROW_7 = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08FC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__GPIO_1_15 = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__DCIC2_DCIC_OUT = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT0__TESTO_2 = (((iomux_v3_cfg_t)(0x0054) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0368) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TXC__USBOH3_H2_DATA = (((iomux_v3_cfg_t)(0x0058) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x036C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC = (((iomux_v3_cfg_t)(0x0058) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x036C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TXC__SPDIF_SPDIF_EXTCLK = (((iomux_v3_cfg_t)(0x0058) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x036C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0918) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TXC__GPIO_6_19 = (((iomux_v3_cfg_t)(0x0058) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x036C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TXC__MIPI_CORE_DPHY_IN_0 = (((iomux_v3_cfg_t)(0x0058) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x036C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TXC__ANATOP_24M_OUT = (((iomux_v3_cfg_t)(0x0058) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x036C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD0__MIPI_HSI_CRL_TX_RDY = (((iomux_v3_cfg_t)(0x005C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0370) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0 = (((iomux_v3_cfg_t)(0x005C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0370) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD0__GPIO_6_20 = (((iomux_v3_cfg_t)(0x005C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0370) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD0__MIPI_CORE_DPHY_IN_1 = (((iomux_v3_cfg_t)(0x005C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0370) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD1__MIPI_HSI_CRL_RX_FLG = (((iomux_v3_cfg_t)(0x0060) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0374) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1 = (((iomux_v3_cfg_t)(0x0060) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0374) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD1__GPIO_6_21 = (((iomux_v3_cfg_t)(0x0060) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0374) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD1__MIPI_CORE_DPHY_IN_2 = (((iomux_v3_cfg_t)(0x0060) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0374) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD1__CCM_PLL3_BYP = (((iomux_v3_cfg_t)(0x0060) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0374) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD2__MIPI_HSI_CRL_RX_DTA = (((iomux_v3_cfg_t)(0x0064) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0378) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2 = (((iomux_v3_cfg_t)(0x0064) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0378) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD2__GPIO_6_22 = (((iomux_v3_cfg_t)(0x0064) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0378) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD2__MIPI_CORE_DPHY_IN_3 = (((iomux_v3_cfg_t)(0x0064) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0378) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD2__CCM_PLL2_BYP = (((iomux_v3_cfg_t)(0x0064) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0378) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD3__MIPI_HSI_CRL_RX_WAK = (((iomux_v3_cfg_t)(0x0068) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x037C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3 = (((iomux_v3_cfg_t)(0x0068) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x037C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD3__GPIO_6_23 = (((iomux_v3_cfg_t)(0x0068) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x037C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TD3__MIPI_CORE_DPHY_IN_4 = (((iomux_v3_cfg_t)(0x0068) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x037C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RX_CTL__USBOH3_H3_DATA = (((iomux_v3_cfg_t)(0x006C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0380) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL = (((iomux_v3_cfg_t)(0x006C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0380) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0858) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RX_CTL__GPIO_6_24 = (((iomux_v3_cfg_t)(0x006C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0380) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RX_CTL__MIPI_DPHY_IN_5 = (((iomux_v3_cfg_t)(0x006C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0380) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD0__MIPI_HSI_CRL_RX_RDY = (((iomux_v3_cfg_t)(0x0070) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0384) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0 = (((iomux_v3_cfg_t)(0x0070) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0384) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0848) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD0__GPIO_6_25 = (((iomux_v3_cfg_t)(0x0070) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0384) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD0__MIPI_CORE_DPHY_IN_6 = (((iomux_v3_cfg_t)(0x0070) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0384) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TX_CTL__USBOH3_H2_STROBE = (((iomux_v3_cfg_t)(0x0074) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0388) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL = (((iomux_v3_cfg_t)(0x0074) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0388) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TX_CTL__GPIO_6_26 = (((iomux_v3_cfg_t)(0x0074) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0388) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TX_CTL__CORE_DPHY_IN_7 = (((iomux_v3_cfg_t)(0x0074) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0388) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_TX_CTL__ANATOP_REF_OUT = (((iomux_v3_cfg_t)(0x0074) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0388) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x083C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD1__MIPI_HSI_CTRL_TX_FL = (((iomux_v3_cfg_t)(0x0078) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x038C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1 = (((iomux_v3_cfg_t)(0x0078) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x038C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x084C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD1__GPIO_6_27 = (((iomux_v3_cfg_t)(0x0078) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x038C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD1__CORE_DPHY_TEST_IN_8 = (((iomux_v3_cfg_t)(0x0078) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x038C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD1__SJC_FAIL = (((iomux_v3_cfg_t)(0x0078) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x038C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD2__MIPI_HSI_CRL_TX_DTA = (((iomux_v3_cfg_t)(0x007C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0390) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2 = (((iomux_v3_cfg_t)(0x007C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0390) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0850) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD2__GPIO_6_28 = (((iomux_v3_cfg_t)(0x007C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0390) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD2__MIPI_CORE_DPHY_IN_9 = (((iomux_v3_cfg_t)(0x007C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0390) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD3__MIPI_HSI_CRL_TX_WAK = (((iomux_v3_cfg_t)(0x0080) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0394) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3 = (((iomux_v3_cfg_t)(0x0080) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0394) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0854) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD3__GPIO_6_29 = (((iomux_v3_cfg_t)(0x0080) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0394) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RD3__MIPI_CORE_DPHY_IN10 = (((iomux_v3_cfg_t)(0x0080) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0394) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RXC__USBOH3_H3_STROBE = (((iomux_v3_cfg_t)(0x0084) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0398) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC = (((iomux_v3_cfg_t)(0x0084) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0398) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0844) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RXC__GPIO_6_30 = (((iomux_v3_cfg_t)(0x0084) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0398) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RGMII_RXC__MIPI_CORE_DPHY_IN11 = (((iomux_v3_cfg_t)(0x0084) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0398) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__WEIM_WEIM_A_25 = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__ECSPI4_SS1 = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__ECSPI2_RDY = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__IPU1_DI1_PIN12 = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__IPU1_DI0_D1_CS = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__GPIO_5_2 = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__HDMI_TX_CEC_LINE = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x088C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A25__PL301_PER1_HBURST_0 = (((iomux_v3_cfg_t)(0x0088) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x039C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__WEIM_WEIM_EB_2 = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__ECSPI1_SS0 = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0800) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__CCM_DI1_EXT_CLK = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07EC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__IPU2_CSI1_D_19 = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08D4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__HDMI_TX_DDC_SCL = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0890) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__GPIO_2_30 = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__I2C2_SCL = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB2__SRC_BT_CFG_30 = (((iomux_v3_cfg_t)(0x008C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__WEIM_WEIM_D_16 = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__ECSPI1_SCLK = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__IPU1_DI0_PIN5 = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__IPU2_CSI1_D_18 = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08D0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__HDMI_TX_DDC_SDA = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0894) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__GPIO_3_16 = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D16__I2C2_SDA = (((iomux_v3_cfg_t)(0x0090) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x03A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__WEIM_WEIM_D_17 = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__ECSPI1_MISO = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__IPU1_DI0_PIN6 = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__IPU2_CSI1_PIXCLK = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__DCIC1_DCIC_OUT = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__GPIO_3_17 = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__I2C3_SCL = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D17__PL301_PER1_HBURST_1 = (((iomux_v3_cfg_t)(0x0094) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__WEIM_WEIM_D_18 = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__ECSPI1_MOSI = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07FC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__IPU1_DI0_PIN7 = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__IPU2_CSI1_D_17 = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08CC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__IPU1_DI1_D0_CS = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__GPIO_3_18 = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__I2C3_SDA = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08AC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D18__PL301_PER1_HBURST_2 = (((iomux_v3_cfg_t)(0x0098) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__WEIM_WEIM_D_19 = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__ECSPI1_SS1 = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0804) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__IPU1_DI0_PIN8 = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__IPU2_CSI1_D_16 = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08C8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__UART1_CTS = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x091C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__GPIO_3_19 = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__EPIT1_EPITO = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D19__PL301MX6QPER1_HRESP = (((iomux_v3_cfg_t)(0x009C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__WEIM_WEIM_D_20 = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__ECSPI4_SS0 = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0824) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__IPU1_DI0_PIN16 = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__IPU2_CSI1_D_15 = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08C4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__UART1_CTS = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__UART1_RTS = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x091C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_D20__GPIO_3_20 = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D20__EPIT2_EPITO = (((iomux_v3_cfg_t)(0x00A0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__WEIM_WEIM_D_21 = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__ECSPI4_SCLK = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__IPU1_DI0_PIN17 = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__IPU2_CSI1_D_11 = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08B4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__USBOH3_USBOTG_OC = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0944) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__GPIO_3_21 = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__I2C1_SCL = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0898) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D21__SPDIF_IN1 = (((iomux_v3_cfg_t)(0x00A4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0914) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__WEIM_WEIM_D_22 = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__ECSPI4_MISO = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__IPU1_DI0_PIN1 = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__IPU2_CSI1_D_10 = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08B0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__USBOH3_USBOTG_PWR = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__GPIO_3_22 = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__SPDIF_OUT1 = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D22__PL301MX6QPER1_HWRITE = (((iomux_v3_cfg_t)(0x00A8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__WEIM_WEIM_D_23 = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__IPU1_DI0_D0_CS = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__UART3_CTS = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x092C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__UART1_DCD = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__IPU2_CSI1_DATA_EN = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08D8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__GPIO_3_23 = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__IPU1_DI1_PIN2 = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D23__IPU1_DI1_PIN14 = (((iomux_v3_cfg_t)(0x00AC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__WEIM_WEIM_EB_3 = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__ECSPI4_RDY = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__UART3_CTS = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__UART3_RTS = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x092C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_EB3__UART1_RI = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__IPU2_CSI1_HSYNC = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08DC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__GPIO_2_31 = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__IPU1_DI1_PIN3 = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB3__SRC_BT_CFG_31 = (((iomux_v3_cfg_t)(0x00B0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__WEIM_WEIM_D_24 = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__ECSPI4_SS2 = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__UART3_TXD = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__UART3_TXD_RXD = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0930) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__ECSPI1_SS2 = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0808) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__ECSPI2_SS2 = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__GPIO_3_24 = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__AUDMUX_AUD5_RXFS = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07D8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D24__UART1_DTR = (((iomux_v3_cfg_t)(0x00B4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__WEIM_WEIM_D_25 = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__ECSPI4_SS3 = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__UART3_RXD = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0930) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_D25__ECSPI1_SS3 = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x080C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__ECSPI2_SS3 = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__GPIO_3_25 = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__AUDMUX_AUD5_RXC = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07D4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D25__UART1_DSR = (((iomux_v3_cfg_t)(0x00B8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__WEIM_WEIM_D_26 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__IPU1_DI1_PIN11 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__IPU1_CSI0_D_1 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__IPU2_CSI1_D_14 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08C0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__UART2_TXD = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__UART2_TXD_RXD = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__GPIO_3_26 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__IPU1_SISG_2 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D26__IPU1_DISP1_DAT_22 = (((iomux_v3_cfg_t)(0x00BC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__WEIM_WEIM_D_27 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__IPU1_DI1_PIN13 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__IPU1_CSI0_D_0 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__IPU2_CSI1_D_13 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08BC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__UART2_RXD = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_D27__GPIO_3_27 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__IPU1_SISG_3 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D27__IPU1_DISP1_DAT_23 = (((iomux_v3_cfg_t)(0x00C0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__WEIM_WEIM_D_28 = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__I2C1_SDA = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(17) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x089C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__ECSPI4_MOSI = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__IPU2_CSI1_D_12 = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08B8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__UART2_CTS = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0924) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__GPIO_3_28 = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__IPU1_EXT_TRIG = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D28__IPU1_DI0_PIN13 = (((iomux_v3_cfg_t)(0x00C4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D29__WEIM_WEIM_D_29 = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D29__IPU1_DI1_PIN15 = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D29__ECSPI4_SS0 = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0824) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_D29__UART2_CTS = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D29__UART2_RTS = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0924) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_D29__GPIO_3_29 = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D29__IPU2_CSI1_VSYNC = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D29__IPU1_DI0_PIN14 = (((iomux_v3_cfg_t)(0x00C8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__WEIM_WEIM_D_30 = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__IPU1_DISP1_DAT_21 = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__IPU1_DI0_PIN11 = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__IPU1_CSI0_D_3 = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__UART3_CTS = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x092C) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_EIM_D30__GPIO_3_30 = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__USBOH3_USBH1_OC = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0948) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D30__PL301MX6QPER1_HPROT_0 = (((iomux_v3_cfg_t)(0x00CC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__WEIM_WEIM_D_31 = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__IPU1_DISP1_DAT_20 = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__IPU1_DI0_PIN12 = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__IPU1_CSI0_D_2 = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__UART3_CTS = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__UART3_RTS = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x092C) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_EIM_D31__GPIO_3_31 = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__USBOH3_USBH1_PWR = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_D31__PL301MX6QPER1_HPROT_1 = (((iomux_v3_cfg_t)(0x00D0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__WEIM_WEIM_A_24 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__IPU1_DISP1_DAT_19 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__IPU2_CSI1_D_19 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08D4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A24__IPU2_SISG_2 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__IPU1_SISG_2 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__GPIO_5_4 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__PL301MX6QPER1_HPROT_2 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A24__SRC_BT_CFG_24 = (((iomux_v3_cfg_t)(0x00D4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__WEIM_WEIM_A_23 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__IPU1_DISP1_DAT_18 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__IPU2_CSI1_D_18 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08D0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A23__IPU2_SISG_3 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__IPU1_SISG_3 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__GPIO_6_6 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__PL301MX6QPER1_HPROT_3 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A23__SRC_BT_CFG_23 = (((iomux_v3_cfg_t)(0x00D8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A22__WEIM_WEIM_A_22 = (((iomux_v3_cfg_t)(0x00DC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A22__IPU1_DISP1_DAT_17 = (((iomux_v3_cfg_t)(0x00DC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A22__IPU2_CSI1_D_17 = (((iomux_v3_cfg_t)(0x00DC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08CC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A22__GPIO_2_16 = (((iomux_v3_cfg_t)(0x00DC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A22__TPSMP_HDATA_0 = (((iomux_v3_cfg_t)(0x00DC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A22__SRC_BT_CFG_22 = (((iomux_v3_cfg_t)(0x00DC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__WEIM_WEIM_A_21 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__IPU1_DISP1_DAT_16 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__IPU2_CSI1_D_16 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08C8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A21__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__MIPI_CORE_DPHY_OUT_18 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__GPIO_2_17 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__TPSMP_HDATA_1 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A21__SRC_BT_CFG_21 = (((iomux_v3_cfg_t)(0x00E0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__WEIM_WEIM_A_20 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__IPU1_DISP1_DAT_15 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__IPU2_CSI1_D_15 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08C4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A20__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__MIPI_CORE_DPHY_OUT_19 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__GPIO_2_18 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__TPSMP_HDATA_2 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A20__SRC_BT_CFG_20 = (((iomux_v3_cfg_t)(0x00E4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__WEIM_WEIM_A_19 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__IPU1_DISP1_DAT_14 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__IPU2_CSI1_D_14 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08C0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A19__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__MIPI_CORE_DPHY_OUT_20 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__GPIO_2_19 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__TPSMP_HDATA_3 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A19__SRC_BT_CFG_19 = (((iomux_v3_cfg_t)(0x00E8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x03FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__WEIM_WEIM_A_18 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__IPU1_DISP1_DAT_13 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__IPU2_CSI1_D_13 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08BC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A18__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__MIPI_CORE_DPHY_OUT_21 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__GPIO_2_20 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__TPSMP_HDATA_4 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A18__SRC_BT_CFG_18 = (((iomux_v3_cfg_t)(0x00EC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0400) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__WEIM_WEIM_A_17 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__IPU1_DISP1_DAT_12 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__IPU2_CSI1_D_12 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08B8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A17__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__MIPI_CORE_DPHY_OUT_22 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__GPIO_2_21 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__TPSMP_HDATA_5 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A17__SRC_BT_CFG_17 = (((iomux_v3_cfg_t)(0x00F0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0404) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A16__WEIM_WEIM_A_16 = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A16__IPU1_DI1_DISP_CLK = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A16__IPU2_CSI1_PIXCLK = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_A16__MIPI_CORE_DPHY_OUT_23 = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A16__GPIO_2_22 = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A16__TPSMP_HDATA_6 = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_A16__SRC_BT_CFG_16 = (((iomux_v3_cfg_t)(0x00F4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0408) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS0__WEIM_WEIM_CS_0 = (((iomux_v3_cfg_t)(0x00F8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x040C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS0__IPU1_DI1_PIN5 = (((iomux_v3_cfg_t)(0x00F8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x040C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS0__ECSPI2_SCLK = (((iomux_v3_cfg_t)(0x00F8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x040C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0810) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS0__MIPI_CORE_DPHY_OUT_24 = (((iomux_v3_cfg_t)(0x00F8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x040C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS0__GPIO_2_23 = (((iomux_v3_cfg_t)(0x00F8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x040C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS0__TPSMP_HDATA_7 = (((iomux_v3_cfg_t)(0x00F8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x040C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS1__WEIM_WEIM_CS_1 = (((iomux_v3_cfg_t)(0x00FC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0410) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS1__IPU1_DI1_PIN6 = (((iomux_v3_cfg_t)(0x00FC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0410) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS1__ECSPI2_MOSI = (((iomux_v3_cfg_t)(0x00FC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0410) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0818) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS1__MIPI_CORE_DPHY_OUT_25 = (((iomux_v3_cfg_t)(0x00FC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0410) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS1__GPIO_2_24 = (((iomux_v3_cfg_t)(0x00FC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0410) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_CS1__TPSMP_HDATA_8 = (((iomux_v3_cfg_t)(0x00FC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0410) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_OE__WEIM_WEIM_OE = (((iomux_v3_cfg_t)(0x0100) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0414) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_OE__IPU1_DI1_PIN7 = (((iomux_v3_cfg_t)(0x0100) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0414) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_OE__ECSPI2_MISO = (((iomux_v3_cfg_t)(0x0100) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0414) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0814) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_OE__MIPI_CORE_DPHY_OUT_26 = (((iomux_v3_cfg_t)(0x0100) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0414) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_OE__GPIO_2_25 = (((iomux_v3_cfg_t)(0x0100) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0414) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_OE__TPSMP_HDATA_9 = (((iomux_v3_cfg_t)(0x0100) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0414) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__WEIM_WEIM_RW = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__IPU1_DI1_PIN8 = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__ECSPI2_SS0 = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x081C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__MIPI_CORE_DPHY_OUT_27 = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__GPIO_2_26 = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__TPSMP_HDATA_10 = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_RW__SRC_BT_CFG_29 = (((iomux_v3_cfg_t)(0x0104) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0418) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_LBA__WEIM_WEIM_LBA = (((iomux_v3_cfg_t)(0x0108) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x041C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_LBA__IPU1_DI1_PIN17 = (((iomux_v3_cfg_t)(0x0108) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x041C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_LBA__ECSPI2_SS1 = (((iomux_v3_cfg_t)(0x0108) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x041C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0820) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_LBA__GPIO_2_27 = (((iomux_v3_cfg_t)(0x0108) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x041C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_LBA__TPSMP_HDATA_11 = (((iomux_v3_cfg_t)(0x0108) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x041C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_LBA__SRC_BT_CFG_26 = (((iomux_v3_cfg_t)(0x0108) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x041C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__WEIM_WEIM_EB_0 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__IPU1_DISP1_DAT_11 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__IPU2_CSI1_D_11 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08B4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_EB0__MIPI_CORE_DPHY_OUT_0 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__CCM_PMIC_RDY = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__GPIO_2_28 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__TPSMP_HDATA_12 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB0__SRC_BT_CFG_27 = (((iomux_v3_cfg_t)(0x010C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0420) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB1__WEIM_WEIM_EB_1 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB1__IPU1_DISP1_DAT_10 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB1__IPU2_CSI1_D_10 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08B0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_EB1__MIPI_CORE_DPHY__OUT_1 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB1__GPIO_2_29 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB1__TPSMP_HDATA_13 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_EB1__SRC_BT_CFG_28 = (((iomux_v3_cfg_t)(0x0110) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0424) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__WEIM_WEIM_DA_A_0 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__IPU1_DISP1_DAT_9 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__IPU2_CSI1_D_9 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__MIPI_CORE_DPHY__OUT_2 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__GPIO_3_0 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__TPSMP_HDATA_14 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA0__SRC_BT_CFG_0 = (((iomux_v3_cfg_t)(0x0114) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0428) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__WEIM_WEIM_DA_A_1 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__IPU1_DISP1_DAT_8 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__IPU2_CSI1_D_8 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__MIPI_CORE_DPHY_OUT_3 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__USBPHY1_TX_LS_MODE = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__GPIO_3_1 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__TPSMP_HDATA_15 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA1__SRC_BT_CFG_1 = (((iomux_v3_cfg_t)(0x0118) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x042C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__WEIM_WEIM_DA_A_2 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__IPU1_DISP1_DAT_7 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__IPU2_CSI1_D_7 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__MIPI_CORE_DPHY_OUT_4 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__USBPHY1_TX_HS_MODE = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__GPIO_3_2 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__TPSMP_HDATA_16 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA2__SRC_BT_CFG_2 = (((iomux_v3_cfg_t)(0x011C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0430) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__WEIM_WEIM_DA_A_3 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__IPU1_DISP1_DAT_6 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__IPU2_CSI1_D_6 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__MIPI_CORE_DPHY_OUT_5 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__USBPHY1_TX_HIZ = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__GPIO_3_3 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__TPSMP_HDATA_17 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA3__SRC_BT_CFG_3 = (((iomux_v3_cfg_t)(0x0120) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0434) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__WEIM_WEIM_DA_A_4 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__IPU1_DISP1_DAT_5 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__IPU2_CSI1_D_5 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__MIPI_CORE_DPHY_OUT_6 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__ANATOP_USBPHY1_TX_EN = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__GPIO_3_4 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__TPSMP_HDATA_18 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA4__SRC_BT_CFG_4 = (((iomux_v3_cfg_t)(0x0124) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0438) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__WEIM_WEIM_DA_A_5 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__IPU1_DISP1_DAT_4 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__IPU2_CSI1_D_4 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__MIPI_CORE_DPHY_OUT_7 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__ANATOP_USBPHY1_TX_DP = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__GPIO_3_5 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__TPSMP_HDATA_19 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA5__SRC_BT_CFG_5 = (((iomux_v3_cfg_t)(0x0128) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x043C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__WEIM_WEIM_DA_A_6 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__IPU1_DISP1_DAT_3 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__IPU2_CSI1_D_3 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__MIPI_CORE_DPHY_OUT_8 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__ANATOP_USBPHY1_TX_DN = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__GPIO_3_6 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__TPSMP_HDATA_20 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA6__SRC_BT_CFG_6 = (((iomux_v3_cfg_t)(0x012C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0440) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__WEIM_WEIM_DA_A_7 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__IPU1_DISP1_DAT_2 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__IPU2_CSI1_D_2 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__MIPI_CORE_DPHY_OUT_9 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__GPIO_3_7 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__TPSMP_HDATA_21 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA7__SRC_BT_CFG_7 = (((iomux_v3_cfg_t)(0x0130) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0444) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__WEIM_WEIM_DA_A_8 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__IPU1_DISP1_DAT_1 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__IPU2_CSI1_D_1 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__MIPI_CORE_DPHY_OUT_10 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__GPIO_3_8 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__TPSMP_HDATA_22 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA8__SRC_BT_CFG_8 = (((iomux_v3_cfg_t)(0x0134) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0448) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__WEIM_WEIM_DA_A_9 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__IPU1_DISP1_DAT_0 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__IPU2_CSI1_D_0 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__MIPI_CORE_DPHY_OUT_11 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__GPIO_3_9 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__TPSMP_HDATA_23 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA9__SRC_BT_CFG_9 = (((iomux_v3_cfg_t)(0x0138) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x044C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA10__WEIM_WEIM_DA_A_10 = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA10__IPU1_DI1_PIN15 = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA10__IPU2_CSI1_DATA_EN = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08D8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_DA10__MIPI_CORE_DPHY_OUT12 = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA10__GPIO_3_10 = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA10__TPSMP_HDATA_24 = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA10__SRC_BT_CFG_10 = (((iomux_v3_cfg_t)(0x013C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0450) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__WEIM_WEIM_DA_A_11 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__IPU1_DI1_PIN2 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__IPU2_CSI1_HSYNC = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08DC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_DA11__MIPI_CORE_DPHY_OUT13 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__SDMA_DBG_EVT_CHN_6 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__GPIO_3_11 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__TPSMP_HDATA_25 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA11__SRC_BT_CFG_11 = (((iomux_v3_cfg_t)(0x0140) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0454) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__WEIM_WEIM_DA_A_12 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__IPU1_DI1_PIN3 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__IPU2_CSI1_VSYNC = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_DA12__MIPI_CORE_DPHY_OUT14 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__SDMA_DEBUG_EVT_CHN_3 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__GPIO_3_12 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__TPSMP_HDATA_26 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA12__SRC_BT_CFG_12 = (((iomux_v3_cfg_t)(0x0144) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0458) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__WEIM_WEIM_DA_A_13 = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__IPU1_DI1_D0_CS = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__CCM_DI1_EXT_CLK = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07EC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_EIM_DA13__MIPI_CORE_DPHY_OUT15 = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__SDMA_DEBUG_EVT_CHN_4 = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__GPIO_3_13 = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__TPSMP_HDATA_27 = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA13__SRC_BT_CFG_13 = (((iomux_v3_cfg_t)(0x0148) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x045C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__WEIM_WEIM_DA_A_14 = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__IPU1_DI1_D1_CS = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__CCM_DI0_EXT_CLK = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__MIPI_CORE_DPHY_OUT16 = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__SDMA_DEBUG_EVT_CHN_5 = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__GPIO_3_14 = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__TPSMP_HDATA_28 = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA14__SRC_BT_CFG_14 = (((iomux_v3_cfg_t)(0x014C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0460) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__WEIM_WEIM_DA_A_15 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__IPU1_DI1_PIN1 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__IPU1_DI1_PIN4 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__MIPI_CORE_DPHY_OUT17 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__GPIO_3_15 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__TPSMP_HDATA_29 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_DA15__SRC_BT_CFG_15 = (((iomux_v3_cfg_t)(0x0150) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0464) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_WAIT__WEIM_WEIM_WAIT = (((iomux_v3_cfg_t)(0x0154) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0468) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_WAIT__WEIM_WEIM_DTACK_B = (((iomux_v3_cfg_t)(0x0154) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0468) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_WAIT__GPIO_5_0 = (((iomux_v3_cfg_t)(0x0154) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0468) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_WAIT__TPSMP_HDATA_30 = (((iomux_v3_cfg_t)(0x0154) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0468) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_WAIT__SRC_BT_CFG_25 = (((iomux_v3_cfg_t)(0x0154) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0468) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_BCLK__WEIM_WEIM_BCLK = (((iomux_v3_cfg_t)(0x0158) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x046C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_BCLK__IPU1_DI1_PIN16 = (((iomux_v3_cfg_t)(0x0158) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x046C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_BCLK__GPIO_6_31 = (((iomux_v3_cfg_t)(0x0158) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x046C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_EIM_BCLK__TPSMP_HDATA_31 = (((iomux_v3_cfg_t)(0x0158) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x046C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK = (((iomux_v3_cfg_t)(0x015C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0470) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_DISP_CLK__IPU2_DI0_DISP_CLK = (((iomux_v3_cfg_t)(0x015C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0470) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_DISP_CLK__MIPI_CR_DPY_OT28 = (((iomux_v3_cfg_t)(0x015C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0470) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_DISP_CLK__SDMA_DBG_CR_STA0 = (((iomux_v3_cfg_t)(0x015C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0470) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_DISP_CLK__GPIO_4_16 = (((iomux_v3_cfg_t)(0x015C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0470) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_DISP_CLK__MMDC_DEBUG_0 = (((iomux_v3_cfg_t)(0x015C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0470) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__IPU1_DI0_PIN15 = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__IPU2_DI0_PIN15 = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__AUDMUX_AUD6_TXC = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__MIPI_CR_DPHY_OUT_29 = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__SDMA_DBG_CORE_STA_1 = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__GPIO_4_17 = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN15__MMDC_MMDC_DEBUG_1 = (((iomux_v3_cfg_t)(0x0160) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0474) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__IPU1_DI0_PIN2 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__IPU2_DI0_PIN2 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__AUDMUX_AUD6_TXD = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__MIPI_CR_DPHY_OUT_30 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__SDMA_DBG_CORE_STA_2 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__GPIO_4_18 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__MMDC_DEBUG_2 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN2__PL301_PER1_HADDR_9 = (((iomux_v3_cfg_t)(0x0164) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0478) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__IPU1_DI0_PIN3 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__IPU2_DI0_PIN3 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__AUDMUX_AUD6_TXFS = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__MIPI_CORE_DPHY_OUT31 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__SDMA_DBG_CORE_STA_3 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__GPIO_4_19 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__MMDC_MMDC_DEBUG_3 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN3__PL301_PER1_HADDR_10 = (((iomux_v3_cfg_t)(0x0168) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x047C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__IPU1_DI0_PIN4 = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__IPU2_DI0_PIN4 = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__AUDMUX_AUD6_RXD = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__USDHC1_WP = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x094C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__SDMA_DEBUG_YIELD = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__GPIO_4_20 = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__MMDC_MMDC_DEBUG_4 = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DI0_PIN4__PL301_PER1_HADDR_11 = (((iomux_v3_cfg_t)(0x016C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0480) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0 = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__IPU2_DISP0_DAT_0 = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__ECSPI3_SCLK = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__USDHC1_USDHC_DBG_0 = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__SDMA_DBG_CORE_RUN = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__GPIO_4_21 = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT0__MMDC_MMDC_DEBUG_5 = (((iomux_v3_cfg_t)(0x0170) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0484) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1 = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__IPU2_DISP0_DAT_1 = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__ECSPI3_MOSI = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__USDHC1_USDHC_DBG_1 = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__SDMA_DBG_EVT_CHNSL = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__GPIO_4_22 = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__MMDC_DEBUG_6 = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT1__PL301_PER1_HADR_12 = (((iomux_v3_cfg_t)(0x0174) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0488) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2 = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__IPU2_DISP0_DAT_2 = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__ECSPI3_MISO = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__USDHC1_USDHC_DBG_2 = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__SDMA_DEBUG_MODE = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__GPIO_4_23 = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__MMDC_DEBUG_7 = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT2__PL301_PER1_HADR_13 = (((iomux_v3_cfg_t)(0x0178) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x048C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__IPU2_DISP0_DAT_3 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__ECSPI3_SS0 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__USDHC1_USDHC_DBG_3 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__SDMA_DBG_BUS_ERROR = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__GPIO_4_24 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__MMDC_MMDC_DBG_8 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT3__PL301_PER1_HADR_14 = (((iomux_v3_cfg_t)(0x017C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0490) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__IPU2_DISP0_DAT_4 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__ECSPI3_SS1 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__USDHC1_USDHC_DBG_4 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__SDMA_DEBUG_BUS_RWB = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__GPIO_4_25 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__MMDC_MMDC_DEBUG_9 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT4__PL301_PER1_HADR_15 = (((iomux_v3_cfg_t)(0x0180) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0494) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5 = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__IPU2_DISP0_DAT_5 = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__ECSPI3_SS2 = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__AUDMUX_AUD6_RXFS = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__SDMA_DBG_MCH_DMBUS = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__GPIO_4_26 = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__MMDC_DEBUG_10 = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT5__PL301_PER1_HADR_16 = (((iomux_v3_cfg_t)(0x0184) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0498) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6 = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__IPU2_DISP0_DAT_6 = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__ECSPI3_SS3 = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__AUDMUX_AUD6_RXC = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__SDMA_DBG_RTBUF_WRT = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__GPIO_4_27 = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__MMDC_DEBUG_11 = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT6__PL301_PER1_HADR_17 = (((iomux_v3_cfg_t)(0x0188) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x049C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__IPU2_DISP0_DAT_7 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__ECSPI3_RDY = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__USDHC1_USDHC_DBG_5 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__SDMA_DBG_EVT_CHN_0 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__GPIO_4_28 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__MMDC_DEBUG_12 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT7__PL301_PER1_HADR_18 = (((iomux_v3_cfg_t)(0x018C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8 = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__IPU2_DISP0_DAT_8 = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__PWM1_PWMO = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__WDOG1_WDOG_B = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__SDMA_DBG_EVT_CHN_1 = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__GPIO_4_29 = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__MMDC_DEBUG_13 = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT8__PL301_PER1_HADR_19 = (((iomux_v3_cfg_t)(0x0190) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9 = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__IPU2_DISP0_DAT_9 = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__PWM2_PWMO = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__WDOG2_WDOG_B = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__SDMA_DBG_EVT_CHN_2 = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__GPIO_4_30 = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__MMDC_DEBUG_14 = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT9__PL301_PER1_HADR_20 = (((iomux_v3_cfg_t)(0x0194) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__IPU2_DISP0_DAT_10 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__USDHC1_DBG_6 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__SDMA_DBG_EVT_CHN3 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__GPIO_4_31 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__MMDC_DEBUG_15 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT10__PL301_PER1_HADR21 = (((iomux_v3_cfg_t)(0x0198) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__IPU2_DISP0_DAT_11 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__USDHC1_USDHC_DBG7 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__SDMA_DBG_EVT_CHN4 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__GPIO_5_5 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__MMDC_DEBUG_16 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT11__PL301_PER1_HADR22 = (((iomux_v3_cfg_t)(0x019C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12 = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__IPU2_DISP0_DAT_12 = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__SDMA_DBG_EVT_CHN5 = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__GPIO_5_6 = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__MMDC_DEBUG_17 = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT12__PL301_PER1_HADR23 = (((iomux_v3_cfg_t)(0x01A0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13 = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT13__IPU2_DISP0_DAT_13 = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT13__AUDMUX_AUD5_RXFS = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07D8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT13__SDMA_DBG_EVT_CHN0 = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT13__GPIO_5_7 = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT13__MMDC_DEBUG_18 = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT13__PL301_PER1_HADR24 = (((iomux_v3_cfg_t)(0x01A4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14 = (((iomux_v3_cfg_t)(0x01A8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04BC) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT14__IPU2_DISP0_DAT_14 = (((iomux_v3_cfg_t)(0x01A8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT14__AUDMUX_AUD5_RXC = (((iomux_v3_cfg_t)(0x01A8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07D4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT14__SDMA_DBG_EVT_CHN1 = (((iomux_v3_cfg_t)(0x01A8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT14__GPIO_5_8 = (((iomux_v3_cfg_t)(0x01A8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT14__MMDC_DEBUG_19 = (((iomux_v3_cfg_t)(0x01A8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT15__IPU2_DISP0_DAT_15 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT15__ECSPI1_SS1 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0804) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT15__ECSPI2_SS1 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0820) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT15__SDMA_DBG_EVT_CHN2 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT15__GPIO_5_9 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT15__MMDC_DEBUG_20 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT15__PL301_PER1_HADR25 = (((iomux_v3_cfg_t)(0x01AC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16 = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__IPU2_DISP0_DAT_16 = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__ECSPI2_MOSI = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0818) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT16__AUDMUX_AUD5_TXC = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07DC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__SDMA_EXT_EVENT_0 = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x090C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__GPIO_5_10 = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__MMDC_DEBUG_21 = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT16__PL301_PER1_HADR26 = (((iomux_v3_cfg_t)(0x01B0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17 = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__IPU2_DISP0_DAT_17 = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__ECSPI2_MISO = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0814) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT17__AUDMUX_AUD5_TXD = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07D0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__SDMA_EXT_EVENT_1 = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0910) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__GPIO_5_11 = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__MMDC_DEBUG_22 = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT17__PL301_PER1_HADR27 = (((iomux_v3_cfg_t)(0x01B4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18 = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__IPU2_DISP0_DAT_18 = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__ECSPI2_SS0 = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x081C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT18__AUDMUX_AUD5_TXFS = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__AUDMUX_AUD4_RXFS = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07C0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__GPIO_5_12 = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__MMDC_DEBUG_23 = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT18__WEIM_WEIM_CS_2 = (((iomux_v3_cfg_t)(0x01B8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19 = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__IPU2_DISP0_DAT_19 = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__ECSPI2_SCLK = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0810) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT19__AUDMUX_AUD5_RXD = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07CC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__AUDMUX_AUD4_RXC = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07BC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__GPIO_5_13 = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__MMDC_DEBUG_24 = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT19__WEIM_WEIM_CS_3 = (((iomux_v3_cfg_t)(0x01BC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20 = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__IPU2_DISP0_DAT_20 = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__ECSPI1_SCLK = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT20__AUDMUX_AUD4_TXC = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07C4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__SDMA_DBG_EVT_CHN7 = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__GPIO_5_14 = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__MMDC_DEBUG_25 = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT20__PL301_PER1_HADR28 = (((iomux_v3_cfg_t)(0x01C0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21 = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT21__IPU2_DISP0_DAT_21 = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT21__ECSPI1_MOSI = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07FC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT21__AUDMUX_AUD4_TXD = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT21__SDMA_DBG_BUS_DEV0 = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT21__GPIO_5_15 = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT21__MMDC_DEBUG_26 = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT21__PL301_PER1_HADR29 = (((iomux_v3_cfg_t)(0x01C4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22 = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT22__IPU2_DISP0_DAT_22 = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT22__ECSPI1_MISO = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT22__AUDMUX_AUD4_TXFS = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07C8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT22__SDMA_DBG_BUS_DEV1 = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT22__GPIO_5_16 = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT22__MMDC_DEBUG_27 = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT22__PL301_PER1_HADR30 = (((iomux_v3_cfg_t)(0x01C8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)((2 << 3)) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT23__IPU2_DISP0_DAT_23 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT23__ECSPI1_SS0 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0800) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT23__AUDMUX_AUD4_RXD = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_DISP0_DAT23__SDMA_DBG_BUS_DEV2 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT23__GPIO_5_17 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT23__MMDC_DEBUG_28 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DISP0_DAT23__PL301_PER1_HADR31 = (((iomux_v3_cfg_t)(0x01CC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__RESERVED_RESERVED = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__ENET_MDIO = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0840) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__ESAI1_SCKR = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x086C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__SDMA_DEBUG_BUS_DEV3 = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__ENET_1588_EVT1_OUT = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__GPIO_1_22 = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDIO__SPDIF_PLOCK = (((iomux_v3_cfg_t)(0x01D0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__RESERVED_RSRVED = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__ESAI1_FSR = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x085C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__SDMA_DBGBUS_DEV4 = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__GPIO_1_23 = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__SPDIF_SRCLK = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_REF_CLK__USBPHY1_RX_SQH = (((iomux_v3_cfg_t)(0x01D4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RX_ER__ENET_RX_ER = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RX_ER__ESAI1_HCKR = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0864) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RX_ER__SPDIF_IN1 = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0914) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_ENET_RX_ER__ENET_1588_EVT2_OUT = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RX_ER__GPIO_1_24 = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RX_ER__PHY_TDI = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RX_ER__USBPHY1_RX_HS_RXD = (((iomux_v3_cfg_t)(0x01D8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_CRS_DV__RESERVED_RSRVED = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_CRS_DV__ENET_RX_EN = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0858) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_ENET_CRS_DV__ESAI1_SCKT = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0870) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_CRS_DV__SPDIF_EXTCLK = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0918) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_ENET_CRS_DV__GPIO_1_25 = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_CRS_DV__PHY_TDO = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_CRS_DV__USBPHY1_RX_FS_RXD = (((iomux_v3_cfg_t)(0x01DC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD1__MLB_MLBSIG = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0908) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD1__ENET_RDATA_1 = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x084C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_ENET_RXD1__ESAI1_FST = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0860) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD1__ENET_1588_EVT3_OUT = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD1__GPIO_1_26 = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD1__PHY_TCK = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD1__USBPHY1_RX_DISCON = (((iomux_v3_cfg_t)(0x01E0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD0__OSC32K_32K_OUT = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD0__ENET_RDATA_0 = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0848) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_ENET_RXD0__ESAI1_HCKT = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0868) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD0__SPDIF_OUT1 = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD0__GPIO_1_27 = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD0__PHY_TMS = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_RXD0__USBPHY1_PLL_CK20DIV = (((iomux_v3_cfg_t)(0x01E4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TX_EN__RESERVED_RSRVED = (((iomux_v3_cfg_t)(0x01E8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x04FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TX_EN__ENET_TX_EN = (((iomux_v3_cfg_t)(0x01E8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x04FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TX_EN__ESAI1_TX3_RX2 = (((iomux_v3_cfg_t)(0x01E8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x04FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0880) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TX_EN__GPIO_1_28 = (((iomux_v3_cfg_t)(0x01E8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x04FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TX_EN__SATA_PHY_TDI = (((iomux_v3_cfg_t)(0x01E8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x04FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TX_EN__USBPHY2_RX_SQH = (((iomux_v3_cfg_t)(0x01E8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x04FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__MLB_MLBCLK = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0900) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__ENET_TDATA_1 = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__ESAI1_TX2_RX3 = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x087C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__ENET_1588_EVENT0_IN = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__GPIO_1_29 = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__SATA_PHY_TDO = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD1__USBPHY2_RX_HS_RXD = (((iomux_v3_cfg_t)(0x01EC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0500) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD0__RESERVED_RSRVED = (((iomux_v3_cfg_t)(0x01F0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0504) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD0__ENET_TDATA_0 = (((iomux_v3_cfg_t)(0x01F0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0504) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD0__ESAI1_TX4_RX1 = (((iomux_v3_cfg_t)(0x01F0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0504) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0884) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD0__GPIO_1_30 = (((iomux_v3_cfg_t)(0x01F0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0504) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD0__SATA_PHY_TCK = (((iomux_v3_cfg_t)(0x01F0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0504) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_TXD0__USBPHY2_RX_FS_RXD = (((iomux_v3_cfg_t)(0x01F0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0504) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__MLB_MLBDAT = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0904) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__ENET_MDC = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__ESAI1_TX5_RX0 = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0888) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__ENET_1588_EVENT1_IN = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__GPIO_1_31 = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__SATA_PHY_TMS = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_ENET_MDC__USBPHY2_RX_DISCON = (((iomux_v3_cfg_t)(0x01F4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0508) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D40__MMDC_DRAM_D_40 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D41__MMDC_DRAM_D_41 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D42__MMDC_DRAM_D_42 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D43__MMDC_DRAM_D_43 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D44__MMDC_DRAM_D_44 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D45__MMDC_DRAM_D_45 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D46__MMDC_DRAM_D_46 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D47__MMDC_DRAM_D_47 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS5__MMDC_DRAM_SDQS_5 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x050C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM5__MMDC_DRAM_DQM_5 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0510) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D32__MMDC_DRAM_D_32 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D33__MMDC_DRAM_D_33 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D34__MMDC_DRAM_D_34 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D35__MMDC_DRAM_D_35 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D36__MMDC_DRAM_D_36 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D37__MMDC_DRAM_D_37 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D38__MMDC_DRAM_D_38 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D39__MMDC_DRAM_D_39 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM4__MMDC_DRAM_DQM_4 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0514) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS4__MMDC_DRAM_SDQS_4 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0518) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D24__MMDC_DRAM_D_24 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D25__MMDC_DRAM_D_25 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D26__MMDC_DRAM_D_26 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D27__MMDC_DRAM_D_27 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D28__MMDC_DRAM_D_28 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D29__MMDC_DRAM_D_29 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS3__MMDC_DRAM_SDQS_3 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x051C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D30__MMDC_DRAM_D_30 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D31__MMDC_DRAM_D_31 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM3__MMDC_DRAM_DQM_3 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0520) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D16__MMDC_DRAM_D_16 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D17__MMDC_DRAM_D_17 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D18__MMDC_DRAM_D_18 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D19__MMDC_DRAM_D_19 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D20__MMDC_DRAM_D_20 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D21__MMDC_DRAM_D_21 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D22__MMDC_DRAM_D_22 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS2__MMDC_DRAM_SDQS_2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0524) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D23__MMDC_DRAM_D_23 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM2__MMDC_DRAM_DQM_2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0528) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A0__MMDC_DRAM_A_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x052C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A1__MMDC_DRAM_A_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0530) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A2__MMDC_DRAM_A_2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0534) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A3__MMDC_DRAM_A_3 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0538) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A4__MMDC_DRAM_A_4 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x053C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A5__MMDC_DRAM_A_5 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0540) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A6__MMDC_DRAM_A_6 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0544) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A7__MMDC_DRAM_A_7 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0548) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A8__MMDC_DRAM_A_8 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x054C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A9__MMDC_DRAM_A_9 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0550) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A10__MMDC_DRAM_A_10 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0554) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A11__MMDC_DRAM_A_11 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0558) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A12__MMDC_DRAM_A_12 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x055C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A13__MMDC_DRAM_A_13 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0560) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A14__MMDC_DRAM_A_14 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0564) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_A15__MMDC_DRAM_A_15 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0568) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_CAS__MMDC_DRAM_CAS = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x056C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_CS0__MMDC_DRAM_CS_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0570) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_CS1__MMDC_DRAM_CS_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0574) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_RAS__MMDC_DRAM_RAS = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0578) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_RESET__MMDC_DRAM_RESET = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x057C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDBA0__MMDC_DRAM_SDBA_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0580) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDBA1__MMDC_DRAM_SDBA_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0584) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDCLK_0__MMDC_DRAM_SDCLK0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0588) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDBA2__MMDC_DRAM_SDBA_2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x058C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDCKE0__MMDC_DRAM_SDCKE_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0590) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDCLK_1__MMDC_DRAM_SDCLK1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0594) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDCKE1__MMDC_DRAM_SDCKE_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0598) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDODT0__MMDC_DRAM_ODT_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x059C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDODT1__MMDC_DRAM_ODT_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDWE__MMDC_DRAM_SDWE = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D0__MMDC_DRAM_D_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D1__MMDC_DRAM_D_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D2__MMDC_DRAM_D_2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D3__MMDC_DRAM_D_3 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D4__MMDC_DRAM_D_4 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D5__MMDC_DRAM_D_5 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS0__MMDC_DRAM_SDQS_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D6__MMDC_DRAM_D_6 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D7__MMDC_DRAM_D_7 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM0__MMDC_DRAM_DQM_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D8__MMDC_DRAM_D_8 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D9__MMDC_DRAM_D_9 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D10__MMDC_DRAM_D_10 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D11__MMDC_DRAM_D_11 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D12__MMDC_DRAM_D_12 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D13__MMDC_DRAM_D_13 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D14__MMDC_DRAM_D_14 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS1__MMDC_DRAM_SDQS_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D15__MMDC_DRAM_D_15 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM1__MMDC_DRAM_DQM_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D48__MMDC_DRAM_D_48 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D49__MMDC_DRAM_D_49 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D50__MMDC_DRAM_D_50 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D51__MMDC_DRAM_D_51 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D52__MMDC_DRAM_D_52 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D53__MMDC_DRAM_D_53 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D54__MMDC_DRAM_D_54 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D55__MMDC_DRAM_D_55 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS6__MMDC_DRAM_SDQS_6 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM6__MMDC_DRAM_DQM_6 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D56__MMDC_DRAM_D_56 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_SDQS7__MMDC_DRAM_SDQS_7 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D57__MMDC_DRAM_D_57 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D58__MMDC_DRAM_D_58 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D59__MMDC_DRAM_D_59 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D60__MMDC_DRAM_D_60 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_DQM7__MMDC_DRAM_DQM_7 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D61__MMDC_DRAM_D_61 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D62__MMDC_DRAM_D_62 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_DRAM_D63__MMDC_DRAM_D_63 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL0__ECSPI1_SCLK = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F4) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_KEY_COL0__ENET_RDATA_3 = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0854) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL0__AUDMUX_AUD5_TXC = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07DC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL0__KPP_COL_0 = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL0__UART4_TXD = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL0__UART4_TXD_RXD = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0938) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL0__GPIO_4_6 = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL0__DCIC1_DCIC_OUT = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL0__SRC_ANY_PU_RST = (((iomux_v3_cfg_t)(0x01F8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW0__ECSPI1_MOSI = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07FC) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_KEY_ROW0__ENET_TDATA_3 = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW0__AUDMUX_AUD5_TXD = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07D0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW0__KPP_ROW_0 = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW0__UART4_RXD = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0938) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW0__GPIO_4_7 = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW0__DCIC2_DCIC_OUT = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW0__PL301_PER1_HADR_0 = (((iomux_v3_cfg_t)(0x01FC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL1__ECSPI1_MISO = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F8) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_KEY_COL1__ENET_MDIO = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0840) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL1__AUDMUX_AUD5_TXFS = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL1__KPP_COL_1 = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL1__UART5_TXD = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL1__UART5_TXD_RXD = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0940) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL1__GPIO_4_8 = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL1__USDHC1_VSELECT = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL1__PL301MX_PER1_HADR_1 = (((iomux_v3_cfg_t)(0x0200) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW1__ECSPI1_SS0 = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0800) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_KEY_ROW1__ENET_COL = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW1__AUDMUX_AUD5_RXD = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07CC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW1__KPP_ROW_1 = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW1__UART5_RXD = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0940) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW1__GPIO_4_9 = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW1__USDHC2_VSELECT = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW1__PL301_PER1_HADDR_2 = (((iomux_v3_cfg_t)(0x0204) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL2__ECSPI1_SS1 = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0804) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_KEY_COL2__ENET_RDATA_2 = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0850) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL2__CAN1_TXCAN = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL2__KPP_COL_2 = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL2__ENET_MDC = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL2__GPIO_4_10 = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL2__USBOH3_H1_PWRCTL_WKP = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL2__PL301_PER1_HADDR_3 = (((iomux_v3_cfg_t)(0x0208) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW2__ECSPI1_SS2 = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0808) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW2__ENET_TDATA_2 = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW2__CAN1_RXCAN = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW2__KPP_ROW_2 = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW2__USDHC2_VSELECT = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW2__GPIO_4_11 = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW2__HDMI_TX_CEC_LINE = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x088C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW2__PL301_PER1_HADR_4 = (((iomux_v3_cfg_t)(0x020C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL3__ECSPI1_SS3 = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x080C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL3__ENET_CRS = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL3__HDMI_TX_DDC_SCL = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0890) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL3__KPP_COL_3 = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL3__I2C2_SCL = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(20) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL3__GPIO_4_12 = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL3__SPDIF_IN1 = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0914) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_KEY_COL3__PL301_PER1_HADR_5 = (((iomux_v3_cfg_t)(0x0210) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW3__OSC32K_32K_OUT = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW3__ASRC_ASRC_EXT_CLK = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B0) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW3__HDMI_TX_DDC_SDA = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0894) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW3__KPP_ROW_3 = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW3__I2C2_SDA = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(20) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW3__GPIO_4_13 = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW3__USDHC1_VSELECT = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW3__PL301_PER1_HADR_6 = (((iomux_v3_cfg_t)(0x0214) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__CAN2_TXCAN = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__IPU1_SISG_4 = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__USBOH3_USBOTG_OC = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0944) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_COL4__KPP_COL_4 = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__UART5_CTS = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__UART5_RTS = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x093C) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__GPIO_4_14 = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__MMDC_DEBUG_49 = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_COL4__PL301_PER1_HADDR_7 = (((iomux_v3_cfg_t)(0x0218) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__CAN2_RXCAN = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__IPU1_SISG_5 = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__USBOH3_USBOTG_PWR = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__KPP_ROW_4 = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__UART5_CTS = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x093C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_KEY_ROW4__GPIO_4_15 = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__MMDC_DEBUG_50 = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_KEY_ROW4__PL301_PER1_HADR_8 = (((iomux_v3_cfg_t)(0x021C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_0__CCM_CLKO = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_0__KPP_COL_5 = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E8) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_0__ASRC_ASRC_EXT_CLK = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_0__EPIT1_EPITO = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_0__GPIO_1_0 = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_0__USBOH3_USBH1_PWR = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_0__SNVS_HP_WRAP_SNVS_VIO5 = (((iomux_v3_cfg_t)(0x0220) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_1__ESAI1_SCKR = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x086C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_1__WDOG2_WDOG_B = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_1__KPP_ROW_5 = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F4) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_1__PWM2_PWMO = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_1__GPIO_1_1 = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_1__USDHC1_CD = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_1__SRC_TESTER_ACK = (((iomux_v3_cfg_t)(0x0224) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_9__ESAI1_FSR = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x085C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_9__WDOG1_WDOG_B = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_9__KPP_COL_6 = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08EC) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_9__CCM_REF_EN_B = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_9__PWM1_PWMO = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_9__GPIO_1_9 = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_9__USDHC1_WP = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x094C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_9__SRC_EARLY_RST = (((iomux_v3_cfg_t)(0x0228) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_3__ESAI1_HCKR = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0864) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_3__OBSERVE_MUX_INT_OUT0 = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_3__I2C3_SCL = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(18) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_3__ANATOP_24M_OUT = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_3__CCM_CLKO2 = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_3__GPIO_1_3 = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_3__USBOH3_USBH1_OC = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0948) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_3__MLB_MLBCLK = (((iomux_v3_cfg_t)(0x022C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x05FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0900) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_6__ESAI1_SCKT = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0870) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_6__OBSERVE_MUX_INT_OUT1 = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_6__I2C3_SDA = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(18) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08AC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_6__CCM_CCM_OUT_0 = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_6__CSU_CSU_INT_DEB = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_6__GPIO_1_6 = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_6__USDHC2_LCTL = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_6__MLB_MLBSIG = (((iomux_v3_cfg_t)(0x0230) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0600) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0908) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_2__ESAI1_FST = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0860) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_2__OBSERVE_MUX_INT_OUT2 = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_2__KPP_ROW_6 = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_2__CCM_CCM_OUT_1 = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_2__CSU_CSU_ALARM_AUT_0 = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_2__GPIO_1_2 = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_2__USDHC2_WP = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_2__MLB_MLBDAT = (((iomux_v3_cfg_t)(0x0234) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0604) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0904) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_4__ESAI1_HCKT = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0868) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_4__OBSERVE_MUX_INT_OUT3 = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_4__KPP_COL_7 = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_4__CCM_CCM_OUT_2 = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_4__CSU_CSU_ALARM_AUT_1 = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_4__GPIO_1_4 = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_4__USDHC2_CD = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_4__OCOTP_CRL_WRAR_FUSE_LA = (((iomux_v3_cfg_t)(0x0238) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0608) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_5__ESAI1_TX2_RX3 = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x087C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_5__OBSERVE_MUX_INT_OUT4 = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_5__KPP_ROW_7 = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08FC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_5__CCM_CLKO = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_5__CSU_CSU_ALARM_AUT_2 = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_5__GPIO_1_5 = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_5__I2C3_SCL = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08A8) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_GPIO_5__CHEETAH_EVENTI = (((iomux_v3_cfg_t)(0x023C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x060C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__ESAI1_TX4_RX1 = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0884) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_7__ECSPI5_RDY = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__EPIT1_EPITO = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__CAN1_TXCAN = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__UART2_TXD = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__UART2_TXD_RXD = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_GPIO_7__GPIO_1_7 = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__SPDIF_PLOCK = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_7__USBOH3_OTGUSB_HST_MODE = (((iomux_v3_cfg_t)(0x0240) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0610) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_8__ESAI1_TX5_RX0 = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0888) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_8__ANATOP_ANATOP_32K_OUT = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_8__EPIT2_EPITO = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_8__CAN1_RXCAN = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_8__UART2_RXD = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_GPIO_8__GPIO_1_8 = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_8__SPDIF_SRCLK = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_8__USBOH3_OTG_PWRCTL_WAK = (((iomux_v3_cfg_t)(0x0244) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0614) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_16__ESAI1_TX3_RX2 = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0880) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_16__ENET_1588_EVENT2_IN = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_16__ENET_ETHERNET_REF_OUT = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x083C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_16__USDHC1_LCTL = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_16__SPDIF_IN1 = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0914) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_GPIO_16__GPIO_7_11 = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_16__I2C3_SDA = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(22) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08AC) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_GPIO_16__SJC_DE_B = (((iomux_v3_cfg_t)(0x0248) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0618) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_17__ESAI1_TX0 = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0874) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_17__ENET_1588_EVENT3_IN = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_17__CCM_PMIC_RDY = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_17__SDMA_SDMA_EXT_EVENT_0 = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x090C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_17__SPDIF_OUT1 = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_17__GPIO_7_12 = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_17__SJC_JTAG_ACT = (((iomux_v3_cfg_t)(0x024C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x061C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_18__ESAI1_TX1 = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0878) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_18__ENET_RX_CLK = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0844) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_18__USDHC3_VSELECT = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_18__SDMA_SDMA_EXT_EVENT_1 = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0910) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_18__ASRC_ASRC_EXT_CLK = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07B0) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_GPIO_18__GPIO_7_13 = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_18__SNVS_HP_WRA_SNVS_VIO5 = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_18__SRC_SYSTEM_RST = (((iomux_v3_cfg_t)(0x0250) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0620) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__KPP_COL_5 = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_GPIO_19__ENET_1588_EVENT0_OUT = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__SPDIF_OUT1 = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__CCM_CLKO = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__ECSPI1_RDY = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__GPIO_4_5 = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__ENET_TX_ER = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_GPIO_19__SRC_INT_BOOT = (((iomux_v3_cfg_t)(0x0254) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0624) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK = (((iomux_v3_cfg_t)(0x0258) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0628) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_PIXCLK__PCIE_CTRL_MUX_12 = (((iomux_v3_cfg_t)(0x0258) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0628) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_PIXCLK__SDMA_DEBUG_PC_0 = (((iomux_v3_cfg_t)(0x0258) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0628) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_PIXCLK__GPIO_5_18 = (((iomux_v3_cfg_t)(0x0258) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0628) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_PIXCLK___MMDC_DEBUG_29 = (((iomux_v3_cfg_t)(0x0258) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0628) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_PIXCLK__CHEETAH_EVENTO = (((iomux_v3_cfg_t)(0x0258) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0628) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__PCIE_CTRL_MUX_13 = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__CCM_CLKO = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__SDMA_DEBUG_PC_1 = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__GPIO_5_19 = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__MMDC_MMDC_DEBUG_30 = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_MCLK__CHEETAH_TRCTL = (((iomux_v3_cfg_t)(0x025C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x062C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__IPU1_CSI0_DA_EN = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__WEIM_WEIM_D_0 = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__PCIE_CTRL_MUX_14 = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__SDMA_DEBUG_PC_2 = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__GPIO_5_20 = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__MMDC_DEBUG_31 = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DATA_EN__CHEETAH_TRCLK = (((iomux_v3_cfg_t)(0x0260) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0630) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__WEIM_WEIM_D_1 = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__PCIE_CTRL_MUX_15 = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__SDMA_DEBUG_PC_3 = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__GPIO_5_21 = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__MMDC_DEBUG_32 = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_VSYNC__CHEETAH_TRACE_0 = (((iomux_v3_cfg_t)(0x0264) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0634) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT4__IPU1_CSI0_D_4 = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT4__WEIM_WEIM_D_2 = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT4__ECSPI1_SCLK = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F4) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT4__KPP_COL_5 = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E8) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT4__GPIO_5_22 = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT4__MMDC_DEBUG_43 = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT4__CHEETAH_TRACE_1 = (((iomux_v3_cfg_t)(0x0268) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0638) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT5__IPU1_CSI0_D_5 = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT5__WEIM_WEIM_D_3 = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT5__ECSPI1_MOSI = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07FC) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT5__KPP_ROW_5 = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT5__GPIO_5_23 = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT5__MMDC_MMDC_DEBUG_44 = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT5__CHEETAH_TRACE_2 = (((iomux_v3_cfg_t)(0x026C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x063C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT6__IPU1_CSI0_D_6 = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT6__WEIM_WEIM_D_4 = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT6__ECSPI1_MISO = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07F8) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT6__KPP_COL_6 = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08EC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT6__GPIO_5_24 = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT6__MMDC_MMDC_DEBUG_45 = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT6__CHEETAH_TRACE_3 = (((iomux_v3_cfg_t)(0x0270) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0640) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT7__IPU1_CSI0_D_7 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT7__WEIM_WEIM_D_5 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT7__ECSPI1_SS0 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0800) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT7__KPP_ROW_6 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F8) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT7__GPIO_5_25 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT7__MMDC_MMDC_DEBUG_46 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT7__CHEETAH_TRACE_4 = (((iomux_v3_cfg_t)(0x0274) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0644) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT8__IPU1_CSI0_D_8 = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT8__WEIM_WEIM_D_6 = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT8__ECSPI2_SCLK = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0810) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT8__KPP_COL_7 = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F0) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT8__I2C1_SDA = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(20) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x089C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_CSI0_DAT8__GPIO_5_26 = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT8__MMDC_MMDC_DEBUG_47 = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT8__CHEETAH_TRACE_5 = (((iomux_v3_cfg_t)(0x0278) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0648) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT9__IPU1_CSI0_D_9 = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT9__WEIM_WEIM_D_7 = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT9__ECSPI2_MOSI = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0818) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT9__KPP_ROW_7 = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08FC) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT9__I2C1_SCL = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(20) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0898) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_CSI0_DAT9__GPIO_5_27 = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT9__MMDC_MMDC_DEBUG_48 = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT9__CHEETAH_TRACE_6 = (((iomux_v3_cfg_t)(0x027C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x064C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__IPU1_CSI0_D_10 = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__AUDMUX_AUD3_RXC = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__ECSPI2_MISO = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0814) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT10__UART1_TXD = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__UART1_TXD_RXD = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0920) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__SDMA_DEBUG_PC_4 = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__GPIO_5_28 = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__MMDC_MMDC_DEBUG_33 = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT10__CHEETAH_TRACE_7 = (((iomux_v3_cfg_t)(0x0280) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0650) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT11__IPU1_CSI0_D_11 = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT11__AUDMUX_AUD3_RXFS = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT11__ECSPI2_SS0 = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x081C) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT11__UART1_RXD = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0920) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_CSI0_DAT11__SDMA_DEBUG_PC_5 = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT11__GPIO_5_29 = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT11__MMDC_MMDC_DEBUG_34 = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT11__CHEETAH_TRACE_8 = (((iomux_v3_cfg_t)(0x0284) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0654) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__IPU1_CSI0_D_12 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__WEIM_WEIM_D_8 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__PCIE_CTRL_MUX_16 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__UART4_TXD = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__UART4_TXD_RXD = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0938) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT12__SDMA_DEBUG_PC_6 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__GPIO_5_30 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__MMDC_MMDC_DEBUG_35 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT12__CHEETAH_TRACE_9 = (((iomux_v3_cfg_t)(0x0288) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0658) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__IPU1_CSI0_D_13 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__WEIM_WEIM_D_9 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__PCIE_CTRL_MUX_17 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__UART4_RXD = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0938) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT13__SDMA_DEBUG_PC_7 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__GPIO_5_31 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__MMDC_MMDC_DEBUG_36 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT13__CHEETAH_TRACE_10 = (((iomux_v3_cfg_t)(0x028C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x065C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__IPU1_CSI0_D_14 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__WEIM_WEIM_D_10 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__PCIE_CTRL_MUX_18 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__UART5_TXD = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__UART5_TXD_RXD = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0940) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT14__SDMA_DEBUG_PC_8 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__GPIO_6_0 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__MMDC_MMDC_DEBUG_37 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT14__CHEETAH_TRACE_11 = (((iomux_v3_cfg_t)(0x0290) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0660) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__IPU1_CSI0_D_15 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__WEIM_WEIM_D_11 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__PCIE_CTRL_MUX_19 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__UART5_RXD = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0940) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT15__SDMA_DEBUG_PC_9 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__GPIO_6_1 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__MMDC_MMDC_DEBUG_38 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT15__CHEETAH_TRACE_12 = (((iomux_v3_cfg_t)(0x0294) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0664) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__IPU1_CSI0_D_16 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__WEIM_WEIM_D_12 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__PCIE_CTRL_MUX_20 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__UART4_CTS = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__UART4_RTS = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0934) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__SDMA_DEBUG_PC_10 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__GPIO_6_2 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__MMDC_MMDC_DEBUG_39 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT16__CHEETAH_TRACE_13 = (((iomux_v3_cfg_t)(0x0298) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0668) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__IPU1_CSI0_D_17 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__WEIM_WEIM_D_13 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__PCIE_CTRL_MUX_21 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__UART4_CTS = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0934) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_CSI0_DAT17__SDMA_DEBUG_PC_11 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__GPIO_6_3 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__MMDC_MMDC_DEBUG_40 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT17__CHEETAH_TRACE_14 = (((iomux_v3_cfg_t)(0x029C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x066C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__IPU1_CSI0_D_18 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__WEIM_WEIM_D_14 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__PCIE_CTRL_MUX_22 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__UART5_CTS = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__UART5_RTS = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x093C) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_CSI0_DAT18__SDMA_DEBUG_PC_12 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__GPIO_6_4 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__MMDC_MMDC_DEBUG_41 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT18__CHEETAH_TRACE_15 = (((iomux_v3_cfg_t)(0x02A0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0670) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__IPU1_CSI0_D_19 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__WEIM_WEIM_D_15 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__PCIE_CTRL_MUX_23 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__UART5_CTS = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x093C) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_CSI0_DAT19__SDMA_DEBUG_PC_13 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__GPIO_6_5 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__MMDC_MMDC_DEBUG_42 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_CSI0_DAT19__ANATOP_TESTO_9 = (((iomux_v3_cfg_t)(0x02A4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0674) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_JTAG_TMS__SJC_TMS = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0678) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_JTAG_MOD__SJC_MOD = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x067C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_JTAG_TRSTB__SJC_TRSTB = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0680) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_JTAG_TDI__SJC_TDI = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0684) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_JTAG_TCK__SJC_TCK = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0688) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_JTAG_TDO__SJC_TDO = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x068C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS1_TX3_P__LDB_LVDS1_TX3 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS1_TX2_P__LDB_LVDS1_TX2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS1_CLK_P__LDB_LVDS1_CLK = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS1_TX1_P__LDB_LVDS1_TX1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS1_TX0_P__LDB_LVDS1_TX0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_TAMPER__SNVS_LP_WRAP_SNVS_TD1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_PMIC_ON_REQ__SNVS_LPWRAP_WKALM = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_PMIC_STBY_REQ__CCM_PMIC_STBYRQ = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_POR_B__SRC_POR_B = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_BOOT_MODE1__SRC_BOOT_MODE_1 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_RESET_IN_B__SRC_RESET_B = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_BOOT_MODE0__SRC_BOOT_MODE_0 = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_TEST_MODE__TCU_TEST_MODE = (((iomux_v3_cfg_t)(0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__USDHC3_DAT7 = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__UART1_TXD = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__UART1_TXD_RXD = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0920) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD3_DAT7__PCIE_CTRL_MUX_24 = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__USBOH3_UH3_DFD_OUT_0 = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__USBOH3_UH2_DFD_OUT_0 = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__GPIO_6_17 = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__MIPI_CORE_DPHY_IN_12 = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT7__USBPHY2_CLK20DIV = (((iomux_v3_cfg_t)(0x02A8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0690) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__USDHC3_DAT6 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__UART1_RXD = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0920) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_SD3_DAT6__PCIE_CTRL_MUX_25 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__USBOH3_UH3_DFD_OUT_1 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__USBOH3_UH2_DFD_OUT_1 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__GPIO_6_18 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__MIPI_CORE_DPHY_IN_13 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT6__ANATOP_TESTO_10 = (((iomux_v3_cfg_t)(0x02AC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0694) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__USDHC3_DAT5 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__UART2_TXD = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__UART2_TXD_RXD = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(4) << 59)),
 MX6Q_PAD_SD3_DAT5__PCIE_CTRL_MUX_26 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__USBOH3_UH3_DFD_OUT_2 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__USBOH3_UH2_DFD_OUT_2 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__GPIO_7_0 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__MIPI_CORE_DPHY_IN_14 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT5__ANATOP_TESTO_11 = (((iomux_v3_cfg_t)(0x02B0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0698) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__USDHC3_DAT4 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__UART2_RXD = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(5) << 59)),
 MX6Q_PAD_SD3_DAT4__PCIE_CTRL_MUX_27 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__USBOH3_UH3_DFD_OUT_3 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__USBOH3_UH2_DFD_OUT_3 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__GPIO_7_1 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__MIPI_CORE_DPHY_IN_15 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT4__ANATOP_TESTO_12 = (((iomux_v3_cfg_t)(0x02B4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x069C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__USDHC3_CMD = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(16) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__UART2_CTS = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0924) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD3_CMD__CAN1_TXCAN = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__USBOH3_UH3_DFD_OUT_4 = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__USBOH3_UH2_DFD_OUT_4 = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__GPIO_7_2 = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__MIPI_CORE_DPHY_IN_16 = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CMD__ANATOP_TESTO_13 = (((iomux_v3_cfg_t)(0x02B8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06A0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__USDHC3_CLK = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__UART2_CTS = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__UART2_RTS = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0924) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_SD3_CLK__CAN1_RXCAN = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E4) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD3_CLK__USBOH3_UH3_DFD_OUT_5 = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__USBOH3_UH2_DFD_OUT_5 = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__GPIO_7_3 = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__MIPI_CORE_DPHY_IN_17 = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_CLK__ANATOP_TESTO_14 = (((iomux_v3_cfg_t)(0x02BC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06A4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__USDHC3_DAT0 = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__UART1_CTS = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x091C) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD3_DAT0__CAN2_TXCAN = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__USBOH3_UH3_DFD_OUT_6 = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__USBOH3_UH2_DFD_OUT_6 = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__GPIO_7_4 = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__MIPI_CORE_DPHY_IN_18 = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT0__ANATOP_TESTO_15 = (((iomux_v3_cfg_t)(0x02C0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06A8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__USDHC3_DAT1 = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__UART1_CTS = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__UART1_RTS = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x091C) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_SD3_DAT1__CAN2_RXCAN = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07E8) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD3_DAT1__USBOH3_UH3_DFD_OUT_7 = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__USBOH3_UH2_DFD_OUT_7 = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__GPIO_7_5 = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__MIPI_CORE_DPHY_IN_19 = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT1__ANATOP_TESTI_0 = (((iomux_v3_cfg_t)(0x02C4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06AC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__USDHC3_DAT2 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__PCIE_CTRL_MUX_28 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__USBOH3_UH3_DFD_OUT_8 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__USBOH3_UH2_DFD_OUT_8 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__GPIO_7_6 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__MIPI_CORE_DPHY_IN_20 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT2__ANATOP_TESTI_1 = (((iomux_v3_cfg_t)(0x02C8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06B0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__USDHC3_DAT3 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__UART3_CTS = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x092C) << 24)| ((iomux_v3_cfg_t)(4) << 59)),
 MX6Q_PAD_SD3_DAT3__PCIE_CTRL_MUX_29 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__USBOH3_UH3_DFD_OUT_9 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__USBOH3_UH2_DFD_OUT_9 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__GPIO_7_7 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__MIPI_CORE_DPHY_IN_21 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_DAT3__ANATOP_TESTI_2 = (((iomux_v3_cfg_t)(0x02CC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06B4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__USDHC3_RST = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__UART3_CTS = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__UART3_RTS = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x092C) << 24)| ((iomux_v3_cfg_t)(5) << 59)),
 MX6Q_PAD_SD3_RST__PCIE_CTRL_MUX_30 = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__USBOH3_UH3_DFD_OUT_10 = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__USBOH3_UH2_DFD_OUT_10 = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__GPIO_7_8 = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__MIPI_CORE_DPHY_IN_22 = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD3_RST__ANATOP_ANATOP_TESTI_3 = (((iomux_v3_cfg_t)(0x02D0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06B8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__RAWNAND_CLE = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__IPU2_SISG_4 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__PCIE_CTRL_MUX_31 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__USBOH3_UH3_DFD_OT11 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__USBOH3_UH2_DFD_OT11 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__GPIO_6_7 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__MIPI_CORE_DPHY_IN23 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CLE__TPSMP_HTRANS_0 = (((iomux_v3_cfg_t)(0x02D4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06BC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__RAWNAND_ALE = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__USDHC4_RST = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__PCIE_CTRL_MUX_0 = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__USBOH3_UH3_DFD_OT12 = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__USBOH3_UH2_DFD_OT12 = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__GPIO_6_8 = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__MIPI_CR_DPHY_IN_24 = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_ALE__TPSMP_HTRANS_1 = (((iomux_v3_cfg_t)(0x02D8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06C0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__IPU2_SISG_5 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__PCIE_CTRL__MUX_1 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__USBOH3_UH3_DFDOT13 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__USBOH3_UH2_DFDOT13 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__GPIO_6_9 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__MIPI_CR_DPHY_OUT32 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_WP_B__PL301_PER1_HSIZE_0 = (((iomux_v3_cfg_t)(0x02DC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06C4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__RAWNAND_READY0 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__IPU2_DI0_PIN1 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__PCIE_CTRL_MUX_2 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__USBOH3_UH3_DFD_OT14 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__USBOH3_UH2_DFD_OT14 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__GPIO_6_10 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__MIPI_CR_DPHY_OUT_33 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_RB0__PL301_PER1_HSIZE_1 = (((iomux_v3_cfg_t)(0x02E0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06C8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N = (((iomux_v3_cfg_t)(0x02E4) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS0__USBOH3_UH3_DFD_OT15 = (((iomux_v3_cfg_t)(0x02E4) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS0__USBOH3_UH2_DFD_OT15 = (((iomux_v3_cfg_t)(0x02E4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS0__GPIO_6_11 = (((iomux_v3_cfg_t)(0x02E4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS0__PL301_PER1_HSIZE_2 = (((iomux_v3_cfg_t)(0x02E4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06CC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N = (((iomux_v3_cfg_t)(0x02E8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS1__USDHC4_VSELECT = (((iomux_v3_cfg_t)(0x02E8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS1__USDHC3_VSELECT = (((iomux_v3_cfg_t)(0x02E8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS1__PCIE_CTRL_MUX_3 = (((iomux_v3_cfg_t)(0x02E8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS1__GPIO_6_14 = (((iomux_v3_cfg_t)(0x02E8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS1__PL301_PER1_HRDYOUT = (((iomux_v3_cfg_t)(0x02E8) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06D0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS2__RAWNAND_CE2N = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS2__IPU1_SISG_0 = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS2__ESAI1_TX0 = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0874) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_NANDF_CS2__WEIM_WEIM_CRE = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS2__CCM_CLKO2 = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS2__GPIO_6_15 = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS2__IPU2_SISG_0 = (((iomux_v3_cfg_t)(0x02EC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06D4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__IPU1_SISG_1 = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__ESAI1_TX1 = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0878) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_NANDF_CS3__WEIM_WEIM_A_26 = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__PCIE_CTRL_MUX_4 = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__GPIO_6_16 = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__IPU2_SISG_1 = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_CS3__TPSMP_CLK = (((iomux_v3_cfg_t)(0x02F0) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06D8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CMD__USDHC4_CMD = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(16) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CMD__RAWNAND_RDN = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CMD__UART3_TXD = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CMD__UART3_TXD_RXD = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0930) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD4_CMD__PCIE_CTRL_MUX_5 = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CMD__GPIO_7_9 = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CMD__TPSMP_HDATA_DIR = (((iomux_v3_cfg_t)(0x02F4) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06DC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CLK__USDHC4_CLK = (((iomux_v3_cfg_t)(0x02F8) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CLK__RAWNAND_WRN = (((iomux_v3_cfg_t)(0x02F8) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CLK__UART3_RXD = (((iomux_v3_cfg_t)(0x02F8) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0930) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_SD4_CLK__PCIE_CTRL_MUX_6 = (((iomux_v3_cfg_t)(0x02F8) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_CLK__GPIO_7_10 = (((iomux_v3_cfg_t)(0x02F8) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06E0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__RAWNAND_D0 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__USDHC1_DAT4 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__GPU3D_GPU_DBG_OUT_0 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__USBOH3_UH2_DFD_OUT16 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__USBOH3_UH3_DFD_OUT16 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__GPIO_2_0 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__IPU1_IPU_DIAG_BUS_0 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D0__IPU2_IPU_DIAG_BUS_0 = (((iomux_v3_cfg_t)(0x02FC) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06E4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__RAWNAND_D1 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__USDHC1_DAT5 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__GPU3D_GPU_DEBUG_OUT1 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__USBOH3_UH2_DFD_OUT17 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__USBOH3_UH3_DFD_OUT17 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__GPIO_2_1 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__IPU1_IPU_DIAG_BUS_1 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D1__IPU2_IPU_DIAG_BUS_1 = (((iomux_v3_cfg_t)(0x0300) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06E8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__RAWNAND_D2 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__USDHC1_DAT6 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__GPU3D_GPU_DBG_OUT_2 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__USBOH3_UH2_DFD_OUT18 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__USBOH3_UH3_DFD_OUT18 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__GPIO_2_2 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__IPU1_IPU_DIAG_BUS_2 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D2__IPU2_IPU_DIAG_BUS_2 = (((iomux_v3_cfg_t)(0x0304) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06EC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__RAWNAND_D3 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__USDHC1_DAT7 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__GPU3D_GPU_DBG_OUT_3 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__USBOH3_UH2_DFD_OUT19 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__USBOH3_UH3_DFD_OUT19 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__GPIO_2_3 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__IPU1_IPU_DIAG_BUS_3 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D3__IPU2_IPU_DIAG_BUS_3 = (((iomux_v3_cfg_t)(0x0308) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06F0) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__RAWNAND_D4 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__USDHC2_DAT4 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__GPU3D_GPU_DBG_OUT_4 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__USBOH3_UH2_DFD_OUT20 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__USBOH3_UH3_DFD_OUT20 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__GPIO_2_4 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__IPU1_IPU_DIAG_BUS_4 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D4__IPU2_IPU_DIAG_BUS_4 = (((iomux_v3_cfg_t)(0x030C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06F4) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__RAWNAND_D5 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__USDHC2_DAT5 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__GPU3D_GPU_DBG_OUT_5 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__USBOH3_UH2_DFD_OUT21 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__USBOH3_UH3_DFD_OUT21 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__GPIO_2_5 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__IPU1_IPU_DIAG_BUS_5 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D5__IPU2_IPU_DIAG_BUS_5 = (((iomux_v3_cfg_t)(0x0310) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06F8) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__RAWNAND_D6 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__USDHC2_DAT6 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__GPU3D_GPU_DBG_OUT_6 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__USBOH3_UH2_DFD_OUT22 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__USBOH3_UH3_DFD_OUT22 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__GPIO_2_6 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__IPU1_IPU_DIAG_BUS_6 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D6__IPU2_IPU_DIAG_BUS_6 = (((iomux_v3_cfg_t)(0x0314) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x06FC) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__RAWNAND_D7 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__USDHC2_DAT7 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__GPU3D_GPU_DBG_OUT_7 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__USBOH3_UH2_DFD_OUT23 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__USBOH3_UH3_DFD_OUT23 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__GPIO_2_7 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__IPU1_IPU_DIAG_BUS_7 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_NANDF_D7__IPU2_IPU_DIAG_BUS_7 = (((iomux_v3_cfg_t)(0x0318) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0700) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__RAWNAND_D8 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__USDHC4_DAT0 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__RAWNAND_DQS = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__USBOH3_UH2_DFD_OUT24 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__USBOH3_UH3_DFD_OUT24 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__GPIO_2_8 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__IPU1_IPU_DIAG_BUS_8 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT0__IPU2_IPU_DIAG_BUS_8 = (((iomux_v3_cfg_t)(0x031C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0704) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__RAWNAND_D9 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__USDHC4_DAT1 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__PWM3_PWMO = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__USBOH3_UH2_DFD_OUT25 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__USBOH3_UH3_DFD_OUT25 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__GPIO_2_9 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__IPU1_IPU_DIAG_BUS_9 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT1__IPU2_IPU_DIAG_BUS_9 = (((iomux_v3_cfg_t)(0x0320) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0708) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__RAWNAND_D10 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__USDHC4_DAT2 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__PWM4_PWMO = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__USBOH3_UH2_DFD_OUT26 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__USBOH3_UH3_DFD_OUT26 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__GPIO_2_10 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__IPU1_IPU_DIAG_BUS_10 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT2__IPU2_IPU_DIAG_BUS_10 = (((iomux_v3_cfg_t)(0x0324) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x070C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__RAWNAND_D11 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__USDHC4_DAT3 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__USBOH3_UH2_DFD_OUT27 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__USBOH3_UH3_DFD_OUT27 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__GPIO_2_11 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__IPU1_IPU_DIAG_BUS_11 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT3__IPU2_IPU_DIAG_BUS_11 = (((iomux_v3_cfg_t)(0x0328) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0710) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__RAWNAND_D12 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__USDHC4_DAT4 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__UART2_RXD = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(6) << 59)),
 MX6Q_PAD_SD4_DAT4__USBOH3_UH2_DFD_OUT28 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__USBOH3_UH3_DFD_OUT28 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__GPIO_2_12 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__IPU1_IPU_DIAG_BUS_12 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT4__IPU2_IPU_DIAG_BUS_12 = (((iomux_v3_cfg_t)(0x032C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0714) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__RAWNAND_D13 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__USDHC4_DAT5 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__UART2_CTS = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__UART2_RTS = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0924) << 24)| ((iomux_v3_cfg_t)(4) << 59)),
 MX6Q_PAD_SD4_DAT5__USBOH3_UH2_DFD_OUT29 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__USBOH3_UH3_DFD_OUT29 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__GPIO_2_13 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__IPU1_IPU_DIAG_BUS_13 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT5__IPU2_IPU_DIAG_BUS_13 = (((iomux_v3_cfg_t)(0x0330) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0718) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__RAWNAND_D14 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__USDHC4_DAT6 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__UART2_CTS = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0924) << 24)| ((iomux_v3_cfg_t)(5) << 59)),
 MX6Q_PAD_SD4_DAT6__USBOH3_UH2_DFD_OUT30 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__USBOH3_UH3_DFD_OUT30 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__GPIO_2_14 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__IPU1_IPU_DIAG_BUS_14 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT6__IPU2_IPU_DIAG_BUS_14 = (((iomux_v3_cfg_t)(0x0334) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x071C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__RAWNAND_D15 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__USDHC4_DAT7 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__UART2_TXD = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__UART2_TXD_RXD = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0928) << 24)| ((iomux_v3_cfg_t)(7) << 59)),
 MX6Q_PAD_SD4_DAT7__USBOH3_UH2_DFD_OUT31 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__USBOH3_UH3_DFD_OUT31 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__GPIO_2_15 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__IPU1_IPU_DIAG_BUS_15 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD4_DAT7__IPU2_IPU_DIAG_BUS_15 = (((iomux_v3_cfg_t)(0x0338) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0720) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__USDHC1_DAT1 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__ECSPI5_SS0 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0834) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD1_DAT1__PWM3_PWMO = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__GPT_CAPIN2 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__PCIE_CTRL_MUX_7 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__GPIO_1_17 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__HDMI_TX_OPHYDTB_0 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT1__ANATOP_TESTO_8 = (((iomux_v3_cfg_t)(0x033C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0724) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__USDHC1_DAT0 = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__ECSPI5_MISO = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x082C) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD1_DAT0__CAAM_WRAP_RNG_OSCOBS = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__GPT_CAPIN1 = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__PCIE_CTRL_MUX_8 = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__GPIO_1_16 = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__HDMI_TX_OPHYDTB_1 = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT0__ANATOP_TESTO_7 = (((iomux_v3_cfg_t)(0x0340) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0728) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__USDHC1_DAT3 = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__ECSPI5_SS2 = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__GPT_CMPOUT3 = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__PWM1_PWMO = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__WDOG2_WDOG_B = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__GPIO_1_21 = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__WDOG2_WDOG_RST_B_DEB = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT3__ANATOP_TESTO_6 = (((iomux_v3_cfg_t)(0x0344) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x072C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CMD__USDHC1_CMD = (((iomux_v3_cfg_t)(0x0348) << 0) | ((iomux_v3_cfg_t)(16) << 36) | ((iomux_v3_cfg_t)(0x0730) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CMD__ECSPI5_MOSI = (((iomux_v3_cfg_t)(0x0348) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0730) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0830) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CMD__PWM4_PWMO = (((iomux_v3_cfg_t)(0x0348) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0730) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CMD__GPT_CMPOUT1 = (((iomux_v3_cfg_t)(0x0348) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0730) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CMD__GPIO_1_18 = (((iomux_v3_cfg_t)(0x0348) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0730) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CMD__ANATOP_TESTO_5 = (((iomux_v3_cfg_t)(0x0348) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0730) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__USDHC1_DAT2 = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__ECSPI5_SS1 = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0838) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD1_DAT2__GPT_CMPOUT2 = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__PWM2_PWMO = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__WDOG1_WDOG_B = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__GPIO_1_19 = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__WDOG1_WDOG_RST_B_DEB = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_DAT2__ANATOP_TESTO_4 = (((iomux_v3_cfg_t)(0x034C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0734) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__USDHC1_CLK = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__ECSPI5_SCLK = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0828) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__OSC32K_32K_OUT = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__GPT_CLKIN = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__GPIO_1_20 = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__PHY_DTB_0 = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD1_CLK__SATA_PHY_DTB_0 = (((iomux_v3_cfg_t)(0x0350) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0738) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CLK__USDHC2_CLK = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CLK__ECSPI5_SCLK = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0828) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD2_CLK__KPP_COL_5 = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08E8) << 24)| ((iomux_v3_cfg_t)(3) << 59)),
 MX6Q_PAD_SD2_CLK__AUDMUX_AUD4_RXFS = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07C0) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD2_CLK__PCIE_CTRL_MUX_9 = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CLK__GPIO_1_10 = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CLK__PHY_DTB_1 = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CLK__SATA_PHY_DTB_1 = (((iomux_v3_cfg_t)(0x0354) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x073C) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CMD__USDHC2_CMD = (((iomux_v3_cfg_t)(0x0358) << 0) | ((iomux_v3_cfg_t)(16) << 36) | ((iomux_v3_cfg_t)(0x0740) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CMD__ECSPI5_MOSI = (((iomux_v3_cfg_t)(0x0358) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0740) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0830) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD2_CMD__KPP_ROW_5 = (((iomux_v3_cfg_t)(0x0358) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0740) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08F4) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD2_CMD__AUDMUX_AUD4_RXC = (((iomux_v3_cfg_t)(0x0358) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0740) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07BC) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD2_CMD__PCIE_CTRL_MUX_10 = (((iomux_v3_cfg_t)(0x0358) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0740) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_CMD__GPIO_1_11 = (((iomux_v3_cfg_t)(0x0358) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0740) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT3__USDHC2_DAT3 = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(0) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT3__ECSPI5_SS3 = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(1) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT3__KPP_COL_6 = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(2) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x08EC) << 24)| ((iomux_v3_cfg_t)(2) << 59)),
 MX6Q_PAD_SD2_DAT3__AUDMUX_AUD4_TXC = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(3) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x07C4) << 24)| ((iomux_v3_cfg_t)(1) << 59)),
 MX6Q_PAD_SD2_DAT3__PCIE_CTRL_MUX_11 = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(4) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT3__GPIO_1_12 = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(5) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT3__SJC_DONE = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(6) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
 MX6Q_PAD_SD2_DAT3__ANATOP_TESTO_3 = (((iomux_v3_cfg_t)(0x035C) << 0) | ((iomux_v3_cfg_t)(7) << 36) | ((iomux_v3_cfg_t)(0x0744) << 12) | ((iomux_v3_cfg_t)(0) << 41) | ((iomux_v3_cfg_t)(0x0000) << 24)| ((iomux_v3_cfg_t)(0) << 59)),
};
# 38 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/miiphy.h" 1
# 39 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/miiphy.h"
#define _miiphy_h_ 

# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h" 1





#define _LINUX_LIST_H 



#define LIST_POISON1 ((void *) 0x0)
#define LIST_POISON2 ((void *) 0x0)


#define ARCH_HAS_PREFETCH 
static inline void prefetch(const void *x) {;}
# 28 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
struct list_head {
 struct list_head *next, *prev;
};


static inline void INIT_LIST_HEAD(struct list_head *list)
{
 list->next = list;
 list->prev = list;
}







static inline void __list_add(struct list_head *new,
         struct list_head *prev,
         struct list_head *next)
{
 next->prev = new;
 new->next = next;
 new->prev = prev;
 prev->next = new;
}
# 63 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void list_add(struct list_head *new, struct list_head *head)
{
 __list_add(new, head, head->next);
}
# 76 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
 __list_add(new, head->prev, head);
}
# 88 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void __list_del(struct list_head *prev, struct list_head *next)
{
 next->prev = prev;
 prev->next = next;
}







static inline void list_del(struct list_head *entry)
{
 __list_del(entry->prev, entry->next);
 entry->next = ((void *) 0x0);
 entry->prev = ((void *) 0x0);
}
# 114 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void list_replace(struct list_head *old,
    struct list_head *new)
{
 new->next = old->next;
 new->next->prev = new;
 new->prev = old->prev;
 new->prev->next = new;
}

static inline void list_replace_init(struct list_head *old,
     struct list_head *new)
{
 list_replace(old, new);
 INIT_LIST_HEAD(old);
}





static inline void list_del_init(struct list_head *entry)
{
 __list_del(entry->prev, entry->next);
 INIT_LIST_HEAD(entry);
}






static inline void list_move(struct list_head *list, struct list_head *head)
{
 __list_del(list->prev, list->next);
 list_add(list, head);
}






static inline void list_move_tail(struct list_head *list,
      struct list_head *head)
{
 __list_del(list->prev, list->next);
 list_add_tail(list, head);
}






static inline int list_is_last(const struct list_head *list,
    const struct list_head *head)
{
 return list->next == head;
}





static inline int list_empty(const struct list_head *head)
{
 return head->next == head;
}
# 196 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline int list_empty_careful(const struct list_head *head)
{
 struct list_head *next = head->next;
 return (next == head) && (next == head->prev);
}





static inline int list_is_singular(const struct list_head *head)
{
 return !list_empty(head) && (head->next == head->prev);
}

static inline void __list_cut_position(struct list_head *list,
  struct list_head *head, struct list_head *entry)
{
 struct list_head *new_first = entry->next;
 list->next = head->next;
 list->next->prev = list;
 list->prev = entry;
 entry->next = list;
 head->next = new_first;
 new_first->prev = head;
}
# 237 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void list_cut_position(struct list_head *list,
  struct list_head *head, struct list_head *entry)
{
 if (list_empty(head))
  return;
 if (list_is_singular(head) &&
  (head->next != entry && head != entry))
  return;
 if (entry == head)
  INIT_LIST_HEAD(list);
 else
  __list_cut_position(list, head, entry);
}

static inline void __list_splice(const struct list_head *list,
     struct list_head *prev,
     struct list_head *next)
{
 struct list_head *first = list->next;
 struct list_head *last = list->prev;

 first->prev = prev;
 prev->next = first;

 last->next = next;
 next->prev = last;
}






static inline void list_splice(const struct list_head *list,
    struct list_head *head)
{
 if (!list_empty(list))
  __list_splice(list, head, head->next);
}






static inline void list_splice_tail(struct list_head *list,
    struct list_head *head)
{
 if (!list_empty(list))
  __list_splice(list, head->prev, head);
}
# 296 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void list_splice_init(struct list_head *list,
        struct list_head *head)
{
 if (!list_empty(list)) {
  __list_splice(list, head, head->next);
  INIT_LIST_HEAD(list);
 }
}
# 313 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
static inline void list_splice_tail_init(struct list_head *list,
      struct list_head *head)
{
 if (!list_empty(list)) {
  __list_splice(list, head->prev, head);
  INIT_LIST_HEAD(list);
 }
}







#define list_entry(ptr,type,member) container_of(ptr, type, member)
# 339 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_first_entry(ptr,type,member) list_entry((ptr)->next, type, member)







#define list_for_each(pos,head) for (pos = (head)->next; prefetch(pos->next), pos != (head); pos = pos->next)
# 361 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define __list_for_each(pos,head) for (pos = (head)->next; pos != (head); pos = pos->next)







#define list_for_each_prev(pos,head) for (pos = (head)->prev; prefetch(pos->prev), pos != (head); pos = pos->prev)
# 379 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_safe(pos,n,head) for (pos = (head)->next, n = pos->next; pos != (head); pos = n, n = pos->next)
# 389 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_prev_safe(pos,n,head) for (pos = (head)->prev, n = pos->prev; prefetch(pos->prev), pos != (head); pos = n, n = pos->prev)
# 400 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry(pos,head,member) for (pos = list_entry((head)->next, typeof(*pos), member); prefetch(pos->member.next), &pos->member != (head); pos = list_entry(pos->member.next, typeof(*pos), member))
# 411 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_reverse(pos,head,member) for (pos = list_entry((head)->prev, typeof(*pos), member); prefetch(pos->member.prev), &pos->member != (head); pos = list_entry(pos->member.prev, typeof(*pos), member))
# 424 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_prepare_entry(pos,head,member) ((pos) ? : list_entry(head, typeof(*pos), member))
# 436 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_continue(pos,head,member) for (pos = list_entry(pos->member.next, typeof(*pos), member); prefetch(pos->member.next), &pos->member != (head); pos = list_entry(pos->member.next, typeof(*pos), member))
# 450 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_continue_reverse(pos,head,member) for (pos = list_entry(pos->member.prev, typeof(*pos), member); prefetch(pos->member.prev), &pos->member != (head); pos = list_entry(pos->member.prev, typeof(*pos), member))
# 463 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_from(pos,head,member) for (; prefetch(pos->member.next), &pos->member != (head); pos = list_entry(pos->member.next, typeof(*pos), member))
# 474 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_safe(pos,n,head,member) for (pos = list_entry((head)->next, typeof(*pos), member), n = list_entry(pos->member.next, typeof(*pos), member); &pos->member != (head); pos = n, n = list_entry(n->member.next, typeof(*n), member))
# 490 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_safe_continue(pos,n,head,member) for (pos = list_entry(pos->member.next, typeof(*pos), member), n = list_entry(pos->member.next, typeof(*pos), member); &pos->member != (head); pos = n, n = list_entry(n->member.next, typeof(*n), member))
# 506 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_safe_from(pos,n,head,member) for (n = list_entry(pos->member.next, typeof(*pos), member); &pos->member != (head); pos = n, n = list_entry(n->member.next, typeof(*n), member))
# 521 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define list_for_each_entry_safe_reverse(pos,n,head,member) for (pos = list_entry((head)->prev, typeof(*pos), member), n = list_entry(pos->member.prev, typeof(*pos), member); &pos->member != (head); pos = n, n = list_entry(n->member.prev, typeof(*n), member))
# 534 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
struct hlist_head {
 struct hlist_node *first;
};

struct hlist_node {
 struct hlist_node *next, **pprev;
};

#define HLIST_HEAD_INIT { .first = NULL }
#define HLIST_HEAD(name) struct hlist_head name = { .first = NULL }
#define INIT_HLIST_HEAD(ptr) ((ptr)->first = NULL)
static inline void INIT_HLIST_NODE(struct hlist_node *h)
{
 h->next = ((void*)0);
 h->pprev = ((void*)0);
}

static inline int hlist_unhashed(const struct hlist_node *h)
{
 return !h->pprev;
}

static inline int hlist_empty(const struct hlist_head *h)
{
 return !h->first;
}

static inline void __hlist_del(struct hlist_node *n)
{
 struct hlist_node *next = n->next;
 struct hlist_node **pprev = n->pprev;
 *pprev = next;
 if (next)
  next->pprev = pprev;
}

static inline void hlist_del(struct hlist_node *n)
{
 __hlist_del(n);
 n->next = ((void *) 0x0);
 n->pprev = ((void *) 0x0);
}

static inline void hlist_del_init(struct hlist_node *n)
{
 if (!hlist_unhashed(n)) {
  __hlist_del(n);
  INIT_HLIST_NODE(n);
 }
}

static inline void hlist_add_head(struct hlist_node *n, struct hlist_head *h)
{
 struct hlist_node *first = h->first;
 n->next = first;
 if (first)
  first->pprev = &n->next;
 h->first = n;
 n->pprev = &h->first;
}


static inline void hlist_add_before(struct hlist_node *n,
     struct hlist_node *next)
{
 n->pprev = next->pprev;
 n->next = next;
 next->pprev = &n->next;
 *(n->pprev) = n;
}

static inline void hlist_add_after(struct hlist_node *n,
     struct hlist_node *next)
{
 next->next = n->next;
 n->next = next;
 next->pprev = &n->next;

 if(next->next)
  next->next->pprev = &next->next;
}

#define hlist_entry(ptr,type,member) container_of(ptr,type,member)

#define hlist_for_each(pos,head) for (pos = (head)->first; pos && ({ prefetch(pos->next); 1; }); pos = pos->next)



#define hlist_for_each_safe(pos,n,head) for (pos = (head)->first; pos && ({ n = pos->next; 1; }); pos = n)
# 633 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define hlist_for_each_entry(tpos,pos,head,member) for (pos = (head)->first; pos && ({ prefetch(pos->next); 1;}) && ({ tpos = hlist_entry(pos, typeof(*tpos), member); 1;}); pos = pos->next)
# 645 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define hlist_for_each_entry_continue(tpos,pos,member) for (pos = (pos)->next; pos && ({ prefetch(pos->next); 1;}) && ({ tpos = hlist_entry(pos, typeof(*tpos), member); 1;}); pos = pos->next)
# 657 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define hlist_for_each_entry_from(tpos,pos,member) for (; pos && ({ prefetch(pos->next); 1;}) && ({ tpos = hlist_entry(pos, typeof(*tpos), member); 1;}); pos = pos->next)
# 670 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/list.h"
#define hlist_for_each_entry_safe(tpos,pos,n,head,member) for (pos = (head)->first; pos && ({ n = pos->next; 1; }) && ({ tpos = hlist_entry(pos, typeof(*tpos), member); 1;}); pos = n)
# 42 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/miiphy.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h" 1
# 30 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h"
#define _PHY_H 



# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mii.h" 1
# 13 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mii.h"
#define __LINUX_MII_H__ 



#define MII_BMCR 0x00
#define MII_BMSR 0x01
#define MII_PHYSID1 0x02
#define MII_PHYSID2 0x03
#define MII_ADVERTISE 0x04
#define MII_LPA 0x05
#define MII_EXPANSION 0x06
#define MII_CTRL1000 0x09
#define MII_STAT1000 0x0a
#define MII_ESTATUS 0x0f
#define MII_DCOUNTER 0x12
#define MII_FCSCOUNTER 0x13
#define MII_NWAYTEST 0x14
#define MII_RERRCOUNTER 0x15
#define MII_SREVISION 0x16
#define MII_RESV1 0x17
#define MII_LBRERROR 0x18
#define MII_PHYADDR 0x19
#define MII_RESV2 0x1a
#define MII_TPISTATUS 0x1b
#define MII_NCONFIG 0x1c


#define BMCR_RESV 0x003f
#define BMCR_SPEED1000 0x0040
#define BMCR_CTST 0x0080
#define BMCR_FULLDPLX 0x0100
#define BMCR_ANRESTART 0x0200
#define BMCR_ISOLATE 0x0400
#define BMCR_PDOWN 0x0800
#define BMCR_ANENABLE 0x1000
#define BMCR_SPEED100 0x2000
#define BMCR_LOOPBACK 0x4000
#define BMCR_RESET 0x8000


#define BMSR_ERCAP 0x0001
#define BMSR_JCD 0x0002
#define BMSR_LSTATUS 0x0004
#define BMSR_ANEGCAPABLE 0x0008
#define BMSR_RFAULT 0x0010
#define BMSR_ANEGCOMPLETE 0x0020
#define BMSR_RESV 0x00c0
#define BMSR_ESTATEN 0x0100
#define BMSR_100HALF2 0x0200
#define BMSR_100FULL2 0x0400
#define BMSR_10HALF 0x0800
#define BMSR_10FULL 0x1000
#define BMSR_100HALF 0x2000
#define BMSR_100FULL 0x4000
#define BMSR_100BASE4 0x8000


#define ADVERTISE_SLCT 0x001f
#define ADVERTISE_CSMA 0x0001
#define ADVERTISE_10HALF 0x0020
#define ADVERTISE_1000XFULL 0x0020
#define ADVERTISE_10FULL 0x0040
#define ADVERTISE_1000XHALF 0x0040
#define ADVERTISE_100HALF 0x0080
#define ADVERTISE_1000XPAUSE 0x0080
#define ADVERTISE_100FULL 0x0100
#define ADVERTISE_1000XPSE_ASYM 0x0100
#define ADVERTISE_100BASE4 0x0200
#define ADVERTISE_PAUSE_CAP 0x0400
#define ADVERTISE_PAUSE_ASYM 0x0800
#define ADVERTISE_RESV 0x1000
#define ADVERTISE_RFAULT 0x2000
#define ADVERTISE_LPACK 0x4000
#define ADVERTISE_NPAGE 0x8000

#define ADVERTISE_FULL (ADVERTISE_100FULL | ADVERTISE_10FULL | ADVERTISE_CSMA)

#define ADVERTISE_ALL (ADVERTISE_10HALF | ADVERTISE_10FULL | ADVERTISE_100HALF | ADVERTISE_100FULL)



#define LPA_SLCT 0x001f
#define LPA_10HALF 0x0020
#define LPA_1000XFULL 0x0020
#define LPA_10FULL 0x0040
#define LPA_1000XHALF 0x0040
#define LPA_100HALF 0x0080
#define LPA_1000XPAUSE 0x0080
#define LPA_100FULL 0x0100
#define LPA_1000XPAUSE_ASYM 0x0100
#define LPA_100BASE4 0x0200
#define LPA_PAUSE_CAP 0x0400
#define LPA_PAUSE_ASYM 0x0800
#define LPA_RESV 0x1000
#define LPA_RFAULT 0x2000
#define LPA_LPACK 0x4000
#define LPA_NPAGE 0x8000

#define LPA_DUPLEX (LPA_10FULL | LPA_100FULL)
#define LPA_100 (LPA_100FULL | LPA_100HALF | LPA_100BASE4)


#define EXPANSION_NWAY 0x0001
#define EXPANSION_LCWP 0x0002
#define EXPANSION_ENABLENPAGE 0x0004
#define EXPANSION_NPCAPABLE 0x0008
#define EXPANSION_MFAULTS 0x0010
#define EXPANSION_RESV 0xffe0

#define ESTATUS_1000_TFULL 0x2000
#define ESTATUS_1000_THALF 0x1000


#define NWAYTEST_RESV1 0x00ff
#define NWAYTEST_LOOPBACK 0x0100
#define NWAYTEST_RESV2 0xfe00


#define ADVERTISE_1000FULL 0x0200
#define ADVERTISE_1000HALF 0x0100


#define LPA_1000LOCALRXOK 0x2000
#define LPA_1000REMRXOK 0x1000
#define LPA_1000FULL 0x0800
#define LPA_1000HALF 0x0400


#define FLOW_CTRL_TX 0x01
#define FLOW_CTRL_RX 0x02
# 158 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mii.h"
static inline unsigned int mii_nway_result (unsigned int negotiated)
{
 unsigned int ret;

 if (negotiated & 0x0100)
  ret = 0x0100;
 else if (negotiated & 0x0200)
  ret = 0x0200;
 else if (negotiated & 0x0080)
  ret = 0x0080;
 else if (negotiated & 0x0040)
  ret = 0x0040;
 else
  ret = 0x0020;

 return ret;
}
# 185 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mii.h"
static inline unsigned int mii_duplex (unsigned int duplex_lock,
           unsigned int negotiated)
{
 if (duplex_lock)
  return 1;
 if (mii_nway_result(negotiated) & (0x0040 | 0x0100))
  return 1;
 return 0;
}
# 35 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h" 1
# 18 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
#define _LINUX_ETHTOOL_H 




struct ethtool_cmd {
 uint32_t cmd;
 uint32_t supported;
 uint32_t advertising;
 uint16_t speed;
 uint8_t duplex;
 uint8_t port;
 uint8_t phy_address;
 uint8_t transceiver;
 uint8_t autoneg;
 uint8_t mdio_support;
 uint32_t maxtxpkt;
 uint32_t maxrxpkt;
 uint16_t speed_hi;
 uint8_t eth_tp_mdix;
 uint8_t reserved2;
 uint32_t lp_advertising;
 uint32_t reserved[2];
};

static inline void ethtool_cmd_speed_set(struct ethtool_cmd *ep,
      uint32_t speed)
{

 ep->speed = (uint16_t)speed;
 ep->speed_hi = (uint16_t)(speed >> 16);
}

static inline uint32_t ethtool_cmd_speed(struct ethtool_cmd *ep)
{
 return (ep->speed_hi << 16) | ep->speed;
}

#define ETHTOOL_FWVERS_LEN 32
#define ETHTOOL_BUSINFO_LEN 32

struct ethtool_drvinfo {
 uint32_t cmd;
 char driver[32];
 char version[32];
 char fw_version[32];
 char bus_info[32];

 char reserved1[32];
 char reserved2[12];







 uint32_t n_priv_flags;
 uint32_t n_stats;
 uint32_t testinfo_len;
 uint32_t eedump_len;
 uint32_t regdump_len;
};

#define SOPASS_MAX 6

struct ethtool_wolinfo {
 uint32_t cmd;
 uint32_t supported;
 uint32_t wolopts;
 uint8_t sopass[6];
};


struct ethtool_value {
 uint32_t cmd;
 uint32_t data;
};


struct ethtool_regs {
 uint32_t cmd;
 uint32_t version;
 uint32_t len;
 uint8_t data[0];
};


struct ethtool_eeprom {
 uint32_t cmd;
 uint32_t magic;
 uint32_t offset;
 uint32_t len;
 uint8_t data[0];
};


struct ethtool_coalesce {
 uint32_t cmd;





 uint32_t rx_coalesce_usecs;







 uint32_t rx_max_coalesced_frames;






 uint32_t rx_coalesce_usecs_irq;
 uint32_t rx_max_coalesced_frames_irq;





 uint32_t tx_coalesce_usecs;







 uint32_t tx_max_coalesced_frames;






 uint32_t tx_coalesce_usecs_irq;
 uint32_t tx_max_coalesced_frames_irq;






 uint32_t stats_block_coalesce_usecs;
# 176 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
 uint32_t use_adaptive_rx_coalesce;
 uint32_t use_adaptive_tx_coalesce;





 uint32_t pkt_rate_low;
 uint32_t rx_coalesce_usecs_low;
 uint32_t rx_max_coalesced_frames_low;
 uint32_t tx_coalesce_usecs_low;
 uint32_t tx_max_coalesced_frames_low;
# 198 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
 uint32_t pkt_rate_high;
 uint32_t rx_coalesce_usecs_high;
 uint32_t rx_max_coalesced_frames_high;
 uint32_t tx_coalesce_usecs_high;
 uint32_t tx_max_coalesced_frames_high;




 uint32_t rate_sample_interval;
};


struct ethtool_ringparam {
 uint32_t cmd;





 uint32_t rx_max_pending;
 uint32_t rx_mini_max_pending;
 uint32_t rx_jumbo_max_pending;
 uint32_t tx_max_pending;




 uint32_t rx_pending;
 uint32_t rx_mini_pending;
 uint32_t rx_jumbo_pending;
 uint32_t tx_pending;
};


struct ethtool_pauseparam {
 uint32_t cmd;
# 246 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
 uint32_t autoneg;
 uint32_t rx_pause;
 uint32_t tx_pause;
};

#define ETH_GSTRING_LEN 32
enum ethtool_stringset {
 ETH_SS_TEST = 0,
 ETH_SS_STATS,
 ETH_SS_PRIV_FLAGS,
 ETH_SS_NTUPLE_FILTERS,
 ETH_SS_FEATURES,
};


struct ethtool_gstrings {
 uint32_t cmd;
 uint32_t string_set;
 uint32_t len;
 uint8_t data[0];
};

struct ethtool_sset_info {
 uint32_t cmd;
 uint32_t reserved;
 uint64_t sset_mask;

 uint32_t data[0];



};

enum ethtool_test_flags {
 ETH_TEST_FL_OFFLINE = (1 << 0),
 ETH_TEST_FL_FAILED = (1 << 1),
};


struct ethtool_test {
 uint32_t cmd;
 uint32_t flags;
 uint32_t reserved;
 uint32_t len;
 uint64_t data[0];
};


struct ethtool_stats {
 uint32_t cmd;
 uint32_t n_stats;
 uint64_t data[0];
};

struct ethtool_perm_addr {
 uint32_t cmd;
 uint32_t size;
 uint8_t data[0];
};
# 315 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
enum ethtool_flags {
 ETH_FLAG_TXVLAN = (1 << 7),
 ETH_FLAG_RXVLAN = (1 << 8),
 ETH_FLAG_LRO = (1 << 15),
 ETH_FLAG_NTUPLE = (1 << 27),
 ETH_FLAG_RXHASH = (1 << 28),
};
# 339 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
struct ethtool_tcpip4_spec {
 uint32_t ip4src;
 uint32_t ip4dst;
 uint16_t psrc;
 uint16_t pdst;
 uint8_t tos;
};
# 356 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
struct ethtool_ah_espip4_spec {
 uint32_t ip4src;
 uint32_t ip4dst;
 uint32_t spi;
 uint8_t tos;
};

#define ETH_RX_NFC_IP4 1
# 374 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
struct ethtool_usrip4_spec {
 uint32_t ip4src;
 uint32_t ip4dst;
 uint32_t l4_4_bytes;
 uint8_t tos;
 uint8_t ip_ver;
 uint8_t proto;
};
# 391 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
struct ethtool_rxfh_indir {
 uint32_t cmd;
 uint32_t size;
 uint32_t ring_index[0];
};

#define ETHTOOL_FLASH_MAX_FILENAME 128
enum ethtool_flash_op_type {
 ETHTOOL_FLASH_ALL_REGIONS = 0,
};


struct ethtool_flash {
 uint32_t cmd;
 uint32_t region;
 char data[128];
};
# 418 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
struct ethtool_get_features_block {
 uint32_t available;
 uint32_t requested;
 uint32_t active;
 uint32_t never_changed;
};
# 432 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
struct ethtool_gfeatures {
 uint32_t cmd;
 uint32_t size;
 struct ethtool_get_features_block features[0];
};






struct ethtool_set_features_block {
 uint32_t valid;
 uint32_t requested;
};







struct ethtool_sfeatures {
 uint32_t cmd;
 uint32_t size;
 struct ethtool_set_features_block features[0];
};
# 485 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
enum ethtool_sfeatures_retval_bits {
 ETHTOOL_F_UNSUPPORTED__BIT,
 ETHTOOL_F_WISH__BIT,
 ETHTOOL_F_COMPAT__BIT,
};

#define ETHTOOL_F_UNSUPPORTED (1 << ETHTOOL_F_UNSUPPORTED__BIT)
#define ETHTOOL_F_WISH (1 << ETHTOOL_F_WISH__BIT)
#define ETHTOOL_F_COMPAT (1 << ETHTOOL_F_COMPAT__BIT)


#define ETHTOOL_GSET 0x00000001
#define ETHTOOL_SSET 0x00000002
#define ETHTOOL_GDRVINFO 0x00000003
#define ETHTOOL_GREGS 0x00000004
#define ETHTOOL_GWOL 0x00000005
#define ETHTOOL_SWOL 0x00000006
#define ETHTOOL_GMSGLVL 0x00000007
#define ETHTOOL_SMSGLVL 0x00000008
#define ETHTOOL_NWAY_RST 0x00000009


#define ETHTOOL_GLINK 0x0000000a
#define ETHTOOL_GEEPROM 0x0000000b
#define ETHTOOL_SEEPROM 0x0000000c
#define ETHTOOL_GCOALESCE 0x0000000e
#define ETHTOOL_SCOALESCE 0x0000000f
#define ETHTOOL_GRINGPARAM 0x00000010
#define ETHTOOL_SRINGPARAM 0x00000011
#define ETHTOOL_GPAUSEPARAM 0x00000012
#define ETHTOOL_SPAUSEPARAM 0x00000013
#define ETHTOOL_GRXCSUM 0x00000014
#define ETHTOOL_SRXCSUM 0x00000015
#define ETHTOOL_GTXCSUM 0x00000016
#define ETHTOOL_STXCSUM 0x00000017
#define ETHTOOL_GSG 0x00000018

#define ETHTOOL_SSG 0x00000019

#define ETHTOOL_TEST 0x0000001a
#define ETHTOOL_GSTRINGS 0x0000001b
#define ETHTOOL_PHYS_ID 0x0000001c
#define ETHTOOL_GSTATS 0x0000001d
#define ETHTOOL_GTSO 0x0000001e
#define ETHTOOL_STSO 0x0000001f
#define ETHTOOL_GPERMADDR 0x00000020
#define ETHTOOL_GUFO 0x00000021
#define ETHTOOL_SUFO 0x00000022
#define ETHTOOL_GGSO 0x00000023
#define ETHTOOL_SGSO 0x00000024
#define ETHTOOL_GFLAGS 0x00000025
#define ETHTOOL_SFLAGS 0x00000026
#define ETHTOOL_GPFLAGS 0x00000027
#define ETHTOOL_SPFLAGS 0x00000028

#define ETHTOOL_GRXFH 0x00000029
#define ETHTOOL_SRXFH 0x0000002a
#define ETHTOOL_GGRO 0x0000002b
#define ETHTOOL_SGRO 0x0000002c
#define ETHTOOL_GRXRINGS 0x0000002d
#define ETHTOOL_GRXCLSRLCNT 0x0000002e
#define ETHTOOL_GRXCLSRULE 0x0000002f
#define ETHTOOL_GRXCLSRLALL 0x00000030
#define ETHTOOL_SRXCLSRLDEL 0x00000031
#define ETHTOOL_SRXCLSRLINS 0x00000032
#define ETHTOOL_FLASHDEV 0x00000033
#define ETHTOOL_RESET 0x00000034
#define ETHTOOL_SRXNTUPLE 0x00000035
#define ETHTOOL_GRXNTUPLE 0x00000036
#define ETHTOOL_GSSET_INFO 0x00000037
#define ETHTOOL_GRXFHINDIR 0x00000038
#define ETHTOOL_SRXFHINDIR 0x00000039

#define ETHTOOL_GFEATURES 0x0000003a
#define ETHTOOL_SFEATURES 0x0000003b


#define SPARC_ETH_GSET ETHTOOL_GSET
#define SPARC_ETH_SSET ETHTOOL_SSET


#define SUPPORTED_10baseT_Half (1 << 0)
#define SUPPORTED_10baseT_Full (1 << 1)
#define SUPPORTED_100baseT_Half (1 << 2)
#define SUPPORTED_100baseT_Full (1 << 3)
#define SUPPORTED_1000baseT_Half (1 << 4)
#define SUPPORTED_1000baseT_Full (1 << 5)
#define SUPPORTED_Autoneg (1 << 6)
#define SUPPORTED_TP (1 << 7)
#define SUPPORTED_AUI (1 << 8)
#define SUPPORTED_MII (1 << 9)
#define SUPPORTED_FIBRE (1 << 10)
#define SUPPORTED_BNC (1 << 11)
#define SUPPORTED_10000baseT_Full (1 << 12)
#define SUPPORTED_Pause (1 << 13)
#define SUPPORTED_Asym_Pause (1 << 14)
#define SUPPORTED_2500baseX_Full (1 << 15)
#define SUPPORTED_Backplane (1 << 16)
#define SUPPORTED_1000baseKX_Full (1 << 17)
#define SUPPORTED_10000baseKX4_Full (1 << 18)
#define SUPPORTED_10000baseKR_Full (1 << 19)
#define SUPPORTED_10000baseR_FEC (1 << 20)


#define ADVERTISED_10baseT_Half (1 << 0)
#define ADVERTISED_10baseT_Full (1 << 1)
#define ADVERTISED_100baseT_Half (1 << 2)
#define ADVERTISED_100baseT_Full (1 << 3)
#define ADVERTISED_1000baseT_Half (1 << 4)
#define ADVERTISED_1000baseT_Full (1 << 5)
#define ADVERTISED_Autoneg (1 << 6)
#define ADVERTISED_TP (1 << 7)
#define ADVERTISED_AUI (1 << 8)
#define ADVERTISED_MII (1 << 9)
#define ADVERTISED_FIBRE (1 << 10)
#define ADVERTISED_BNC (1 << 11)
#define ADVERTISED_10000baseT_Full (1 << 12)
#define ADVERTISED_Pause (1 << 13)
#define ADVERTISED_Asym_Pause (1 << 14)
#define ADVERTISED_2500baseX_Full (1 << 15)
#define ADVERTISED_Backplane (1 << 16)
#define ADVERTISED_1000baseKX_Full (1 << 17)
#define ADVERTISED_10000baseKX4_Full (1 << 18)
#define ADVERTISED_10000baseKR_Full (1 << 19)
#define ADVERTISED_10000baseR_FEC (1 << 20)
# 618 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
#define SPEED_10 10
#define SPEED_100 100
#define SPEED_1000 1000
#define SPEED_2500 2500
#define SPEED_10000 10000


#define DUPLEX_HALF 0x00
#define DUPLEX_FULL 0x01


#define PORT_TP 0x00
#define PORT_AUI 0x01
#define PORT_MII 0x02
#define PORT_FIBRE 0x03
#define PORT_BNC 0x04
#define PORT_DA 0x05
#define PORT_NONE 0xef
#define PORT_OTHER 0xff


#define XCVR_INTERNAL 0x00
#define XCVR_EXTERNAL 0x01
#define XCVR_DUMMY1 0x02
#define XCVR_DUMMY2 0x03
#define XCVR_DUMMY3 0x04




#define AUTONEG_DISABLE 0x00
#define AUTONEG_ENABLE 0x01


#define ETH_TP_MDI_INVALID 0x00
#define ETH_TP_MDI 0x01
#define ETH_TP_MDI_X 0x02


#define WAKE_PHY (1 << 0)
#define WAKE_UCAST (1 << 1)
#define WAKE_MCAST (1 << 2)
#define WAKE_BCAST (1 << 3)
#define WAKE_ARP (1 << 4)
#define WAKE_MAGIC (1 << 5)
#define WAKE_MAGICSECURE (1 << 6)


#define TCP_V4_FLOW 0x01
#define UDP_V4_FLOW 0x02
#define SCTP_V4_FLOW 0x03
#define AH_ESP_V4_FLOW 0x04
#define TCP_V6_FLOW 0x05
#define UDP_V6_FLOW 0x06
#define SCTP_V6_FLOW 0x07
#define AH_ESP_V6_FLOW 0x08
#define AH_V4_FLOW 0x09
#define ESP_V4_FLOW 0x0a
#define AH_V6_FLOW 0x0b
#define ESP_V6_FLOW 0x0c
#define IP_USER_FLOW 0x0d
#define IPV4_FLOW 0x10
#define IPV6_FLOW 0x11
#define ETHER_FLOW 0x12


#define RXH_L2DA (1 << 1)
#define RXH_VLAN (1 << 2)
#define RXH_L3_PROTO (1 << 3)
#define RXH_IP_SRC (1 << 4)
#define RXH_IP_DST (1 << 5)
#define RXH_L4_B_0_1 (1 << 6)
#define RXH_L4_B_2_3 (1 << 7)
#define RXH_DISCARD (1U << 31)

#define RX_CLS_FLOW_DISC 0xffffffffffffffffULL
# 702 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/ethtool.h"
enum ethtool_reset_flags {





 ETH_RESET_MGMT = 1 << 0,
 ETH_RESET_IRQ = 1 << 1,
 ETH_RESET_DMA = 1 << 2,
 ETH_RESET_FILTER = 1 << 3,
 ETH_RESET_OFFLOAD = 1 << 4,
 ETH_RESET_MAC = 1 << 5,
 ETH_RESET_PHY = 1 << 6,
 ETH_RESET_RAM = 1 << 7,


 ETH_RESET_DEDICATED = 0x0000ffff,

 ETH_RESET_ALL = 0xffffffff,

};
#define ETH_RESET_SHARED_SHIFT 16
# 36 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mdio.h" 1
# 15 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mdio.h"
#define __LINUX_MDIO_H__ 




#define MDIO_MMD_PMAPMD 1

#define MDIO_MMD_WIS 2
#define MDIO_MMD_PCS 3
#define MDIO_MMD_PHYXS 4
#define MDIO_MMD_DTEXS 5
#define MDIO_MMD_TC 6
#define MDIO_MMD_AN 7
#define MDIO_MMD_C22EXT 29
#define MDIO_MMD_VEND1 30
#define MDIO_MMD_VEND2 31


#define MDIO_CTRL1 MII_BMCR
#define MDIO_STAT1 MII_BMSR
#define MDIO_DEVID1 MII_PHYSID1
#define MDIO_DEVID2 MII_PHYSID2
#define MDIO_SPEED 4
#define MDIO_DEVS1 5
#define MDIO_DEVS2 6
#define MDIO_CTRL2 7
#define MDIO_STAT2 8
#define MDIO_PMA_TXDIS 9
#define MDIO_PMA_RXDET 10
#define MDIO_PMA_EXTABLE 11
#define MDIO_PKGID1 14
#define MDIO_PKGID2 15
#define MDIO_AN_ADVERTISE 16
#define MDIO_AN_LPA 19
#define MDIO_PHYXS_LNSTAT 24


#define MDIO_PMA_10GBT_SWAPPOL 130
#define MDIO_PMA_10GBT_TXPWR 131
#define MDIO_PMA_10GBT_SNR 133

#define MDIO_PMA_10GBR_FECABLE 170
#define MDIO_PCS_10GBX_STAT1 24
#define MDIO_PCS_10GBRT_STAT1 32
#define MDIO_PCS_10GBRT_STAT2 33
#define MDIO_AN_10GBT_CTRL 32
#define MDIO_AN_10GBT_STAT 33
#define MDIO_AN_EEE_ADV 60


#define MDIO_PMA_LASI_RXCTRL 0x9000
#define MDIO_PMA_LASI_TXCTRL 0x9001
#define MDIO_PMA_LASI_CTRL 0x9002
#define MDIO_PMA_LASI_RXSTAT 0x9003
#define MDIO_PMA_LASI_TXSTAT 0x9004
#define MDIO_PMA_LASI_STAT 0x9005



#define MDIO_CTRL1_SPEEDSELEXT (BMCR_SPEED1000 | BMCR_SPEED100)

#define MDIO_CTRL1_SPEEDSEL (MDIO_CTRL1_SPEEDSELEXT | 0x003c)
#define MDIO_CTRL1_FULLDPLX BMCR_FULLDPLX
#define MDIO_CTRL1_LPOWER BMCR_PDOWN
#define MDIO_CTRL1_RESET BMCR_RESET
#define MDIO_PMA_CTRL1_LOOPBACK 0x0001
#define MDIO_PMA_CTRL1_SPEED1000 BMCR_SPEED1000
#define MDIO_PMA_CTRL1_SPEED100 BMCR_SPEED100
#define MDIO_PCS_CTRL1_LOOPBACK BMCR_LOOPBACK
#define MDIO_PHYXS_CTRL1_LOOPBACK BMCR_LOOPBACK
#define MDIO_AN_CTRL1_RESTART BMCR_ANRESTART
#define MDIO_AN_CTRL1_ENABLE BMCR_ANENABLE
#define MDIO_AN_CTRL1_XNP 0x2000


#define MDIO_CTRL1_SPEED10G (MDIO_CTRL1_SPEEDSELEXT | 0x00)

#define MDIO_CTRL1_SPEED10P2B (MDIO_CTRL1_SPEEDSELEXT | 0x04)


#define MDIO_STAT1_LPOWERABLE 0x0002
#define MDIO_STAT1_LSTATUS BMSR_LSTATUS
#define MDIO_STAT1_FAULT 0x0080
#define MDIO_AN_STAT1_LPABLE 0x0001
#define MDIO_AN_STAT1_ABLE BMSR_ANEGCAPABLE
#define MDIO_AN_STAT1_RFAULT BMSR_RFAULT
#define MDIO_AN_STAT1_COMPLETE BMSR_ANEGCOMPLETE
#define MDIO_AN_STAT1_PAGE 0x0040
#define MDIO_AN_STAT1_XNP 0x0080


#define MDIO_SPEED_10G 0x0001
#define MDIO_PMA_SPEED_2B 0x0002
#define MDIO_PMA_SPEED_10P 0x0004
#define MDIO_PMA_SPEED_1000 0x0010
#define MDIO_PMA_SPEED_100 0x0020
#define MDIO_PMA_SPEED_10 0x0040
#define MDIO_PCS_SPEED_10P2B 0x0002


#define MDIO_DEVS_PRESENT(devad) (1 << (devad))
#define MDIO_DEVS_PMAPMD MDIO_DEVS_PRESENT(MDIO_MMD_PMAPMD)
#define MDIO_DEVS_WIS MDIO_DEVS_PRESENT(MDIO_MMD_WIS)
#define MDIO_DEVS_PCS MDIO_DEVS_PRESENT(MDIO_MMD_PCS)
#define MDIO_DEVS_PHYXS MDIO_DEVS_PRESENT(MDIO_MMD_PHYXS)
#define MDIO_DEVS_DTEXS MDIO_DEVS_PRESENT(MDIO_MMD_DTEXS)
#define MDIO_DEVS_TC MDIO_DEVS_PRESENT(MDIO_MMD_TC)
#define MDIO_DEVS_AN MDIO_DEVS_PRESENT(MDIO_MMD_AN)
#define MDIO_DEVS_C22EXT MDIO_DEVS_PRESENT(MDIO_MMD_C22EXT)
#define MDIO_DEVS_VEND1 MDIO_DEVS_PRESENT(MDIO_MMD_VEND1)
#define MDIO_DEVS_VEND2 MDIO_DEVS_PRESENT(MDIO_MMD_VEND2)

#define MDIO_DEVS_LINK (MDIO_DEVS_PMAPMD | MDIO_DEVS_WIS | MDIO_DEVS_PCS | MDIO_DEVS_PHYXS | MDIO_DEVS_DTEXS | MDIO_DEVS_AN)







#define MDIO_PMA_CTRL2_TYPE 0x000f
#define MDIO_PMA_CTRL2_10GBCX4 0x0000
#define MDIO_PMA_CTRL2_10GBEW 0x0001
#define MDIO_PMA_CTRL2_10GBLW 0x0002
#define MDIO_PMA_CTRL2_10GBSW 0x0003
#define MDIO_PMA_CTRL2_10GBLX4 0x0004
#define MDIO_PMA_CTRL2_10GBER 0x0005
#define MDIO_PMA_CTRL2_10GBLR 0x0006
#define MDIO_PMA_CTRL2_10GBSR 0x0007
#define MDIO_PMA_CTRL2_10GBLRM 0x0008
#define MDIO_PMA_CTRL2_10GBT 0x0009
#define MDIO_PMA_CTRL2_10GBKX4 0x000a
#define MDIO_PMA_CTRL2_10GBKR 0x000b
#define MDIO_PMA_CTRL2_1000BT 0x000c
#define MDIO_PMA_CTRL2_1000BKX 0x000d
#define MDIO_PMA_CTRL2_100BTX 0x000e
#define MDIO_PMA_CTRL2_10BT 0x000f
#define MDIO_PCS_CTRL2_TYPE 0x0003
#define MDIO_PCS_CTRL2_10GBR 0x0000
#define MDIO_PCS_CTRL2_10GBX 0x0001
#define MDIO_PCS_CTRL2_10GBW 0x0002
#define MDIO_PCS_CTRL2_10GBT 0x0003


#define MDIO_STAT2_RXFAULT 0x0400
#define MDIO_STAT2_TXFAULT 0x0800
#define MDIO_STAT2_DEVPRST 0xc000
#define MDIO_STAT2_DEVPRST_VAL 0x8000
#define MDIO_PMA_STAT2_LBABLE 0x0001
#define MDIO_PMA_STAT2_10GBEW 0x0002
#define MDIO_PMA_STAT2_10GBLW 0x0004
#define MDIO_PMA_STAT2_10GBSW 0x0008
#define MDIO_PMA_STAT2_10GBLX4 0x0010
#define MDIO_PMA_STAT2_10GBER 0x0020
#define MDIO_PMA_STAT2_10GBLR 0x0040
#define MDIO_PMA_STAT2_10GBSR 0x0080
#define MDIO_PMD_STAT2_TXDISAB 0x0100
#define MDIO_PMA_STAT2_EXTABLE 0x0200
#define MDIO_PMA_STAT2_RXFLTABLE 0x1000
#define MDIO_PMA_STAT2_TXFLTABLE 0x2000
#define MDIO_PCS_STAT2_10GBR 0x0001
#define MDIO_PCS_STAT2_10GBX 0x0002
#define MDIO_PCS_STAT2_10GBW 0x0004
#define MDIO_PCS_STAT2_RXFLTABLE 0x1000
#define MDIO_PCS_STAT2_TXFLTABLE 0x2000


#define MDIO_PMD_TXDIS_GLOBAL 0x0001
#define MDIO_PMD_TXDIS_0 0x0002
#define MDIO_PMD_TXDIS_1 0x0004
#define MDIO_PMD_TXDIS_2 0x0008
#define MDIO_PMD_TXDIS_3 0x0010


#define MDIO_PMD_RXDET_GLOBAL 0x0001
#define MDIO_PMD_RXDET_0 0x0002
#define MDIO_PMD_RXDET_1 0x0004
#define MDIO_PMD_RXDET_2 0x0008
#define MDIO_PMD_RXDET_3 0x0010


#define MDIO_PMA_EXTABLE_10GCX4 0x0001
#define MDIO_PMA_EXTABLE_10GBLRM 0x0002
#define MDIO_PMA_EXTABLE_10GBT 0x0004
#define MDIO_PMA_EXTABLE_10GBKX4 0x0008
#define MDIO_PMA_EXTABLE_10GBKR 0x0010
#define MDIO_PMA_EXTABLE_1000BT 0x0020
#define MDIO_PMA_EXTABLE_1000BKX 0x0040
#define MDIO_PMA_EXTABLE_100BTX 0x0080
#define MDIO_PMA_EXTABLE_10BT 0x0100


#define MDIO_PHYXS_LNSTAT_SYNC0 0x0001
#define MDIO_PHYXS_LNSTAT_SYNC1 0x0002
#define MDIO_PHYXS_LNSTAT_SYNC2 0x0004
#define MDIO_PHYXS_LNSTAT_SYNC3 0x0008
#define MDIO_PHYXS_LNSTAT_ALIGN 0x1000


#define MDIO_PMA_10GBT_SWAPPOL_ABNX 0x0001
#define MDIO_PMA_10GBT_SWAPPOL_CDNX 0x0002
#define MDIO_PMA_10GBT_SWAPPOL_AREV 0x0100
#define MDIO_PMA_10GBT_SWAPPOL_BREV 0x0200
#define MDIO_PMA_10GBT_SWAPPOL_CREV 0x0400
#define MDIO_PMA_10GBT_SWAPPOL_DREV 0x0800


#define MDIO_PMA_10GBT_TXPWR_SHORT 0x0001



#define MDIO_PMA_10GBT_SNR_BIAS 0x8000
#define MDIO_PMA_10GBT_SNR_MAX 127


#define MDIO_PMA_10GBR_FECABLE_ABLE 0x0001
#define MDIO_PMA_10GBR_FECABLE_ERRABLE 0x0002


#define MDIO_PCS_10GBRT_STAT1_BLKLK 0x0001


#define MDIO_PCS_10GBRT_STAT2_ERR 0x00ff
#define MDIO_PCS_10GBRT_STAT2_BER 0x3f00


#define MDIO_AN_10GBT_CTRL_ADV10G 0x1000


#define MDIO_AN_10GBT_STAT_LPTRR 0x0200
#define MDIO_AN_10GBT_STAT_LPLTABLE 0x0400
#define MDIO_AN_10GBT_STAT_LP10G 0x0800
#define MDIO_AN_10GBT_STAT_REMOK 0x1000
#define MDIO_AN_10GBT_STAT_LOCOK 0x2000
#define MDIO_AN_10GBT_STAT_MS 0x4000
#define MDIO_AN_10GBT_STAT_MSFLT 0x8000


#define MDIO_AN_EEE_ADV_100TX 0x0002
#define MDIO_AN_EEE_ADV_1000T 0x0004


#define MDIO_PMA_LASI_RX_PHYXSLFLT 0x0001
#define MDIO_PMA_LASI_RX_PCSLFLT 0x0008
#define MDIO_PMA_LASI_RX_PMALFLT 0x0010
#define MDIO_PMA_LASI_RX_OPTICPOWERFLT 0x0020
#define MDIO_PMA_LASI_RX_WISLFLT 0x0200


#define MDIO_PMA_LASI_TX_PHYXSLFLT 0x0001
#define MDIO_PMA_LASI_TX_PCSLFLT 0x0008
#define MDIO_PMA_LASI_TX_PMALFLT 0x0010
#define MDIO_PMA_LASI_TX_LASERPOWERFLT 0x0080
#define MDIO_PMA_LASI_TX_LASERTEMPFLT 0x0100
#define MDIO_PMA_LASI_TX_LASERBICURRFLT 0x0200


#define MDIO_PMA_LASI_LSALARM 0x0001
#define MDIO_PMA_LASI_TXALARM 0x0002
#define MDIO_PMA_LASI_RXALARM 0x0004



#define MDIO_PHY_ID_C45 0x8000
#define MDIO_PHY_ID_PRTAD 0x03e0
#define MDIO_PHY_ID_DEVAD 0x001f
#define MDIO_PHY_ID_C45_MASK (MDIO_PHY_ID_C45 | MDIO_PHY_ID_PRTAD | MDIO_PHY_ID_DEVAD)


#define MDIO_PRTAD_NONE (-1)
#define MDIO_DEVAD_NONE (-1)
#define MDIO_EMULATE_C22 4
# 37 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h" 2

#define PHY_MAX_ADDR 32

#define PHY_BASIC_FEATURES (SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full | SUPPORTED_100baseT_Half | SUPPORTED_100baseT_Full | SUPPORTED_Autoneg | SUPPORTED_TP | SUPPORTED_MII)







#define PHY_GBIT_FEATURES (PHY_BASIC_FEATURES | SUPPORTED_1000baseT_Half | SUPPORTED_1000baseT_Full)



#define PHY_10G_FEATURES (PHY_GBIT_FEATURES | SUPPORTED_10000baseT_Full)


#define PHY_ANEG_TIMEOUT 40000


typedef enum {
 PHY_INTERFACE_MODE_MII,
 PHY_INTERFACE_MODE_GMII,
 PHY_INTERFACE_MODE_SGMII,
 PHY_INTERFACE_MODE_TBI,
 PHY_INTERFACE_MODE_RMII,
 PHY_INTERFACE_MODE_RGMII,
 PHY_INTERFACE_MODE_RGMII_ID,
 PHY_INTERFACE_MODE_RGMII_RXID,
 PHY_INTERFACE_MODE_RGMII_TXID,
 PHY_INTERFACE_MODE_RTBI,
 PHY_INTERFACE_MODE_XGMII,
 PHY_INTERFACE_MODE_NONE
} phy_interface_t;

static const char *phy_interface_strings[] = {
 [PHY_INTERFACE_MODE_MII] = "mii",
 [PHY_INTERFACE_MODE_GMII] = "gmii",
 [PHY_INTERFACE_MODE_SGMII] = "sgmii",
 [PHY_INTERFACE_MODE_TBI] = "tbi",
 [PHY_INTERFACE_MODE_RMII] = "rmii",
 [PHY_INTERFACE_MODE_RGMII] = "rgmii",
 [PHY_INTERFACE_MODE_RGMII_ID] = "rgmii-id",
 [PHY_INTERFACE_MODE_RGMII_RXID] = "rgmii-rxid",
 [PHY_INTERFACE_MODE_RGMII_TXID] = "rgmii-txid",
 [PHY_INTERFACE_MODE_RTBI] = "rtbi",
 [PHY_INTERFACE_MODE_XGMII] = "xgmii",
 [PHY_INTERFACE_MODE_NONE] = "",
};

static inline const char *phy_string_for_interface(phy_interface_t i)
{

 if (i > PHY_INTERFACE_MODE_NONE)
  i = PHY_INTERFACE_MODE_NONE;

 return phy_interface_strings[i];
}


struct phy_device;

#define MDIO_NAME_LEN 32

struct mii_dev {
 struct list_head link;
 char name[32];
 void *priv;
 int (*read)(struct mii_dev *bus, int addr, int devad, int reg);
 int (*write)(struct mii_dev *bus, int addr, int devad, int reg,
   uint16_t val);
 int (*reset)(struct mii_dev *bus);
 struct phy_device *phymap[32];
 uint32_t phy_mask;
};
# 124 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h"
struct phy_driver {
 char *name;
 unsigned int uid;
 unsigned int mask;
 unsigned int mmds;

 uint32_t features;



 int (*probe)(struct phy_device *phydev);



 int (*config)(struct phy_device *phydev);


 int (*startup)(struct phy_device *phydev);


 int (*shutdown)(struct phy_device *phydev);

 struct list_head list;
};

struct phy_device {


 struct mii_dev *bus;
 struct phy_driver *drv;
 void *priv;

 struct eth_device *dev;




 int speed;
 int duplex;


 int link;
 int port;
 phy_interface_t interface;

 uint32_t advertising;
 uint32_t supported;
 uint32_t mmds;

 int autoneg;
 int addr;
 int pause;
 int asym_pause;
 uint32_t phy_id;
 uint32_t flags;
};

static inline int phy_read(struct phy_device *phydev, int devad, int regnum)
{
 struct mii_dev *bus = phydev->bus;

 return bus->read(bus, phydev->addr, devad, regnum);
}

static inline int phy_write(struct phy_device *phydev, int devad, int regnum,
   uint16_t val)
{
 struct mii_dev *bus = phydev->bus;

 return bus->write(bus, phydev->addr, devad, regnum, val);
}
# 207 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/phy.h"
int phy_init(void);
int phy_reset(struct phy_device *phydev);
struct phy_device *phy_connect(struct mii_dev *bus, int addr,
    struct eth_device *dev,
    phy_interface_t interface);
struct phy_device *phy_connect_by_mask(struct mii_dev *bus, unsigned phy_mask,
  struct eth_device *dev, phy_interface_t interface);
int phy_startup(struct phy_device *phydev);
int phy_config(struct phy_device *phydev);
int phy_shutdown(struct phy_device *phydev);
int phy_register(struct phy_driver *drv);
int genphy_config_aneg(struct phy_device *phydev);
int genphy_restart_aneg(struct phy_device *phydev);
int genphy_update_link(struct phy_device *phydev);
int genphy_config(struct phy_device *phydev);
int genphy_startup(struct phy_device *phydev);
int genphy_shutdown(struct phy_device *phydev);
int gen10g_config(struct phy_device *phydev);
int gen10g_startup(struct phy_device *phydev);
int gen10g_shutdown(struct phy_device *phydev);
int gen10g_discover_mmds(struct phy_device *phydev);

int phy_atheros_init(void);
int phy_broadcom_init(void);
int phy_davicom_init(void);
int phy_lxt_init(void);
int phy_marvell_init(void);
int phy_micrel_init(void);
int phy_natsemi_init(void);
int phy_realtek_init(void);
int phy_smsc_init(void);
int phy_teranetics_init(void);
int phy_vitesse_init(void);


#define PHY_UID_TN2020 0x00a19410
# 43 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/miiphy.h" 2

struct legacy_mii_dev {
 int (*read)(const char *devname, unsigned char addr,
       unsigned char reg, unsigned short *value);
 int (*write)(const char *devname, unsigned char addr,
        unsigned char reg, unsigned short value);
};

int miiphy_read(const char *devname, unsigned char addr, unsigned char reg,
   unsigned short *value);
int miiphy_write(const char *devname, unsigned char addr, unsigned char reg,
    unsigned short value);
int miiphy_info(const char *devname, unsigned char addr, unsigned int *oui,
   unsigned char *model, unsigned char *rev);
int miiphy_reset(const char *devname, unsigned char addr);
int miiphy_speed(const char *devname, unsigned char addr);
int miiphy_duplex(const char *devname, unsigned char addr);
int miiphy_is_1000base_x(const char *devname, unsigned char addr);




void miiphy_init(void);

void miiphy_register(const char *devname,
        int (*read)(const char *devname, unsigned char addr,
       unsigned char reg, unsigned short *value),
        int (*write)(const char *devname, unsigned char addr,
        unsigned char reg, unsigned short value));

int miiphy_set_current_dev(const char *devname);
const char *miiphy_get_current_dev(void);
struct mii_dev *mdio_get_current_dev(void);
struct mii_dev *miiphy_get_dev_by_name(const char *devname);
struct phy_device *mdio_phydev_for_ethname(const char *devname);

void miiphy_listdev(void);

struct mii_dev *mdio_alloc(void);
int mdio_register(struct mii_dev *bus);
void mdio_list_devices(void);
# 114 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/miiphy.h"
#define AUTO 99
#define _1000BASET 1000
#define _100BASET 100
#define _10BASET 10
#define HALF 22
#define FULL 44


#define MII_MIPSCR 0x11


#define PHY_ANLPAR_PSB_802_3 0x0001
#define PHY_ANLPAR_PSB_802_9 0x0002


#define PHY_1000BTCR_1000FD 0x0200
#define PHY_1000BTCR_1000HD 0x0100


#define PHY_1000BTSR_MSCF 0x8000
#define PHY_1000BTSR_MSCR 0x4000
#define PHY_1000BTSR_LRS 0x2000
#define PHY_1000BTSR_RRS 0x1000
#define PHY_1000BTSR_1000FD 0x0800
#define PHY_1000BTSR_1000HD 0x0400


#define ESTATUS_1000XF 0x8000
#define ESTATUS_1000XH 0x4000
# 39 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2
# 1 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/micrel.h" 1
# 9 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/micrel.h"
#define MII_KSZ9021_EXT_COMMON_CTRL 0x100
#define MII_KSZ9021_EXT_STRAP_STATUS 0x101
#define MII_KSZ9021_EXT_OP_STRAP_OVERRIDE 0x102
#define MII_KSZ9021_EXT_OP_STRAP_STATUS 0x103
#define MII_KSZ9021_EXT_RGMII_CLOCK_SKEW 0x104
#define MII_KSZ9021_EXT_RGMII_RX_DATA_SKEW 0x105
#define MII_KSZ9021_EXT_RGMII_TX_DATA_SKEW 0x106
#define MII_KSZ9021_EXT_ANALOG_TEST 0x107

struct phy_device;
int ksz9021_phy_extended_write(struct phy_device *phydev, int regnum, uint16_t val);
int ksz9021_phy_extended_read(struct phy_device *phydev, int regnum);

int ksz9021_startup(struct phy_device *phydev);
int ksz9021_config(struct phy_device *phydev);

void print_phyregs(struct phy_device *phydev);
# 40 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2

# 1 "/home/mint/seL4/dhs-demo-feb-2018/stage/arm/imx6/include/assert.h" 1


#undef assert




#define assert(x) ((x) ? ((void)0) : (__assert_fail(#x, __FILE__, __LINE__, __func__)))






void __assert_fail (const char *, const char *, int, const char *);
# 42 "/home/mint/seL4/dhs-demo-feb-2018/libs/libethdrivers/src/plat/imx6/uboot/mx6qsabrelite.c" 2




#define IOMUXC_PADDR 0x020E0000
#define IOMUXC_SIZE 0x4000

#define ENET_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)



static iomux_v3_cfg_t const enet_pads1[] = {
 MX6Q_PAD_ENET_MDIO__ENET_MDIO | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_ENET_MDC__ENET_MDC | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),

 MX6Q_PAD_RGMII_RXC__GPIO_6_30 | ((iomux_v3_cfg_t)((1 << 17)) << 41),

 MX6Q_PAD_RGMII_RD0__GPIO_6_25 | ((iomux_v3_cfg_t)((1 << 17)) << 41),

 MX6Q_PAD_RGMII_RD1__GPIO_6_27 | ((iomux_v3_cfg_t)((1 << 17)) << 41),

 MX6Q_PAD_RGMII_RD2__GPIO_6_28 | ((iomux_v3_cfg_t)((1 << 17)) << 41),

 MX6Q_PAD_RGMII_RD3__GPIO_6_29 | ((iomux_v3_cfg_t)((1 << 17)) << 41),

 MX6Q_PAD_RGMII_RX_CTL__GPIO_6_24 | ((iomux_v3_cfg_t)((1 << 17)) << 41),

 MX6Q_PAD_EIM_D23__GPIO_3_23 | ((iomux_v3_cfg_t)((1 << 17)) << 41),
};

static iomux_v3_cfg_t const enet_pads2[] = {
 MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3 | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
 MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL | ((iomux_v3_cfg_t)(((1 << 12) | (1 << 13) | (2 << 14) | (2 << 6) | (6 << 3) | (1 << 16))) << 41),
};






static int imx_iomux_v3_setup_pad(void *base, iomux_v3_cfg_t pad)
{
 uint32_t mux_ctrl_ofs = (pad & ((iomux_v3_cfg_t)0xfff << 0)) >> 0;
 uint32_t mux_mode = (pad & ((iomux_v3_cfg_t)0x1f << 36)) >> 36;
 uint32_t sel_input_ofs = (pad & ((iomux_v3_cfg_t)0xfff << 24)) >> 24;
 uint32_t sel_input = (pad & ((iomux_v3_cfg_t)0xf << 59)) >> 59;
 uint32_t pad_ctrl_ofs = (pad & ((iomux_v3_cfg_t)0xfff << 12)) >> 12;
 uint32_t pad_ctrl = (pad & ((iomux_v3_cfg_t)0x3ffff << 41)) >> 41;

 if (mux_ctrl_ofs)
  *((volatile uint32_t*)(base + mux_ctrl_ofs)) = mux_mode;

 if (sel_input_ofs)
  *((volatile uint32_t*)(base + sel_input_ofs)) = sel_input;

 if (!(pad_ctrl & (1 << 17)) && pad_ctrl_ofs)
  *((volatile uint32_t*)(base + pad_ctrl_ofs)) = pad_ctrl;

 return 0;
}

static int imx_iomux_v3_setup_multiple_pads(void *base, iomux_v3_cfg_t const *pad_list,
         unsigned count)
{
 iomux_v3_cfg_t const *p = pad_list;
 int i;
 int ret;

 for (i = 0; i < count; i++) {
  ret = imx_iomux_v3_setup_pad(base, *p);
  if (ret)
   return ret;
  p++;
 }
 return 0;
}


int setup_iomux_enet(ps_io_ops_t *io_ops)
{
    int ret;
    void *base = ps_io_map(&io_ops->io_mapper, (uintptr_t) 0x020E0000, 0x4000, 0, PS_MEM_NORMAL);
    if (!base) {
        return 1;
    }

 gpio_direction_output(((((3)-1)*32)+((23)&31)), 0, io_ops);
 gpio_direction_output(((((6)-1)*32)+((30)&31)), 1, io_ops);
 gpio_direction_output(((((6)-1)*32)+((25)&31)), 1, io_ops);
 gpio_direction_output(((((6)-1)*32)+((27)&31)), 1, io_ops);
 gpio_direction_output(((((6)-1)*32)+((28)&31)), 1, io_ops);
 gpio_direction_output(((((6)-1)*32)+((29)&31)), 1, io_ops);
 ret = imx_iomux_v3_setup_multiple_pads(base, enet_pads1, (sizeof(enet_pads1)/sizeof((enet_pads1)[0])));
 if (ret) {
     return ret;
 }
 gpio_direction_output(((((6)-1)*32)+((24)&31)), 1, io_ops);

 udelay(1000 * 10);
 gpio_set_value(((((3)-1)*32)+((23)&31)), 1);

 ret = imx_iomux_v3_setup_multiple_pads(base, enet_pads2, (sizeof(enet_pads2)/sizeof((enet_pads2)[0])));
 if (ret) {
     return ret;
 }

    ps_io_unmap(&io_ops->io_mapper, base, 0x4000);
    return 0;
}
