

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 13:59:56 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1736|  1736|  1736|  1736|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- for_y        |  1735|  1735|       347|          -|          -|     5|    no    |
        | + for_x       |   345|   345|        69|          -|          -|     5|    no    |
        |  ++ load_i    |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ load_j  |     6|     6|         2|          -|          -|     3|    no    |
        |  ++ win_i     |    42|    42|        14|          -|          -|     3|    no    |
        |   +++ win_j   |    12|    12|         4|          -|          -|     3|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	7  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond1_i)
	3  / (exitcond1_i)
8 --> 
	9  / (!exitcond_i)
	7  / (exitcond_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_out) nounwind, !map !32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_in) nounwind, !map !38"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !42"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @do_convolution_str) nounwind"
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%window = alloca [9 x i32], align 4" [final_conv2d/conv_v1/conv_v1.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [final_conv2d/conv_v1/conv_v1.cpp:32]

 <State 2> : 1.78ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%y_assign_1 = phi i3 [ 0, %0 ], [ %y, %14 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%y_cast = zext i3 %y_assign_1 to i4" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %y_assign_1, -3" [final_conv2d/conv_v1/conv_v1.cpp:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign_1, 1" [final_conv2d/conv_v1/conv_v1.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %2" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:33]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:33]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %y_assign_1 to i6" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_assign_1, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_4 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%tmp_s = add i6 %tmp_cast, %p_shl_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %3" [final_conv2d/conv_v1/conv_v1.cpp:35]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [final_conv2d/conv_v1/conv_v1.cpp:50]

 <State 3> : 1.77ns
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%x_assign_1 = phi i3 [ 0, %2 ], [ %x, %sumWindow.exit ]"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%x_cast = zext i3 %x_assign_1 to i4" [final_conv2d/conv_v1/conv_v1.cpp:35]
ST_3 : Operation 34 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %x_assign_1, -3" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_3 : Operation 36 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign_1, 1" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %14, label %4" [final_conv2d/conv_v1/conv_v1.cpp:35]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %5" [final_conv2d/conv_v1/conv_v1.cpp:40]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_9) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:49]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [final_conv2d/conv_v1/conv_v1.cpp:32]

 <State 4> : 3.48ns
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i3 [ -1, %4 ], [ %i_1, %10 ]"
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_cast = sext i3 %i to i4" [final_conv2d/conv_v1/conv_v1.cpp:40]
ST_4 : Operation 45 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, 2" [final_conv2d/conv_v1/conv_v1.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %6" [final_conv2d/conv_v1/conv_v1.cpp:40]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_4 : Operation 50 [1/1] (1.65ns)   --->   "%y_assign = add i4 %i_cast, %y_cast" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i4 %y_assign to i6" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %y_assign, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_4 : Operation 53 [1/1] (1.82ns)   --->   "%tmp_3 = add i6 %tmp_2_cast, %tmp_2" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %i_1 to i5" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 57 [1/1] (1.78ns)   --->   "%tmp_8 = sub i5 %tmp_6, %tmp_3_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.30ns)   --->   "%switch8 = icmp ugt i4 %y_assign, 4" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %7" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]

 <State 5> : 5.80ns
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%j = phi i3 [ -1, %6 ], [ %j_2, %._crit_edge ]"
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%j_cast = sext i3 %j to i4" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_5 : Operation 63 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j, 2" [final_conv2d/conv_v1/conv_v1.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %8" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_5 : Operation 67 [1/1] (1.65ns)   --->   "%x_assign = add i4 %j_cast, %x_cast" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%switch = icmp ugt i4 %x_assign, 4" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.97ns)   --->   "%or_cond = or i1 %switch8, %switch" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %._crit_edge, label %9" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i4 %x_assign to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%tmp_13 = add i6 %tmp_3, %tmp_6_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i6 %tmp_13 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_18_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_1) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %5" [final_conv2d/conv_v1/conv_v1.cpp:40]

 <State 6> : 5.75ns
ST_6 : Operation 78 [1/2] (2.32ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 79 [1/1] (1.65ns)   --->   "%tmp_7 = add i3 %j, 1" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %tmp_7 to i5" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 81 [1/1] (1.78ns)   --->   "%tmp_14 = add i5 %tmp_8, %tmp_8_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i5 %tmp_14 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%window_addr = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_19_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 84 [1/1] (2.32ns)   --->   "store i32 %data_in_load, i32* %window_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 86 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j, 1" [final_conv2d/conv_v1/conv_v1.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %7" [final_conv2d/conv_v1/conv_v1.cpp:41]

 <State 7> : 4.15ns
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%val_out = phi i32 [ %result_1_i, %13 ], [ 0, %.preheader.preheader ]" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%i_i = phi i3 [ %i_2, %13 ], [ -1, %.preheader.preheader ]"
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%i_i_cast = sext i3 %i_i to i4" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 91 [1/1] (1.13ns)   --->   "%exitcond1_i = icmp eq i3 %i_i, 2" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %sumWindow.exit, label %11" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 96 [1/1] (1.65ns)   --->   "%y_assign_2 = add i4 %y_cast, %i_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i_i, 1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i3 %i_2 to i5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_2, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 100 [1/1] (1.78ns)   --->   "%tmp_12 = sub i5 %tmp_11, %tmp_2_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %y_assign_2, i32 3)" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%rev = xor i1 %tmp, true" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.30ns)   --->   "%tmp_i_i = icmp slt i4 %y_assign_2, 5" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp4 = and i1 %tmp_i_i, %rev" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br label %12" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_cast_10 = zext i3 %x_assign_1 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_7 : Operation 107 [1/1] (1.82ns)   --->   "%tmp_10 = add i6 %tmp_s, %tmp_cast_10" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i6 %tmp_10 to i64" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [25 x i32]* %data_out, i64 0, i64 %tmp_15_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_7 : Operation 110 [1/1] (2.32ns)   --->   "store i32 %val_out, i32* %data_out_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_5) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:48]
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [final_conv2d/conv_v1/conv_v1.cpp:35]

 <State 8> : 5.75ns
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %val_out, %11 ], [ %result_1, %_ifconv.i ]"
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%j_i = phi i3 [ -1, %11 ], [ %j_1, %_ifconv.i ]"
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%j_i_cast = sext i3 %j_i to i4" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 116 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %j_i, 2" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %13, label %_ifconv.i" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 119 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_i, 1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6_i_cast = zext i3 %j_1 to i5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 121 [1/1] (1.78ns)   --->   "%tmp_16 = add i5 %tmp_12, %tmp_6_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i5 %tmp_16 to i64" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_20_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_20_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 125 [2/2] (2.32ns)   --->   "%window_load = load i32* %window_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 126 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_1_i1) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %.preheader" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]

 <State 9> : 2.32ns
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%window_load = load i32* %window_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 130 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 10> : 8.51ns
ST_10 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_7_i = mul nsw i32 %kernel_load, %window_load" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.93ns
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_11 : Operation 133 [1/1] (1.65ns)   --->   "%x_assign_2 = add i4 %x_cast, %j_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %x_assign_2, i32 3)" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%rev7 = xor i1 %tmp_15, true" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.30ns)   --->   "%tmp_1_i_i = icmp slt i4 %x_assign_2, 5" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%tmp5 = and i1 %tmp_1_i_i, %rev7" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_i_i = and i1 %tmp5, %tmp4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (2.55ns)   --->   "%result = add nsw i32 %tmp_7_i, %result_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_1 = select i1 %p_i_i, i32 %result, i32 %result_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br label %12" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12   (specbitsmap      ) [ 000000000000]
StgValue_13   (specbitsmap      ) [ 000000000000]
StgValue_14   (specbitsmap      ) [ 000000000000]
StgValue_15   (spectopmodule    ) [ 000000000000]
window        (alloca           ) [ 001111111111]
StgValue_17   (br               ) [ 011111111111]
y_assign_1    (phi              ) [ 001000000000]
y_cast        (zext             ) [ 000111111111]
exitcond3     (icmp             ) [ 001111111111]
empty         (speclooptripcount) [ 000000000000]
y             (add              ) [ 011111111111]
StgValue_23   (br               ) [ 000000000000]
StgValue_24   (specloopname     ) [ 000000000000]
tmp_9         (specregionbegin  ) [ 000111111111]
tmp_cast      (zext             ) [ 000000000000]
tmp_4         (bitconcatenate   ) [ 000000000000]
p_shl_cast    (zext             ) [ 000000000000]
tmp_s         (add              ) [ 000111111111]
StgValue_30   (br               ) [ 001111111111]
StgValue_31   (ret              ) [ 000000000000]
x_assign_1    (phi              ) [ 000111111111]
x_cast        (zext             ) [ 000011111111]
exitcond2     (icmp             ) [ 001111111111]
empty_3       (speclooptripcount) [ 000000000000]
x             (add              ) [ 001111111111]
StgValue_37   (br               ) [ 000000000000]
StgValue_38   (specloopname     ) [ 000000000000]
tmp_5         (specregionbegin  ) [ 000011111111]
StgValue_40   (br               ) [ 001111111111]
empty_12      (specregionend    ) [ 000000000000]
StgValue_42   (br               ) [ 011111111111]
i             (phi              ) [ 000010000000]
i_cast        (sext             ) [ 000000000000]
exitcond1     (icmp             ) [ 001111111111]
empty_4       (speclooptripcount) [ 000000000000]
StgValue_47   (br               ) [ 000000000000]
StgValue_48   (specloopname     ) [ 000000000000]
tmp_1         (specregionbegin  ) [ 000001100000]
y_assign      (add              ) [ 000000000000]
tmp_2_cast    (sext             ) [ 000000000000]
tmp_2         (bitconcatenate   ) [ 000000000000]
tmp_3         (add              ) [ 000001100000]
i_1           (add              ) [ 001111111111]
tmp_3_cast    (zext             ) [ 000000000000]
tmp_6         (bitconcatenate   ) [ 000000000000]
tmp_8         (sub              ) [ 000001100000]
switch8       (icmp             ) [ 000001100000]
StgValue_59   (br               ) [ 001111111111]
StgValue_60   (br               ) [ 001111111111]
j             (phi              ) [ 000001100000]
j_cast        (sext             ) [ 000000000000]
exitcond      (icmp             ) [ 001111111111]
empty_5       (speclooptripcount) [ 000000000000]
StgValue_65   (br               ) [ 000000000000]
StgValue_66   (specloopname     ) [ 000000000000]
x_assign      (add              ) [ 000000000000]
switch        (icmp             ) [ 000000000000]
or_cond       (or               ) [ 001111111111]
StgValue_70   (br               ) [ 000000000000]
tmp_6_cast    (zext             ) [ 000000000000]
tmp_13        (add              ) [ 000000000000]
tmp_18_cast   (sext             ) [ 000000000000]
data_in_addr  (getelementptr    ) [ 000000100000]
empty_6       (specregionend    ) [ 000000000000]
StgValue_77   (br               ) [ 001111111111]
data_in_load  (load             ) [ 000000000000]
tmp_7         (add              ) [ 000000000000]
tmp_8_cast    (zext             ) [ 000000000000]
tmp_14        (add              ) [ 000000000000]
tmp_19_cast   (sext             ) [ 000000000000]
window_addr   (getelementptr    ) [ 000000000000]
StgValue_84   (store            ) [ 000000000000]
StgValue_85   (br               ) [ 000000000000]
j_2           (add              ) [ 001111111111]
StgValue_87   (br               ) [ 001111111111]
val_out       (phi              ) [ 000000011111]
i_i           (phi              ) [ 000000010000]
i_i_cast      (sext             ) [ 000000000000]
exitcond1_i   (icmp             ) [ 001111111111]
empty_7       (speclooptripcount) [ 000000000000]
StgValue_93   (br               ) [ 000000000000]
StgValue_94   (specloopname     ) [ 000000000000]
tmp_1_i1      (specregionbegin  ) [ 000000001111]
y_assign_2    (add              ) [ 000000000000]
i_2           (add              ) [ 001111111111]
tmp_2_i_cast  (zext             ) [ 000000000000]
tmp_11        (bitconcatenate   ) [ 000000000000]
tmp_12        (sub              ) [ 000000001111]
tmp           (bitselect        ) [ 000000000000]
rev           (xor              ) [ 000000000000]
tmp_i_i       (icmp             ) [ 000000000000]
tmp4          (and              ) [ 000000001111]
StgValue_105  (br               ) [ 001111111111]
tmp_cast_10   (zext             ) [ 000000000000]
tmp_10        (add              ) [ 000000000000]
tmp_15_cast   (zext             ) [ 000000000000]
data_out_addr (getelementptr    ) [ 000000000000]
StgValue_110  (store            ) [ 000000000000]
empty_11      (specregionend    ) [ 000000000000]
StgValue_112  (br               ) [ 001111111111]
result_1_i    (phi              ) [ 001111111111]
j_i           (phi              ) [ 000000001000]
j_i_cast      (sext             ) [ 000000000111]
exitcond_i    (icmp             ) [ 001111111111]
empty_8       (speclooptripcount) [ 000000000000]
StgValue_118  (br               ) [ 000000000000]
j_1           (add              ) [ 001111111111]
tmp_6_i_cast  (zext             ) [ 000000000000]
tmp_16        (add              ) [ 000000000000]
tmp_20_cast   (sext             ) [ 000000000000]
kernel_addr   (getelementptr    ) [ 000000000100]
window_addr_1 (getelementptr    ) [ 000000000100]
empty_9       (specregionend    ) [ 000000000000]
StgValue_128  (br               ) [ 001111111111]
window_load   (load             ) [ 000000000010]
kernel_load   (load             ) [ 000000000010]
tmp_7_i       (mul              ) [ 000000000001]
StgValue_132  (specloopname     ) [ 000000000000]
x_assign_2    (add              ) [ 000000000000]
tmp_15        (bitselect        ) [ 000000000000]
rev7          (xor              ) [ 000000000000]
tmp_1_i_i     (icmp             ) [ 000000000000]
tmp5          (and              ) [ 000000000000]
p_i_i         (and              ) [ 000000000000]
result        (add              ) [ 000000000000]
result_1      (select           ) [ 001111111111]
StgValue_141  (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_convolution_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="window_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_in_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="window_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_84/6 window_load/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_out_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="StgValue_110_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="window_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_1/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/8 "/>
</bind>
</comp>

<comp id="127" class="1005" name="y_assign_1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="1"/>
<pin id="129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="y_assign_1_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign_1/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="x_assign_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_assign_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign_1/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="1"/>
<pin id="152" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="j_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="3" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="val_out_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_out (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="val_out_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_out/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="result_1_i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1_i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="result_1_i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_i/8 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="1"/>
<pin id="211" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_i_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="y_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="y_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="x_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="x_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="y_assign_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="2"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_2_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_3_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_8_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="switch8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="switch8/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="x_assign_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="2"/>
<pin id="350" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="switch_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="switch/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_cond_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_6_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_13_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_18_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_7_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="1"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_8_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="2"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_19_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="j_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_i_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_i_cast/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond1_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="y_assign_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="3"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign_2/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="i_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_2_i_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_cast/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_11_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_12_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="rev_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_i_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_cast_10_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="2"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_10/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_10_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="3"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_15_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="j_i_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_i_cast/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="exitcond_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_6_i_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_cast/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_16_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_20_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_7_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_i/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="x_assign_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="6"/>
<pin id="519" dir="0" index="1" bw="3" slack="3"/>
<pin id="520" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign_2/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_15_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="0" index="2" bw="3" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="rev7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_1_i_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i_i/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_i_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="4"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i_i/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="result_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="32" slack="3"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="result_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="3"/>
<pin id="561" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/11 "/>
</bind>
</comp>

<comp id="565" class="1005" name="y_cast_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="2"/>
<pin id="567" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="y_cast "/>
</bind>
</comp>

<comp id="574" class="1005" name="y_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_s_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="3"/>
<pin id="581" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="584" class="1005" name="x_cast_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="2"/>
<pin id="586" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="x_cast "/>
</bind>
</comp>

<comp id="593" class="1005" name="x_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="1"/>
<pin id="603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_8_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="2"/>
<pin id="613" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="616" class="1005" name="switch8_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="switch8 "/>
</bind>
</comp>

<comp id="624" class="1005" name="or_cond_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="628" class="1005" name="data_in_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="1"/>
<pin id="630" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="j_2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="1"/>
<pin id="635" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="i_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_12_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp4_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="4"/>
<pin id="653" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="656" class="1005" name="j_i_cast_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="3"/>
<pin id="658" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="j_i_cast "/>
</bind>
</comp>

<comp id="664" class="1005" name="j_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="kernel_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="1"/>
<pin id="671" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="window_addr_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="1"/>
<pin id="676" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="window_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="kernel_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_7_i_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="694" class="1005" name="result_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="52" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="79" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="126"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="103" pin=1"/></net>

<net id="185"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="207"><net_src comp="173" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="131" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="131" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="131" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="131" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="131" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="236" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="142" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="142" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="142" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="154" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="154" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="274" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="284" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="154" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="307" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="284" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="165" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="165" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="337" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="347" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="381"><net_src comp="161" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="401"><net_src comp="161" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="22" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="190" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="190" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="403" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="190" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="413" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="413" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="450" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="138" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="485"><net_src comp="213" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="213" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="213" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="22" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="517" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="197" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="547" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="197" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="220" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="577"><net_src comp="230" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="582"><net_src comp="252" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="587"><net_src comp="258" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="596"><net_src comp="268" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="604"><net_src comp="301" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="609"><net_src comp="307" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="614"><net_src comp="325" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="619"><net_src comp="331" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="627"><net_src comp="358" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="72" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="636"><net_src comp="397" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="644"><net_src comp="418" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="649"><net_src comp="436" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="654"><net_src comp="462" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="659"><net_src comp="482" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="667"><net_src comp="492" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="672"><net_src comp="108" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="677"><net_src comp="115" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="682"><net_src comp="90" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="687"><net_src comp="122" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="692"><net_src comp="513" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="697"><net_src comp="557" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {7 }
 - Input state : 
	Port: do_convolution : data_in | {5 6 }
	Port: do_convolution : kernel | {8 9 }
  - Chain level:
	State 1
	State 2
		y_cast : 1
		exitcond3 : 1
		y : 1
		StgValue_23 : 2
		tmp_cast : 1
		tmp_4 : 1
		p_shl_cast : 2
		tmp_s : 3
	State 3
		x_cast : 1
		exitcond2 : 1
		x : 1
		StgValue_37 : 2
	State 4
		i_cast : 1
		exitcond1 : 1
		StgValue_47 : 2
		y_assign : 2
		tmp_2_cast : 3
		tmp_2 : 3
		tmp_3 : 4
		i_1 : 1
		tmp_3_cast : 2
		tmp_6 : 2
		tmp_8 : 3
		switch8 : 3
	State 5
		j_cast : 1
		exitcond : 1
		StgValue_65 : 2
		x_assign : 2
		switch : 3
		or_cond : 4
		StgValue_70 : 4
		tmp_6_cast : 3
		tmp_13 : 4
		tmp_18_cast : 5
		data_in_addr : 6
		data_in_load : 7
	State 6
		tmp_8_cast : 1
		tmp_14 : 2
		tmp_19_cast : 3
		window_addr : 4
		StgValue_84 : 5
	State 7
		i_i_cast : 1
		exitcond1_i : 1
		StgValue_93 : 2
		y_assign_2 : 2
		i_2 : 1
		tmp_2_i_cast : 2
		tmp_11 : 2
		tmp_12 : 3
		tmp : 3
		rev : 4
		tmp_i_i : 3
		tmp4 : 4
		tmp_10 : 1
		tmp_15_cast : 2
		data_out_addr : 3
		StgValue_110 : 4
	State 8
		j_i_cast : 1
		exitcond_i : 1
		StgValue_118 : 2
		j_1 : 1
		tmp_6_i_cast : 2
		tmp_16 : 3
		tmp_20_cast : 4
		kernel_addr : 5
		window_addr_1 : 5
		window_load : 6
		kernel_load : 6
	State 9
	State 10
	State 11
		tmp_15 : 1
		rev7 : 2
		tmp_1_i_i : 1
		tmp5 : 2
		p_i_i : 2
		result_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       y_fu_230      |    0    |    0    |    12   |
|          |     tmp_s_fu_252    |    0    |    0    |    15   |
|          |       x_fu_268      |    0    |    0    |    12   |
|          |   y_assign_fu_284   |    0    |    0    |    12   |
|          |     tmp_3_fu_301    |    0    |    0    |    15   |
|          |      i_1_fu_307     |    0    |    0    |    12   |
|          |   x_assign_fu_347   |    0    |    0    |    12   |
|          |    tmp_13_fu_367    |    0    |    0    |    15   |
|    add   |     tmp_7_fu_377    |    0    |    0    |    12   |
|          |    tmp_14_fu_387    |    0    |    0    |    15   |
|          |      j_2_fu_397     |    0    |    0    |    12   |
|          |  y_assign_2_fu_413  |    0    |    0    |    12   |
|          |      i_2_fu_418     |    0    |    0    |    12   |
|          |    tmp_10_fu_472    |    0    |    0    |    15   |
|          |      j_1_fu_492     |    0    |    0    |    12   |
|          |    tmp_16_fu_502    |    0    |    0    |    15   |
|          |  x_assign_2_fu_517  |    0    |    0    |    12   |
|          |    result_fu_552    |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_224  |    0    |    0    |    9    |
|          |   exitcond2_fu_262  |    0    |    0    |    9    |
|          |   exitcond1_fu_278  |    0    |    0    |    9    |
|          |    switch8_fu_331   |    0    |    0    |    9    |
|   icmp   |   exitcond_fu_341   |    0    |    0    |    9    |
|          |    switch_fu_352    |    0    |    0    |    9    |
|          |  exitcond1_i_fu_407 |    0    |    0    |    9    |
|          |    tmp_i_i_fu_456   |    0    |    0    |    9    |
|          |  exitcond_i_fu_486  |    0    |    0    |    9    |
|          |   tmp_1_i_i_fu_535  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|  select  |   result_1_fu_557   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    sub   |     tmp_8_fu_325    |    0    |    0    |    15   |
|          |    tmp_12_fu_436    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    mul   |    tmp_7_i_fu_513   |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |     tmp4_fu_462     |    0    |    0    |    2    |
|    and   |     tmp5_fu_541     |    0    |    0    |    2    |
|          |     p_i_i_fu_547    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    xor   |      rev_fu_450     |    0    |    0    |    2    |
|          |     rev7_fu_529     |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    or    |    or_cond_fu_358   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |    y_cast_fu_220    |    0    |    0    |    0    |
|          |   tmp_cast_fu_236   |    0    |    0    |    0    |
|          |  p_shl_cast_fu_248  |    0    |    0    |    0    |
|          |    x_cast_fu_258    |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_313  |    0    |    0    |    0    |
|   zext   |  tmp_6_cast_fu_363  |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_383  |    0    |    0    |    0    |
|          | tmp_2_i_cast_fu_424 |    0    |    0    |    0    |
|          |  tmp_cast_10_fu_468 |    0    |    0    |    0    |
|          |  tmp_15_cast_fu_477 |    0    |    0    |    0    |
|          | tmp_6_i_cast_fu_498 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_240    |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_293    |    0    |    0    |    0    |
|          |     tmp_6_fu_317    |    0    |    0    |    0    |
|          |    tmp_11_fu_428    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast_fu_274    |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_289  |    0    |    0    |    0    |
|          |    j_cast_fu_337    |    0    |    0    |    0    |
|   sext   |  tmp_18_cast_fu_372 |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_392 |    0    |    0    |    0    |
|          |   i_i_cast_fu_403   |    0    |    0    |    0    |
|          |   j_i_cast_fu_482   |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_507 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_442     |    0    |    0    |    0    |
|          |    tmp_15_fu_521    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |    0    |   445   |
|----------|---------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|window|    0   |   64   |    5   |
+------+--------+--------+--------+
| Total|    0   |   64   |    5   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| data_in_addr_reg_628|    5   |
|     i_1_reg_606     |    3   |
|     i_2_reg_641     |    3   |
|     i_i_reg_186     |    3   |
|      i_reg_150      |    3   |
|     j_1_reg_664     |    3   |
|     j_2_reg_633     |    3   |
|   j_i_cast_reg_656  |    4   |
|     j_i_reg_209     |    3   |
|      j_reg_161      |    3   |
| kernel_addr_reg_669 |    4   |
| kernel_load_reg_684 |   32   |
|   or_cond_reg_624   |    1   |
|  result_1_i_reg_197 |   32   |
|   result_1_reg_694  |   32   |
|   switch8_reg_616   |    1   |
|     tmp4_reg_651    |    1   |
|    tmp_12_reg_646   |    5   |
|    tmp_3_reg_601    |    6   |
|   tmp_7_i_reg_689   |   32   |
|    tmp_8_reg_611    |    5   |
|    tmp_s_reg_579    |    6   |
|   val_out_reg_173   |   32   |
|window_addr_1_reg_674|    4   |
| window_load_reg_679 |   32   |
|  x_assign_1_reg_138 |    3   |
|    x_cast_reg_584   |    4   |
|      x_reg_593      |    3   |
|  y_assign_1_reg_127 |    3   |
|    y_cast_reg_565   |    4   |
|      y_reg_574      |    3   |
+---------------------+--------+
|        Total        |   278  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_90  |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    9    |
| x_assign_1_reg_138 |  p0  |   2  |   3  |    6   ||    9    |
|      j_reg_161     |  p0  |   2  |   3  |    6   ||    9    |
|   val_out_reg_173  |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   106  || 10.6597 ||    60   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   445  |
|   Memory  |    0   |    -   |    -   |   64   |    5   |
|Multiplexer|    -   |    -   |   10   |    -   |   60   |
|  Register |    -   |    -   |    -   |   278  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   10   |   342  |   510  |
+-----------+--------+--------+--------+--------+--------+
