# RISC-V-Reference-SoC-Tapeout-Program
Participated in the RISC-V Reference SoC Tapeout Program (VSD + IIT Gandhinagar). Gained hands-on experience in full SoC design flow â€” RTL to Tapeout using Synopsys EDA tools &amp; SCL180nm PDK.
