<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: hal_lld.c Source File</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>hal_lld.c</h1>  </div>
</div>
<div class="contents">
<a href="platforms_2_s_t_m32_2hal__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment">    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010 Giovanni Di Sirio.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">    This file is part of ChibiOS/RT.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">    ChibiOS/RT is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment">    it under the terms of the GNU General Public License as published by</span>
<a name="l00008"></a>00008 <span class="comment">    the Free Software Foundation; either version 3 of the License, or</span>
<a name="l00009"></a>00009 <span class="comment">    (at your option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">    ChibiOS/RT is distributed in the hope that it will be useful,</span>
<a name="l00012"></a>00012 <span class="comment">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00013"></a>00013 <span class="comment">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<a name="l00014"></a>00014 <span class="comment">    GNU General Public License for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">    You should have received a copy of the GNU General Public License</span>
<a name="l00017"></a>00017 <span class="comment">    along with this program. If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">                                      ---</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">    A special exception to the GPL can be applied should you wish to distribute</span>
<a name="l00022"></a>00022 <span class="comment">    a combined work that includes ChibiOS/RT, without being obliged to provide</span>
<a name="l00023"></a>00023 <span class="comment">    the source code for any proprietary components. See the file exception.txt</span>
<a name="l00024"></a>00024 <span class="comment">    for full details of how and when the exception can be applied.</span>
<a name="l00025"></a>00025 <span class="comment">*/</span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">/**</span>
<a name="l00028"></a>00028 <span class="comment"> * @file    STM32/hal_lld.c</span>
<a name="l00029"></a>00029 <span class="comment"> * @brief   STM32 HAL subsystem low level driver source.</span>
<a name="l00030"></a>00030 <span class="comment"> *</span>
<a name="l00031"></a>00031 <span class="comment"> * @addtogroup STM32_HAL</span>
<a name="l00032"></a>00032 <span class="comment"> * @{</span>
<a name="l00033"></a>00033 <span class="comment"> */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="ch_8h.html" title="ChibiOS/RT main include file.">ch.h</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html" title="HAL subsystem header.">hal.h</a>&quot;</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#define AIRCR_VECTKEY           0x05FA0000</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="comment">/*===========================================================================*/</span>
<a name="l00041"></a>00041 <span class="comment">/* Driver exported variables.                                                */</span>
<a name="l00042"></a>00042 <span class="comment">/*===========================================================================*/</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="comment">/*===========================================================================*/</span>
<a name="l00045"></a>00045 <span class="comment">/* Driver local variables.                                                   */</span>
<a name="l00046"></a>00046 <span class="comment">/*===========================================================================*/</span>
<a name="l00047"></a>00047 <span class="comment"></span>
<a name="l00048"></a>00048 <span class="comment">/**</span>
<a name="l00049"></a>00049 <span class="comment"> * @brief PAL setup.</span>
<a name="l00050"></a>00050 <span class="comment"> * @details Digital I/O ports static configuration as defined in @p board.h.</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a><a class="code" href="group___s_t_m32___h_a_l.html#gac32ea30ca5bb872528c2eda9a037d443">00052</a> <span class="keyword">const</span> <a class="code" href="struct_p_a_l_config.html" title="AT91SAM7 PIO static initializer.">PALConfig</a> <a class="code" href="group___a_t91_s_a_m7___h_a_l.html#gac32ea30ca5bb872528c2eda9a037d443" title="PAL setup.">pal_default_config</a> =
<a name="l00053"></a>00053 {
<a name="l00054"></a>00054   {VAL_GPIOAODR, VAL_GPIOACRL, VAL_GPIOACRH},
<a name="l00055"></a>00055   {VAL_GPIOBODR, VAL_GPIOBCRL, VAL_GPIOBCRH},
<a name="l00056"></a>00056   {VAL_GPIOCODR, VAL_GPIOCCRL, VAL_GPIOCCRH},
<a name="l00057"></a>00057   {VAL_GPIODODR, VAL_GPIODCRL, VAL_GPIODCRH},
<a name="l00058"></a>00058 <span class="preprocessor">#if !defined(STM32F10X_LD)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>  {VAL_GPIOEODR, VAL_GPIOECRL, VAL_GPIOECRH},
<a name="l00060"></a>00060 <span class="preprocessor">#endif</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F10X_HD)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>  {VAL_GPIOFODR, VAL_GPIOFCRL, VAL_GPIOFCRH},
<a name="l00063"></a>00063   {VAL_GPIOGODR, VAL_GPIOGCRL, VAL_GPIOGCRH},
<a name="l00064"></a>00064 <span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>};
<a name="l00066"></a>00066 
<a name="l00067"></a>00067 <span class="comment">/*===========================================================================*/</span>
<a name="l00068"></a>00068 <span class="comment">/* Driver local functions.                                                   */</span>
<a name="l00069"></a>00069 <span class="comment">/*===========================================================================*/</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="comment">/*===========================================================================*/</span>
<a name="l00072"></a>00072 <span class="comment">/* Driver interrupt handlers.                                                */</span>
<a name="l00073"></a>00073 <span class="comment">/*===========================================================================*/</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="comment">/*===========================================================================*/</span>
<a name="l00076"></a>00076 <span class="comment">/* Driver exported functions.                                                */</span>
<a name="l00077"></a>00077 <span class="comment">/*===========================================================================*/</span>
<a name="l00078"></a>00078 <span class="comment"></span>
<a name="l00079"></a>00079 <span class="comment">/**</span>
<a name="l00080"></a>00080 <span class="comment"> * @brief Low level HAL driver initialization.</span>
<a name="l00081"></a>00081 <span class="comment"> */</span>
<a name="l00082"></a>00082 <span class="keywordtype">void</span> <a class="code" href="group___h_a_l___l_l_d.html#ga07d5821e5a06754e2ce920c97890d06f" title="Low level HAL driver initialization.">hal_lld_init</a>(<span class="keywordtype">void</span>) {
<a name="l00083"></a>00083 
<a name="l00084"></a>00084   <span class="comment">/* SysTick initialization using the system clock.*/</span>
<a name="l00085"></a>00085   SysTick-&gt;LOAD = <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga918128f20df10ac68bd73605007bccf1" title="AHB frequency.">STM32_HCLK</a> / <a class="code" href="group__config.html#ga195ab8ff3340a18d4513cbaf915078f2" title="System tick frequency.">CH_FREQUENCY</a> - 1;
<a name="l00086"></a>00086   SysTick-&gt;VAL = 0;
<a name="l00087"></a>00087   SysTick-&gt;CTRL = SysTick_CTRL_CLKSOURCE_Msk |
<a name="l00088"></a>00088                   SysTick_CTRL_ENABLE_Msk |
<a name="l00089"></a>00089                   SysTick_CTRL_TICKINT_Msk;
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="preprocessor">#if CH_HAL_USE_ADC || CH_HAL_USE_SPI</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>  <a class="code" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2" title="STM32 DMA helper initialization.">dmaInit</a>();
<a name="l00093"></a>00093 <span class="preprocessor">#endif</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>}
<a name="l00095"></a>00095 <span class="comment"></span>
<a name="l00096"></a>00096 <span class="comment">/**</span>
<a name="l00097"></a>00097 <span class="comment"> * @brief STM32 clocks and PLL initialization.</span>
<a name="l00098"></a>00098 <span class="comment"> * @note All the involved constants come from the file @p board.h.</span>
<a name="l00099"></a>00099 <span class="comment"> */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#if defined(STM32F10X_LD) || defined(STM32F10X_MD) ||                       \</span>
<a name="l00101"></a>00101 <span class="preprocessor">    defined(STM32F10X_HD) || defined(__DOXYGEN__)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00103"></a>00103 <span class="comment"> * Clocks initialization for the LD, MD and HD sub-families.</span>
<a name="l00104"></a>00104 <span class="comment"> */</span>
<a name="l00105"></a>00105 <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5" title="STM32 clocks and PLL initialization.">stm32_clock_init</a>(<span class="keywordtype">void</span>) {
<a name="l00106"></a>00106 
<a name="l00107"></a>00107   <span class="comment">/* HSI setup, it enforces the reset situation in order to handle possible</span>
<a name="l00108"></a>00108 <span class="comment">     problems with JTAG probes and re-initializations.*/</span>
<a name="l00109"></a>00109   RCC-&gt;CR |= RCC_CR_HSION;                  <span class="comment">/* Make sure HSI is ON.         */</span>
<a name="l00110"></a>00110   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY))
<a name="l00111"></a>00111     ;                                       <span class="comment">/* Wait until HSI is stable.    */</span>
<a name="l00112"></a>00112   RCC-&gt;CR &amp;= RCC_CR_HSITRIM | RCC_CR_HSION; <span class="comment">/* CR Reset value.              */</span>
<a name="l00113"></a>00113   RCC-&gt;CFGR = 0;                            <span class="comment">/* CFGR reset value.            */</span>
<a name="l00114"></a>00114   <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
<a name="l00115"></a>00115     ;                                       <span class="comment">/* Wait until HSI is the source.*/</span>
<a name="l00116"></a>00116 
<a name="l00117"></a>00117   <span class="comment">/* HSE setup, it is only performed if the HSE clock is selected as source</span>
<a name="l00118"></a>00118 <span class="comment">     of the system clock (directly or through the PLL).*/</span>
<a name="l00119"></a>00119 <span class="preprocessor">#if (STM32_SW == STM32_SW_HSE) ||                                           \</span>
<a name="l00120"></a>00120 <span class="preprocessor">    ((STM32_SW == STM32_SW_PLL) &amp;&amp; (STM32_PLLSRC == STM32_PLLSRC_HSE))</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>  RCC-&gt;CR |= RCC_CR_HSEON;
<a name="l00122"></a>00122   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSERDY))
<a name="l00123"></a>00123     ;                           <span class="comment">/* Waits until HSE is stable.               */</span>
<a name="l00124"></a>00124 <span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126   <span class="comment">/* PLL setup, it is only performed if the PLL is the selected source of</span>
<a name="l00127"></a>00127 <span class="comment">     the system clock else it is left disabled.*/</span>
<a name="l00128"></a>00128 <span class="preprocessor">#if STM32_SW == STM32_SW_PLL</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>  RCC-&gt;CFGR |= <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a" title="PLLMUL field.">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd" title="Crystal PLL pre-divider.">STM32_PLLXTPRE</a> | STM32_PLLSRC;
<a name="l00130"></a>00130   RCC-&gt;CR   |= RCC_CR_PLLON;
<a name="l00131"></a>00131   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLRDY))
<a name="l00132"></a>00132     ;                           <span class="comment">/* Waits until PLL is stable.               */</span>
<a name="l00133"></a>00133 <span class="preprocessor">#endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135   <span class="comment">/* Clock settings.*/</span>
<a name="l00136"></a>00136   RCC-&gt;CFGR = <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga5b24026a48ef156dcb642b6e55a68e02" title="MCO pin setting.">STM32_MCO</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a" title="PLLMUL field.">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd" title="Crystal PLL pre-divider.">STM32_PLLXTPRE</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga811cfbd049f0ab00976def9593849d32" title="Clock source for the PLL.">STM32_PLLSRC</a> |
<a name="l00137"></a>00137               <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6" title="ADC prescaler value.">STM32_ADCPRE</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83" title="APB2 prescaler value.">STM32_PPRE2</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8" title="APB1 prescaler value.">STM32_PPRE1</a> | STM32_HPRE;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139   <span class="comment">/* Flash setup and final clock selection.   */</span>
<a name="l00140"></a>00140   FLASH-&gt;ACR = STM32_FLASHBITS; <span class="comment">/* Flash wait states depending on clock.    */</span>
<a name="l00141"></a>00141 
<a name="l00142"></a>00142   <span class="comment">/* Switching on the configured clock source if it is different from HSI.*/</span>
<a name="l00143"></a>00143 <span class="preprocessor">#if (STM32_SW != STM32_SW_HSI)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>  RCC-&gt;CFGR |= STM32_SW;        <span class="comment">/* Switches on the selected clock source.   */</span>
<a name="l00145"></a>00145   <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != (<a class="code" href="group___s_t_m32_f103___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f" title="Main clock source selection.">STM32_SW</a> &lt;&lt; 2))
<a name="l00146"></a>00146     ;
<a name="l00147"></a>00147 <span class="preprocessor">#endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>}
<a name="l00149"></a>00149 <span class="preprocessor">#elif defined(STM32F10X_CL)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00151"></a>00151 <span class="comment"> * Clocks initialization for the CL sub-family.</span>
<a name="l00152"></a>00152 <span class="comment"> */</span>
<a name="l00153"></a>00153 <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5" title="STM32 clocks and PLL initialization.">stm32_clock_init</a>(<span class="keywordtype">void</span>) {
<a name="l00154"></a>00154 
<a name="l00155"></a>00155   <span class="comment">/* HSI setup, it enforces the reset situation in order to handle possible</span>
<a name="l00156"></a>00156 <span class="comment">     problems with JTAG probes and re-initializations.*/</span>
<a name="l00157"></a>00157   RCC-&gt;CR |= RCC_CR_HSION;                  <span class="comment">/* Make sure HSI is ON.         */</span>
<a name="l00158"></a>00158   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY))
<a name="l00159"></a>00159     ;                                       <span class="comment">/* Wait until HSI is stable.    */</span>
<a name="l00160"></a>00160   RCC-&gt;CR &amp;= RCC_CR_HSITRIM | RCC_CR_HSION; <span class="comment">/* CR Reset value.              */</span>
<a name="l00161"></a>00161   RCC-&gt;CFGR = 0;                            <span class="comment">/* CFGR reset value.            */</span>
<a name="l00162"></a>00162   <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
<a name="l00163"></a>00163     ;                                       <span class="comment">/* Wait until HSI is the source.*/</span>
<a name="l00164"></a>00164   RCC-&gt;CFGR2 = 0;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166   <span class="comment">/* HSE setup, it is only performed if the HSE clock is selected as source</span>
<a name="l00167"></a>00167 <span class="comment">     of the system clock (directly or through the PLLs).*/</span>
<a name="l00168"></a>00168 <span class="preprocessor">#if (STM32_SW == STM32_SW_HSE) ||                                           \</span>
<a name="l00169"></a>00169 <span class="preprocessor">    ((STM32_SW == STM32_SW_PLL) &amp;&amp; (STM32_PLLSRC == STM32_PLLSRC_PREDIV1))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>  RCC-&gt;CR |= RCC_CR_HSEON;
<a name="l00171"></a>00171   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSERDY))
<a name="l00172"></a>00172     ;                           <span class="comment">/* Waits until HSE is stable.               */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#endif</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175   <span class="comment">/* PLL2 setup, it is only performed if the PLL2 clock is selected as source</span>
<a name="l00176"></a>00176 <span class="comment">     for the PLL clock else it is left disabled.*/</span>
<a name="l00177"></a>00177 <span class="preprocessor">#if STM32_SW == STM32_SW_PLL</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#if STM32_PREDIV1SRC == STM32_PREDIV1SRC_PLL2</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>  RCC-&gt;CFGR2 |= <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadeffe5c986a74375f482ec77d2492865" title="PREDIV2 field.">STM32_PREDIV2</a> | STM32_PLL2MUL;
<a name="l00180"></a>00180   RCC-&gt;CR    |= RCC_CR_PLL2ON;
<a name="l00181"></a>00181   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLL2RDY))
<a name="l00182"></a>00182     ;                           <span class="comment">/* Waits until PLL is stable.               */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#endif</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185   <span class="comment">/* PLL setup, it is only performed if the PLL is the selected source of</span>
<a name="l00186"></a>00186 <span class="comment">     the system clock else it is left disabled.*/</span>
<a name="l00187"></a>00187   RCC-&gt;CFGR2 |= <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3cd0a9d4caf6456edd91d03068d2c1a6" title="PREDIV1 field.">STM32_PREDIV1</a> | STM32_PREDIV1SRC;
<a name="l00188"></a>00188   RCC-&gt;CFGR  |= <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a" title="PLLMUL field.">STM32_PLLMUL</a> | STM32_PLLSRC;
<a name="l00189"></a>00189   RCC-&gt;CR    |= RCC_CR_PLLON;
<a name="l00190"></a>00190   <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLRDY))
<a name="l00191"></a>00191     ;                           <span class="comment">/* Waits until PLL2 is stable.              */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#endif</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194   <span class="comment">/* Clock settings.*/</span>
<a name="l00195"></a>00195   RCC-&gt;CFGR = <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga5b24026a48ef156dcb642b6e55a68e02" title="MCO pin setting.">STM32_MCO</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a" title="PLLMUL field.">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga811cfbd049f0ab00976def9593849d32" title="Clock source for the PLL.">STM32_PLLSRC</a> |
<a name="l00196"></a>00196               <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6" title="ADC prescaler value.">STM32_ADCPRE</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83" title="APB2 prescaler value.">STM32_PPRE2</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8" title="APB1 prescaler value.">STM32_PPRE1</a> | STM32_HPRE;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198   <span class="comment">/* Flash setup and final clock selection.   */</span>
<a name="l00199"></a>00199   FLASH-&gt;ACR = STM32_FLASHBITS; <span class="comment">/* Flash wait states depending on clock.    */</span>
<a name="l00200"></a>00200 
<a name="l00201"></a>00201   <span class="comment">/* Switching on the configured clock source if it is different from HSI.*/</span>
<a name="l00202"></a>00202 <span class="preprocessor">#if (STM32_SW != STM32_SW_HSI)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>  RCC-&gt;CFGR |= STM32_SW;        <span class="comment">/* Switches on the selected clock source.   */</span>
<a name="l00204"></a>00204   <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != (<a class="code" href="group___s_t_m32_f103___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f" title="Main clock source selection.">STM32_SW</a> &lt;&lt; 2))
<a name="l00205"></a>00205     ;
<a name="l00206"></a>00206 <span class="preprocessor">#endif</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>}
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5" title="STM32 clocks and PLL initialization.">stm32_clock_init</a>(<span class="keywordtype">void</span>) {}
<a name="l00210"></a>00210 <span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00212"></a>00212 <span class="comment">/** @} */</span>
</pre></div></div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:37 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
