/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  reg [2:0] _04_;
  reg [10:0] _05_;
  reg [11:0] _06_;
  wire [2:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [43:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _09_;
  always_ff @(posedge celloutsig_1_18z[6], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 6'h00;
    else _09_ <= { celloutsig_0_13z, 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_25z, 1'h1 };
  assign { _03_[6], _02_, _03_[3:0] } = _09_;
  reg [1:0] _10_;
  always_ff @(negedge celloutsig_1_18z[6], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 2'h0;
    else _10_ <= { celloutsig_0_4z, celloutsig_0_0z };
  assign { _07_[2], _00_ } = _10_;
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_36z = ~celloutsig_0_23z;
  assign celloutsig_1_16z = ~celloutsig_1_4z;
  assign celloutsig_1_14z = ~in_data[142];
  assign celloutsig_0_8z = ~_00_;
  assign celloutsig_0_37z = ~(celloutsig_0_0z ^ celloutsig_0_28z);
  assign celloutsig_0_39z = ~(celloutsig_0_15z[5] ^ _01_);
  assign celloutsig_0_49z = ~(_02_ ^ celloutsig_0_15z[0]);
  assign celloutsig_0_52z = ~(celloutsig_0_49z ^ celloutsig_0_10z[5]);
  assign celloutsig_0_25z = ~(celloutsig_0_15z[1] ^ celloutsig_0_10z[5]);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= celloutsig_1_3z[7:5];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 11'h000;
    else _05_ <= { _04_, _04_, _04_, celloutsig_1_16z, celloutsig_1_1z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 12'h000;
    else _06_ <= { _05_, celloutsig_1_4z };
  reg [3:0] _24_;
  always_ff @(posedge celloutsig_1_18z[6], posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= { _00_, celloutsig_0_4z, celloutsig_0_4z, 1'h1 };
  assign { _08_[3:1], _01_ } = _24_;
  assign celloutsig_0_43z = { celloutsig_0_34z[4:0], celloutsig_0_4z } <= { celloutsig_0_23z, 1'h1, celloutsig_0_36z, celloutsig_0_7z };
  assign celloutsig_0_9z = { _07_[2], _00_, 1'h0 } <= { _07_[2], _00_, 1'h0 };
  assign celloutsig_0_13z = in_data[53:30] <= { in_data[51:29], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_13z, 1'h0, celloutsig_0_0z } <= { celloutsig_0_10z[1], 1'h1, celloutsig_0_0z };
  assign celloutsig_0_19z = { in_data[34:6], 2'h3, celloutsig_0_9z, celloutsig_0_9z } <= { celloutsig_0_10z[3:2], _07_[2], _00_, 1'h0, celloutsig_0_13z, celloutsig_0_13z, 1'h1, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z, 1'h1, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_13z, _08_[3:1], _01_, celloutsig_0_13z, 1'h1, celloutsig_0_15z };
  assign celloutsig_0_27z = { in_data[62:56], celloutsig_0_16z } <= { celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_21z[13:8], 1'h1, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_16z } <= { celloutsig_0_21z[13:3], celloutsig_0_19z, celloutsig_0_25z, 2'h1, celloutsig_0_7z };
  assign celloutsig_0_51z = { celloutsig_0_30z[4], celloutsig_0_24z, celloutsig_0_39z, celloutsig_0_43z, celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, celloutsig_0_21z[11:5] };
  assign celloutsig_1_3z = in_data[107:100] % { 1'h1, in_data[153:149], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_15z = { _05_[7:1], celloutsig_1_8z } % { 1'h1, _05_[9:5], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = in_data[157:114] % { 1'h1, in_data[102], celloutsig_1_0z, celloutsig_1_16z, _05_, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_16z, _06_, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_7z = { _07_[2], _00_, 1'h0 } % { 2'h2, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[78:74], _07_[2], _00_, 1'h0 } % { 1'h1, celloutsig_0_7z[1:0], _07_[2], _00_, 2'h1, celloutsig_0_0z };
  assign celloutsig_0_15z = { 1'h1, celloutsig_0_9z, celloutsig_0_0z, 1'h1, celloutsig_0_7z } % { 1'h1, celloutsig_0_10z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_7z[2:1], 2'h2, _08_[3:1], _01_, _07_[2], _00_, 1'h0, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_20z, 5'h1b } % { 1'h1, celloutsig_0_10z[3:2], 2'h3, celloutsig_0_0z, 1'h1, celloutsig_0_15z, 1'h1, _08_[3:1], _01_ };
  assign celloutsig_0_30z = in_data[13:9] % { 2'h2, celloutsig_0_16z, 1'h1, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_15z[5], 1'h1, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_24z } % { 1'h1, _07_[2], _00_, 1'h0, _07_[2], _00_, 3'h1, celloutsig_0_16z, celloutsig_0_9z, 1'h0, celloutsig_0_9z };
  assign celloutsig_0_0z = | in_data[30:25];
  assign celloutsig_1_0z = | in_data[131:128];
  assign celloutsig_1_1z = | { in_data[103:102], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = | in_data[104:100];
  assign celloutsig_1_4z = | { in_data[144:142], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = | { celloutsig_1_3z[5:2], _04_, celloutsig_1_16z, _04_ };
  assign celloutsig_1_19z = | celloutsig_1_18z[14:8];
  assign celloutsig_0_20z = | celloutsig_0_15z[5:1];
  assign celloutsig_0_23z = | { in_data[13:11], celloutsig_0_19z };
  assign celloutsig_0_24z = ~celloutsig_0_13z;
  assign _03_[5:4] = { _02_, 1'h0 };
  assign _07_[1:0] = { _00_, 1'h0 };
  assign _08_[0] = _01_;
  assign { out_data[159:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z[37:6], celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
