Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/retr0/VERILOGGClass/RegisterBank/TestReg_isim_beh.exe -prj /home/retr0/VERILOGGClass/RegisterBank/TestReg_beh.prj work.TestReg work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/Registers.v" into library work
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/TestReg.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82940 KB
Fuse CPU Usage: 1680 ms
Compiling module Registers
Compiling module TestReg
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/retr0/VERILOGGClass/RegisterBank/TestReg_isim_beh.exe
Fuse Memory Usage: 643148 KB
Fuse CPU Usage: 1690 ms
GCC CPU Usage: 380 ms
