{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588251448209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588251448215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 05:57:27 2020 " "Processing started: Thu Apr 30 05:57:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588251448215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588251448215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapathmany -c datapathmany " "Command: quartus_sta datapathmany -c datapathmany" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588251448215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588251448996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588251449793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588251449793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251449856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251449856 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "129 " "The Timing Analyzer is analyzing 129 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1588251450503 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapathmany.sdc " "Synopsys Design Constraints File file not found: 'datapathmany.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588251450767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251450768 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588251450778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588251450778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clear clear " "create_clock -period 1.000 -name clear clear" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588251450778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name funky3\[0\] funky3\[0\] " "create_clock -period 1.000 -name funky3\[0\] funky3\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588251450778 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251450778 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588251450794 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588251450794 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588251450809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251450809 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588251450856 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588251450934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588251451510 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588251451510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.031 " "Worst-case setup slack is -48.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.031           -2254.140 clear  " "  -48.031           -2254.140 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.777             -47.777 funky3\[0\]  " "  -47.777             -47.777 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.381           -4329.415 clock  " "  -40.381           -4329.415 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.399            -296.209 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.399            -296.209 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251451518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.254 " "Worst-case hold slack is -4.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.254             -51.149 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.254             -51.149 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.239 clock  " "   -0.129              -0.239 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 funky3\[0\]  " "    1.139               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 clear  " "    1.643               0.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251451612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.484 " "Worst-case recovery slack is -2.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484              -2.484 funky3\[0\]  " "   -2.484              -2.484 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441            -137.566 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.441            -137.566 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -0.346 clock  " "   -0.173              -0.346 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251451634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.211 " "Worst-case removal slack is -4.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.211              -4.211 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.211              -4.211 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189             -99.405 clock  " "   -0.189             -99.405 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 funky3\[0\]  " "    1.045               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251451656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -828.789 clock  " "   -3.000            -828.789 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clear  " "   -3.000              -3.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.450               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 funky3\[0\]  " "    0.455               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251451689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251451689 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588251453369 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251453369 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588251453388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588251453452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588251454752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588251455076 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588251455076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251455077 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588251455226 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588251455226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.117 " "Worst-case setup slack is -44.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.117           -2064.394 clear  " "  -44.117           -2064.394 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.770             -43.770 funky3\[0\]  " "  -43.770             -43.770 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.016           -3915.872 clock  " "  -37.016           -3915.872 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.114            -285.144 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.114            -285.144 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251455258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.776 " "Worst-case hold slack is -3.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.776             -44.683 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.776             -44.683 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.160 clock  " "   -0.081              -0.160 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 funky3\[0\]  " "    1.056               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.498               0.000 clear  " "    1.498               0.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251455353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.349 " "Worst-case recovery slack is -2.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349            -130.201 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.349            -130.201 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135              -2.135 funky3\[0\]  " "   -2.135              -2.135 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.128 clock  " "   -0.064              -0.128 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251455379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.583 " "Worst-case removal slack is -3.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.583              -3.583 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.583              -3.583 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188             -99.019 clock  " "   -0.188             -99.019 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 funky3\[0\]  " "    0.928               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251455404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -827.117 clock  " "   -3.000            -827.117 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clear  " "   -3.000              -3.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.293               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 funky3\[0\]  " "    0.430               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251455416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251455416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588251456671 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251456671 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588251456726 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588251456940 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588251456940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251456940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588251457034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588251457034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.256 " "Worst-case setup slack is -23.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.256           -1092.244 clear  " "  -23.256           -1092.244 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.101             -23.101 funky3\[0\]  " "  -23.101             -23.101 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.316           -1881.151 clock  " "  -19.316           -1881.151 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.161            -138.607 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.161            -138.607 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251457089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.445 " "Worst-case hold slack is -2.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.445             -31.358 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.445             -31.358 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.339 clock  " "   -0.186              -0.339 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 funky3\[0\]  " "    0.412               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 clear  " "    0.749               0.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251457240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.667 " "Worst-case recovery slack is -1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667             -96.218 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.667             -96.218 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971              -0.971 funky3\[0\]  " "   -0.971              -0.971 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238             -34.146 clock  " "   -0.238             -34.146 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251457298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.815 " "Worst-case removal slack is -1.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.815              -1.815 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.815              -1.815 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110             -58.542 clock  " "   -0.110             -58.542 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 funky3\[0\]  " "    0.618               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251457357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -643.398 clock  " "   -3.000            -643.398 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clear  " "   -3.000              -3.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.226               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 funky3\[0\]  " "    0.386               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588251457377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588251457377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588251458572 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588251458572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588251460114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588251460323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588251460789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 05:57:40 2020 " "Processing ended: Thu Apr 30 05:57:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588251460789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588251460789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588251460789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588251460789 ""}
