# vsim -sv_seed 188174 -coverage -coveranalysis -voptargs="+acc" -assertdebug -c testbench -do "coverage save -codeAll -cvg -onexit reg_rw_test_188174.ucdb; log -r /*;run -all;" -l reg_rw_test_188174.log "+UVM_TESTNAME=reg_rw_test" "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 19:12:34 on Jul 12,2025
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1769293/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.6d_1 linux_x86_64 Apr 11 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ahb_if(fast)
# Loading work.uart_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.ahb_pkg(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.uart_pkg(fast)
# Loading work.seq_pkg(fast)
# Loading work.uart_register_pkg(fast)
# Loading work.uart_regmodel_pkg(fast)
# Loading work.env_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.testbench(fast)
# Loading work.ahb_if(fast)
# Loading work.uart_if(fast)
# Loading work.uart_top(fast)
# Loading work.cmsdk_ahb_to_apb(fast)
# Loading work.apb_decoder(fast)
# Loading work.uart_fifo(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_interrupt(fast)
# Loading work.baud_generator(fast)
# Compiling /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1769293/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Compiling /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1769293/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1769293/linux_x86_64_gcc-11/vsim_auto_compile.so
# coverage save -codeAll -cvg -onexit reg_rw_test_188174.ucdb
#  log -r /*
# run -all
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test reg_rw_test...
# UVM_INFO ./../testcases/uart_base_test.sv(110) @ 0: uvm_test_top [build_phase] Entered...
# UVM_INFO ./../testcases/uart_base_test.sv(127) @ 0: uvm_test_top [build_phase] Exitting...
# UVM_INFO ./../tb/uart_environment.sv(23) @ 0: uvm_test_top.env [build_phase] Entered...
# UVM_INFO ./../tb/uart_environment.sv(48) @ 0: uvm_test_top.env [build_phase] Exitting...
# UVM_INFO ./../vip/ahb_vip/ahb_agent.sv(19) @ 0: uvm_test_top.env.ahb_agt [ahb_agent] Active agent is configued
# UVM_INFO ./../vip/uart_vip/uart_agent.sv(28) @ 0: uvm_test_top.env.uart_agt [uart_agent] Active agent is configured
# UVM_INFO ./../tb/uart_environment.sv(53) @ 0: uvm_test_top.env [connect_phase] Entered...
# UVM_INFO ./../tb/uart_environment.sv(64) @ 0: uvm_test_top.env [connect_phase] Exiting...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------------
# Name                          Type                                  Size  Value
# -------------------------------------------------------------------------------
# uvm_test_top                  reg_rw_test                           -     @347 
#   env                         uart_environment                      -     @364 
#     ahb_agt                   ahb_agent                             -     @390 
#       driver                  ahb_driver                            -     @510 
#         rsp_port              uvm_analysis_port                     -     @529 
#         seq_item_port         uvm_seq_item_pull_port                -     @519 
#       monitor                 ahb_monitor                           -     @676 
#         mon_ap                uvm_analysis_port                     -     @689 
#       sequencer               ahb_sequencer                         -     @539 
#         rsp_export            uvm_analysis_export                   -     @548 
#         seq_item_export       uvm_seq_item_pull_imp                 -     @666 
#         arbitration_queue     array                                 0     -    
#         lock_queue            array                                 0     -    
#         num_last_reqs         integral                              32    'd1  
#         num_last_rsps         integral                              32    'd1  
#     ahb_predictor             uvm_reg_predictor #(ahb_transaction)  -     @467 
#       bus_in                  uvm_analysis_imp                      -     @476 
#       reg_ap                  uvm_analysis_port                     -     @486 
#     sb                        uart_scoreboard                       -     @408 
#       ahb_export              uvm_analysis_imp_ahb                  -     @726 
#       rx_export               uvm_analysis_imp_rx                   -     @716 
#       tx_export               uvm_analysis_imp_tx                   -     @706 
#     uart_agt                  uart_agent                            -     @399 
#       driver                  uart_driver                           -     @879 
#         rsp_port              uvm_analysis_port                     -     @898 
#         seq_item_port         uvm_seq_item_pull_port                -     @888 
#       monitor                 uart_monitor                          -     @916 
#         uart_observe_port_rx  uvm_analysis_port                     -     @935 
#         uart_observe_port_tx  uvm_analysis_port                     -     @925 
#       sequencer               uart_sequencer                        -     @742 
#         rsp_export            uvm_analysis_export                   -     @751 
#         seq_item_export       uvm_seq_item_pull_imp                 -     @869 
#         arbitration_queue     array                                 0     -    
#         lock_queue            array                                 0     -    
#         num_last_reqs         integral                              32    'd1  
#         num_last_rsps         integral                              32    'd1  
# -------------------------------------------------------------------------------
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(37) @ 0: uvm_test_top.env.uart_agt.driver [run_phase] ENTERED...
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 0: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO @ 0: reporter@@bit_bash_seq [STARTING_SEQ] 
# 
# Starting bit_bash_seq sequence...
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 0: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.MDR in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 0: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 0: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 105: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 135: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1065    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h1 : updated value = 'h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 145: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1106    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 185: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 195: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 225: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1146    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 235: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1186    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 275: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 275: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 285: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 315: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1228    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h2 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 325: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1268    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 365: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 375: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 405: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1308    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h2 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 415: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1348    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 455: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 455: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 465: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 495: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1390    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h4 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 505: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1430    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 545: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 555: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 585: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1470    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h4 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 595: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1510    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 635: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 635: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 645: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 675: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1552    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h8 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 685: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1592    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 725: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 735: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 765: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1632    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h8 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 775: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1672    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 815: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 815: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 825: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 855: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1714    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h10 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 865: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1754    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 905: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 915: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 945: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1794    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h10 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 955: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1834    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 995: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 995: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1005: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1035: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1876    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h20 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1045: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1916    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1085: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1095: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1125: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1956    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h20 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1135: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1996    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1175: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 1175: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1185: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1215: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2038    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h40 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1225: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2078    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1265: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1275: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1305: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2118    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h40 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1315: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2158    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1355: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 1355: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1365: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1395: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2200    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h80 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1405: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2240    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1445: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1455: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1485: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2280    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h80 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1495: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2320    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1535: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 1535: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1545: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1575: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2362    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1585: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2402    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1625: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1635: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1665: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2442    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1675: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2482    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1715: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 1715: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1725: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1755: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2524    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1765: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2564    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1805: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1815: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1845: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2604    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1855: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2644    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1895: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 1895: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1905: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 1935: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2686    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 1936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1945: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 1976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 1976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2726    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 1976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 1976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 1985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 1985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 1985: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 1985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 1995: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2025: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2766    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2035: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2806    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2075: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 2075: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2085: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2115: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2848    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2125: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2888    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2165: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2175: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2205: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2928    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2215: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @2968    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2255: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 2255: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2265: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2295: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3010    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2305: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3050    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2345: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2355: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2385: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3090    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2395: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3130    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2435: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 2435: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2445: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2475: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3172    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2485: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3212    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2525: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2535: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2565: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3252    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2575: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3292    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2615: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 2615: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2625: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2655: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3334    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2665: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3374    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2705: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2715: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2745: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3414    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2755: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3454    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2795: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 2795: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2805: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2835: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3496    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2845: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3536    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2885: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2895: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 2925: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3576    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 2926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2935: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3616    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2975: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 2975: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2985: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3015: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3658    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3025: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3698    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3065: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3075: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3105: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3738    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3115: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3778    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3155: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 3155: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3165: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3195: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3820    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3205: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3860    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3245: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3255: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3285: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3900    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3295: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3940    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3335: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 3335: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3345: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3375: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @3982    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3385: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4022    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3425: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3435: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3465: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4062    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3475: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4102    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3515: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 3515: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3525: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3555: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4144    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3565: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4184    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3605: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3615: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3645: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4224    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3655: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4264    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3695: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 3695: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3705: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3735: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4306    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3745: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4346    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3785: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3795: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3825: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4386    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3835: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4426    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3875: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 3875: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3885: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 3915: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4468    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 3916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3925: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 3956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 3956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4508    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 3956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 3956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 3965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 3965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 3965: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 3965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 3975: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4005: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4548    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4015: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4588    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4055: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 4055: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4065: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4095: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4630    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4105: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4670    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4145: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4155: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4185: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4710    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4195: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4750    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4235: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 4235: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4245: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4275: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4792    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4285: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4832    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4325: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4335: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4365: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4872    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4375: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4912    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4415: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 4415: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4425: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4455: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4954    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4465: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @4994    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4505: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4515: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4545: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5034    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4555: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5074    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4595: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 4595: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4605: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4635: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5116    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4645: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5156    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4685: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4695: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4725: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5196    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4735: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5236    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4775: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 4775: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4785: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4815: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5278    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4825: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5318    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4865: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4875: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4905: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5358    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4915: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5398    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 4946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 4955: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 4955: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 4965: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 4995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 4995: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 4995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 4996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 4996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5440    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 4996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 4996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 4996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5005: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5480    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5045: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5055: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5085: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5520    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5095: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5560    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5135: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 5135: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5145: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5175: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @5602     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5185: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5642    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5225: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5235: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5265: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @5682     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5275: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5722    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5315: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 5315: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5325: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5355: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @5764     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5365: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5804    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5405: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5415: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5445: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @5844     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5455: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5884    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5495: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 5495: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5505: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5535: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @5926     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5545: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @5966    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5585: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5595: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5625: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @6006     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5635: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6046    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5675: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 5675: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5685: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5715: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @6088     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5725: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6128    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5765: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5775: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5805: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @6168     
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h0       
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5815: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6208    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.MDR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x0 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5855: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.MDR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 5855: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.DLL in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 5855: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5865: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5895: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6258    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h1 : updated value = 'h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5905: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6298    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5945: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5955: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 5985: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6338    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 5986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5995: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6378    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6035: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 6035: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6045: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6075: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6420    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h2 : updated value = 'h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6085: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6460    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6125: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6135: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6165: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6500    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6175: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6540    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6215: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 6215: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6225: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6255: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6582    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h4 : updated value = 'h4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6265: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6622    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6305: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6315: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6345: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6662    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6355: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6702    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6395: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 6395: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6405: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6435: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6744    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h8 : updated value = 'h8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6445: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6784    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6485: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6495: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6525: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6824    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6535: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6864    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6575: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 6575: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6585: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6615: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6906    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h10 : updated value = 'h10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6625: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6946    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6665: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6675: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6705: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @6986    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6715: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7026    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6755: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 6755: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6765: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6795: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7068    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h20 : updated value = 'h20
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6805: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7108    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h20
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6845: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6855: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6885: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7148    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6895: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7188    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 6926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 6935: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 6935: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6945: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 6975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 6975: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 6975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 6976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 6976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7230    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 6976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 6976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h40 : updated value = 'h40
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 6976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 6985: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7270    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h40
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7025: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7035: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7065: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7310    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7075: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7350    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7115: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 7115: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7125: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7155: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7392    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h80 : updated value = 'h80
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7165: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7432    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h80
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7205: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7215: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7245: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7472    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7255: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7512    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7295: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 7295: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7305: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7335: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7554    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7345: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7594    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7385: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7395: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7425: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7634    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7435: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7674    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7475: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 7475: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7485: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7515: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7716    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7525: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7756    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7565: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7575: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7605: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7796    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7615: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7836    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7655: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 7655: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7665: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7695: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7878    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7705: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7918    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7745: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7755: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7785: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7958    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7795: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @7998    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7835: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 7835: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7845: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7875: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8040    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7885: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8080    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 7916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 7925: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7935: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 7965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 7965: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 7965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 7966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 7966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8120    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 7966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 7966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 7966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 7975: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8160    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8015: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 8015: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8025: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8055: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8202    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8065: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8242    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8105: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8115: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8145: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8282    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8155: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8322    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8195: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 8195: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8205: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8235: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8364    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8245: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8404    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8285: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8295: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8325: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8444    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8335: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8484    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8375: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 8375: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8385: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8415: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8526    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8425: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8566    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8465: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8475: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8505: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8606    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8515: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8646    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8555: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 8555: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8565: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8595: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8688    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8605: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8728    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8645: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8655: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8685: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8768    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8695: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8808    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8735: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 8735: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8745: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8775: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8850    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8785: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8890    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8825: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8835: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8865: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8930    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8875: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @8970    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8915: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 8915: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8925: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 8955: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9012    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 8956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8965: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9052    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9005: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9015: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9045: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9092    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9055: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9132    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9095: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 9095: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9105: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9135: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9174    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9145: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9214    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9185: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9195: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9225: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9254    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9235: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9294    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9275: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 9275: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9285: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9315: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9336    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9325: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9376    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9365: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9375: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9405: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9416    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9415: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9456    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9455: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 9455: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9465: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9495: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9498    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9505: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9538    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9545: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9555: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9585: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9578    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9595: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9618    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9635: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 9635: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9645: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9675: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9660    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9685: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9700    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9725: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9735: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9765: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9740    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9775: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9780    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9815: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 9815: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9825: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9855: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9822    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9865: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9862    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9905: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9915: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 9945: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9902    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 9946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 9955: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 9986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 9986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9942    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 9986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 9986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 9995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 9995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 9995: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 9995: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 9995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10005: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10035: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @9984    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10045: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10024   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10085: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10095: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10125: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10064   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10135: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10104   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10175: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 10175: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10185: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10215: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10146   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10225: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10186   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10265: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10275: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10305: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10226   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10315: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10266   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10355: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 10355: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10365: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10395: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10308   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10405: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10348   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10445: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10455: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10485: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10388   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10495: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10428   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10535: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 10535: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10545: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10575: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10470   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10585: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10510   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10625: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10635: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10665: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10550   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10675: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10590   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10715: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 10715: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10725: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10755: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10632   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10765: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10672   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10805: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10815: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10845: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10712   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10855: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10752   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10895: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 10895: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10905: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 10935: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @10794    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 10936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10945: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 10976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 10976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10834   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 10976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 10976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 10985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 10985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 10985: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 10985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 10995: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11025: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @10874    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11035: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10914   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11075: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 11075: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11085: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11115: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @10956    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11125: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @10996   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11165: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11175: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11205: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @11036    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11215: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11076   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11255: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 11255: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11265: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11295: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @11118    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11305: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11158   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11345: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11355: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11385: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @11198    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11395: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11238   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11435: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 11435: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11445: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11475: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @11280    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11485: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11320   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11525: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11535: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11565: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @11360    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h4       
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11575: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11400   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLL: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x4 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11615: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLL=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 11615: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.DLH in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 11615: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11625: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11655: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11450   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h1 : updated value = 'h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11665: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11490   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11705: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11715: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11745: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11530   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11755: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11570   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11795: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 11795: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11805: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11835: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11612   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h2 : updated value = 'h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11845: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11652   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11885: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11895: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 11925: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11692   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 11926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11935: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 11966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 11966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11732   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 11966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 11966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 11975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 11975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 11975: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 11975: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 11975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 11985: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12015: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11774   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h4 : updated value = 'h4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12025: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11814   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12065: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12075: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12105: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11854   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12115: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11894   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12155: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 12155: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12165: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12195: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11936   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h8 : updated value = 'h8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12205: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @11976   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12245: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12255: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12285: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12016   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12295: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12056   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12335: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 12335: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12345: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12375: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12098   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h10 : updated value = 'h10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12385: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12138   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12425: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12435: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12465: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12178   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12475: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12218   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12515: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 12515: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12525: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12555: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12260   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h20 : updated value = 'h20
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12565: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12300   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h20
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12605: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12615: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12645: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12340   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12655: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12380   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12695: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 12695: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12705: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12735: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12422   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h40 : updated value = 'h40
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12745: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12462   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h40
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12785: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12795: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12825: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12502   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12835: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12542   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12875: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 12875: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12885: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 12915: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12584   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 12916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h80 : updated value = 'h80
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12925: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 12956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 12956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12624   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 12956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h80
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 12956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 12965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 12965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 12965: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 12965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 12975: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13005: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12664   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13015: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12704   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13055: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 13055: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13065: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13095: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12746   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13105: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12786   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13145: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13155: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13185: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12826   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13195: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12866   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13235: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 13235: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13245: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13275: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12908   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13285: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12948   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13325: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13335: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13365: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @12988   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13375: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13028   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13415: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 13415: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13425: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13455: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13070   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13465: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13110   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13505: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13515: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13545: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13150   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13555: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13190   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13595: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 13595: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13605: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13635: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13232   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13645: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13272   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13685: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13695: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13725: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13312   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13735: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13352   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13775: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 13775: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13785: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13815: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13394   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13825: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13434   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13865: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13875: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13905: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13474   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13915: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13514   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 13946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 13955: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 13955: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 13965: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 13995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 13995: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 13995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 13996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 13996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13556   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 13996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 13996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 13996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14005: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13596   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14045: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14055: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14085: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13636   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14095: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13676   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14135: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 14135: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14145: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14175: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13718   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14185: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13758   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14225: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14235: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14265: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13798   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14275: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13838   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14315: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 14315: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14325: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14355: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13880   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14365: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13920   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14405: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14415: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14445: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @13960   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14455: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14000   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14495: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 14495: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14505: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14535: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14042   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14545: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14082   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14585: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14595: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14625: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14122   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14635: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14162   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14675: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 14675: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14685: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14715: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14204   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14725: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14244   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14765: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14775: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14805: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14284   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14815: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14324   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14855: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 14855: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14865: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14895: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14366   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14905: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14406   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 14936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 14945: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14955: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 14985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 14985: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 14985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 14986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 14986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14446   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 14986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 14986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 14986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 14995: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14486   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15035: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 15035: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15045: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15075: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14528   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15085: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14568   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15125: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15135: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15165: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14608   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15175: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14648   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15215: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 15215: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15225: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15255: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14690   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15265: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14730   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15305: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15315: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15345: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14770   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15355: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14810   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15395: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 15395: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15405: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15435: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14852   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15445: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14892   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15485: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15495: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15525: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14932   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15535: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @14972   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15575: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 15575: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15585: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15615: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15014   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15625: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15054   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15665: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15675: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15705: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15094   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15715: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15134   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15755: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 15755: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15765: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15795: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15176   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15805: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15216   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15845: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15855: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15885: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15256   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15895: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15296   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 15926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 15935: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 15935: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15945: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 15975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 15975: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 15975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 15976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 15976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15338   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 15976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 15976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 15976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 15985: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15378   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16025: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16035: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16065: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15418   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16075: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15458   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16115: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 16115: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16125: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16155: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15500   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16165: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15540   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16205: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16215: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16245: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15580   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16255: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15620   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16295: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 16295: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16305: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16335: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15662   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16345: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15702   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16385: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16395: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16425: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15742   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16435: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15782   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16475: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 16475: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16485: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16515: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15824   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16525: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15864   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16565: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16575: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16605: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15904   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16615: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @15944   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16655: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 16655: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16665: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16695: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @15986    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16705: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16026   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16745: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16755: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16785: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16066    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16795: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16106   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16835: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 16835: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16845: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16875: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16148    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16885: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16188   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 16916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 16925: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16935: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 16965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 16965: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 16965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 16966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 16966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16228    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 16966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 16966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 16966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 16975: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16268   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17015: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 17015: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17025: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17055: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16310    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17065: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16350   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17105: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17115: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17145: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16390    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17155: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16430   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17195: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 17195: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17205: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17235: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16472    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17245: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16512   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17285: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17295: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17325: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @16552    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h8       
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17335: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16592   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.DLH: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x8 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17375: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.DLH=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 17375: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.LCR in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 17375: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17385: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17415: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16642   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h2 : updated value = 'h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17425: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16682   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17465: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x3, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17475: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17505: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16722   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h3 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17515: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16762   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17555: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 17555: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17565: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17595: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16804   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h1 : updated value = 'h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17605: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16844   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17645: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x3, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17655: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17685: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16884   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h3 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17695: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16924   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17735: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 17735: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x7, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17745: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x7, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17775: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @16966   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h7      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x7, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h7 : updated value = 'h7
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17785: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17006   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h7      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x7, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h7
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x7, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17825: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x3, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17835: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17865: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17046   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h3 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17875: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17086   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 17915: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 17915: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0xb, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17925: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 17955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0xb
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0xb, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 17955: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0xb
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 17955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17128   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'hb      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0xb, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 17956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='hb : updated value = 'hb
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 17965: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 17996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 17996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17168   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'hb      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 17996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0xb, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 17996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='hb
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 17996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0xb
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0xb, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18005: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=b
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x3, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18015: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18045: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17208   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h3 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18055: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17248   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18095: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 18095: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x13, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18105: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x13, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18135: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17290   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h13     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x13, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h13 : updated value = 'h13
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18145: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17330   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h13     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x13, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h13
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x13, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18185: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x3, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18195: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18225: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17370   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h3 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18235: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17410   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18275: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 18275: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x23, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18285: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x23, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18315: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17452   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h23     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x23, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h23 : updated value = 'h23
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18325: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17492   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h23     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x23, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h23
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x23, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18365: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x3, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18375: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18405: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17532   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h3 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18415: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17572   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18455: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 18455: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x43, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18465: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x43
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x43, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18495: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x43
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17614   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h43     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x43, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h43 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18505: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17654   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18545: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x43, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18555: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x43
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x43, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18585: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x43
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17694   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h43     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x43, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h43 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18595: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17734   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18635: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 18635: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x83, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18645: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x83
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x83, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18675: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x83
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17776   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h83     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x83, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h83 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18685: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17816   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18725: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x83, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18735: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x83
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x83, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18765: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x83
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17856   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h83     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x83, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h83 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18775: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17896   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18815: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 18815: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x103, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18825: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x103
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x103, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18855: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x103
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17938   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h103    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x103, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h103 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18865: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @17978   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18905: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x103, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18915: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x103
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x103, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 18945: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x103
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18018   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h103    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x103, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 18946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h103 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 18955: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 18986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 18986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18058   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 18986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 18986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 18995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 18995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 18995: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 18995: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 18995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x203, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19005: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x203
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x203, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19035: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x203
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18100   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h203    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x203, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h203 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19045: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18140   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19085: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x203, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19095: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x203
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x203, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19125: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x203
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18180   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h203    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x203, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h203 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19135: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18220   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19175: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 19175: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x403, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19185: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x403
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x403, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19215: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x403
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18262   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h403    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x403, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h403 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19225: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18302   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19265: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x403, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19275: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x403
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x403, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19305: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x403
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18342   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h403    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x403, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h403 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19315: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18382   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19355: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 19355: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x803, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19365: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x803
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x803, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19395: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x803
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18424   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h803    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x803, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h803 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19405: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18464   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19445: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x803, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19455: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x803
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x803, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19485: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x803
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18504   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h803    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x803, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h803 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19495: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18544   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19535: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 19535: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x1003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19545: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x1003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19575: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x1003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18586   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h1003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h1003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19585: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18626   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19625: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x1003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19635: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x1003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19665: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x1003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18666   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h1003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h1003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19675: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18706   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19715: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 19715: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x2003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19725: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x2003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19755: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x2003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18748   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h2003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h2003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19765: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18788   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19805: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x2003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19815: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x2003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19845: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x2003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18828   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h2003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h2003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19855: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18868   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19895: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 19895: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x4003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19905: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x4003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 19935: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x4003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18910   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h4003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 19936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h4003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19945: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 19976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 19976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18950   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 19976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 19976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 19985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 19985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 19985: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 19985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x4003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 19995: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x4003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20025: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x4003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @18990   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h4003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h4003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20035: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19030   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20075: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 20075: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x8003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20085: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x8003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20115: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x8003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19072   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h8003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h8003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20125: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19112   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20165: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x8003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20175: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x8003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20205: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x8003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19152   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h8003   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h8003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20215: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19192   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20255: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 20255: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x10003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20265: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x10003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20295: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x10003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19234   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h10003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h10003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20305: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19274   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20345: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x10003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20355: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x10003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20385: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x10003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19314   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h10003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h10003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20395: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19354   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20435: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 20435: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x20003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20445: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x20003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20475: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x20003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19396   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h20003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h20003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20485: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19436   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20525: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x20003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20535: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x20003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20565: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x20003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19476   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h20003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h20003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20575: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19516   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20615: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 20615: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x40003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20625: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x40003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20655: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x40003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19558   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h40003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h40003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20665: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19598   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20705: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x40003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20715: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x40003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20745: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x40003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19638   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h40003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h40003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20755: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19678   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20795: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 20795: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x80003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20805: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x80003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20835: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x80003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19720   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h80003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h80003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20845: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19760   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20885: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x80003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20895: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x80003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 20925: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x80003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19800   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h80003  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 20926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h80003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20935: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 20966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 20966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19840   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 20966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 20966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 20975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 20975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 20975: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 20975: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 20975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x100003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 20985: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x100003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x100003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21015: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x100003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19882   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h100003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x100003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h100003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21025: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19922   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21065: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x100003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21075: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x100003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x100003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21105: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x100003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @19962   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h100003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x100003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h100003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21115: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20002   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21155: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 21155: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x200003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21165: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x200003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x200003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21195: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x200003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20044   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h200003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x200003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h200003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21205: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20084   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21245: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x200003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21255: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x200003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x200003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21285: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x200003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20124   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h200003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x200003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h200003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21295: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20164   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21335: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 21335: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x400003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21345: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x400003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x400003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21375: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x400003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20206   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h400003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x400003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h400003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21385: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20246   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21425: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x400003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21435: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x400003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x400003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21465: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x400003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20286   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h400003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x400003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h400003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21475: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20326   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21515: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 21515: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x800003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21525: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x800003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x800003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21555: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x800003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20368   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h800003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x800003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h800003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21565: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20408   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21605: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x800003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21615: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x800003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x800003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21645: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x800003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20448   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h800003 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x800003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h800003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21655: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20488   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21695: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 21695: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x1000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21705: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x1000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21735: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x1000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20530   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h1000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h1000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21745: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20570   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21785: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x1000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21795: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x1000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21825: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x1000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20610   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h1000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x1000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h1000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21835: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20650   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21875: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 21875: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x2000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21885: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x2000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 21915: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x2000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20692   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h2000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 21916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h2000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21925: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 21956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 21956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20732   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 21956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 21956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 21965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 21965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 21965: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 21965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x2000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 21975: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x2000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22005: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x2000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20772   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h2000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x2000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h2000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22015: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20812   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22055: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 22055: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x4000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22065: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x4000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22095: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x4000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20854   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h4000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h4000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22105: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20894   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22145: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x4000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22155: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x4000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22185: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x4000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20934   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h4000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x4000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h4000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22195: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @20974   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22235: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 22235: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x8000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22245: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x8000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22275: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x8000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21016   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h8000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h8000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22285: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21056   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22325: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x8000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22335: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x8000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22365: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x8000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21096   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h8000003
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x8000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h8000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22375: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21136   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22415: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 22415: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x10000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22425: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x10000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22455: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x10000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21178    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h10000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h10000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22465: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21218   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22505: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x10000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22515: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x10000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22545: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x10000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21258    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h10000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x10000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h10000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22555: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21298   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22595: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 22595: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x20000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22605: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x20000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22635: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x20000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21340    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h20000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h20000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22645: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21380   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22685: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x20000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22695: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x20000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22725: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x20000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21420    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h20000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h20000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22735: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21460   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22775: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 22775: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x40000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22785: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x40000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22815: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x40000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21502    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h40000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h40000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22825: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21542   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22865: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x40000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22875: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x40000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22905: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x40000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21582    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h40000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x40000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h40000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22915: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21622   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 22946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 22955: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 22955: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x80000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 22965: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 22995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x80000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 22995: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x80000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 22995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 22996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 22996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21664    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h80000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 22996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 22996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h80000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 22996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23005: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21704   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23045: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x80000003, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23055: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x80000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23085: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x80000003
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @21744    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'hc       
#   data        integral         32    'h80000003
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x80000003, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h80000003 : updated value = 'h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23095: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21784   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h3      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.LCR: value='h3
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0xc and data: 0x3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x3, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23135: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.LCR=3
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 23135: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.IER in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 23135: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23145: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23175: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21834   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h1 : updated value = 'h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23185: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21874   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23225: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23235: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23265: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21914   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23275: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21954   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23315: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 23315: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23325: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23355: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @21996   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h2 : updated value = 'h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23365: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22036   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h2
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23405: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23415: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23445: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22076   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23455: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22116   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23495: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 23495: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23505: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23535: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22158   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h4 : updated value = 'h4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23545: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22198   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h4
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23585: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23595: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23625: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22238   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23635: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22278   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23675: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 23675: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23685: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23715: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22320   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h8 : updated value = 'h8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23725: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22360   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h8
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23765: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23775: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23805: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22400   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23815: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22440   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23855: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 23855: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23865: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23895: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22482   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h10 : updated value = 'h10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23905: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22522   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 23936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 23945: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23955: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 23985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 23985: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 23985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 23986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 23986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22562   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 23986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 23986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h0 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 23986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 23995: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22602   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24035: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 24035: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24045: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24075: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22644   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h20 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24085: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22684   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24125: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24135: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24165: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22724   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h20 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24175: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22764   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24215: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 24215: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24225: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24255: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22806   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h40 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24265: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22846   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24305: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24315: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24345: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22886   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h40 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24355: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22926   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24395: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 24395: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24405: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24435: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @22968   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h80 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24445: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23008   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24485: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24495: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24525: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23048   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h80 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24535: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23088   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24575: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 24575: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24585: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24615: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23130   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24625: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23170   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24665: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24675: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24705: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23210   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24715: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23250   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24755: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 24755: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24765: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24795: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23292   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24805: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23332   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24845: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24855: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24885: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23372   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24895: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23412   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 24926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 24935: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 24935: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24945: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 24975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 24975: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 24975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 24976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 24976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23454   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 24976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 24976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 24976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 24985: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23494   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25025: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25035: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25065: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23534   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25075: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23574   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25115: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 25115: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25125: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25155: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23616   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25165: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23656   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25205: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25215: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25245: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23696   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25255: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23736   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25295: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 25295: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25305: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25335: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23778   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25345: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23818   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25385: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25395: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25425: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23858   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25435: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23898   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25475: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 25475: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25485: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25515: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23940   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25525: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @23980   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25565: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25575: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25605: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24020   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25615: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24060   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25655: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 25655: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25665: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25695: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24102   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25705: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24142   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25745: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25755: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25785: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24182   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25795: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24222   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25835: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 25835: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25845: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25875: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24264   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25885: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24304   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 25916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 25925: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25935: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 25965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 25965: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 25965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 25966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 25966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24344   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 25966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 25966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 25966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 25975: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24384   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26015: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 26015: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26025: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26055: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24426   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26065: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24466   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26105: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26115: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26145: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24506   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26155: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24546   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26195: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 26195: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26205: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26235: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24588   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26245: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24628   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26285: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26295: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26325: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24668   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26335: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24708   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26375: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 26375: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26385: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26415: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24750   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26425: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24790   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26465: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26475: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26505: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24830   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26515: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24870   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26555: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 26555: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26565: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26595: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24912   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26605: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24952   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26645: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26655: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26685: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @24992   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26695: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25032   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26735: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 26735: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26745: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26775: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25074   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26785: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25114   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26825: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26835: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26865: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25154   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26875: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25194   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 26915: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 26915: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26925: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 26955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 26955: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 26955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25236   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 26956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 26965: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 26996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 26996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25276   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 26996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 26996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 26996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27005: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27015: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27045: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25316   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27055: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25356   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27095: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 27095: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27105: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27135: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25398   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27145: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25438   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27185: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27195: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27225: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25478   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27235: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25518   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27275: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 27275: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27285: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27315: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25560   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27325: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25600   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27365: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27375: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27405: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25640   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27415: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25680   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27455: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 27455: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27465: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27495: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25722   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27505: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25762   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27545: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27555: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27585: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25802   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27595: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25842   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27635: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 27635: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27645: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27675: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25884   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27685: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25924   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27725: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27735: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27765: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @25964   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27775: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26004   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27815: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 27815: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27825: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27855: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26046   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27865: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26086   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27905: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27915: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 27945: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26126   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 27946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 27955: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 27986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 27986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26166   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 27986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 27986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 27995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 27995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 27995: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 27995: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 27995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28005: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28035: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26208   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28045: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26248   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28085: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28095: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28125: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26288   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28135: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26328   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28175: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 28175: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28185: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28215: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26370    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28225: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26410   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28265: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28275: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28305: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26450    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28315: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26490   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28355: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 28355: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28365: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28395: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26532    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28405: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26572   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28445: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28455: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28485: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26612    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28495: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26652   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28535: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 28535: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28545: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28575: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26694    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28585: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26734   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28625: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28635: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28665: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26774    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28675: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26814   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28715: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 28715: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28725: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28755: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26856    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28765: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26896   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28805: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28815: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x10 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28845: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.IER=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x10, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @26936    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h10      
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.IER: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28855: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x10
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @26976   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h10     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.IER: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x10 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x10, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28895: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.IER=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 28895: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.FSR in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 28895: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x2a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28905: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x2a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 28935: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x2a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27026   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h2a     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 28936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h2a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28945: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 28976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 28976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27066   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 28976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 28976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 28985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 28985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 28985: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 28985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x2a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 28995: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x2a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29025: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x2a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27106   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h2a     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h2a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29035: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27146   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29075: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 29075: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x4a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29085: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x4a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29115: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x4a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27188   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h4a     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h4a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29125: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27228   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29165: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x4a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29175: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x4a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29205: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x4a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27268   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h4a     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h4a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29215: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27308   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29255: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 29255: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x8a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29265: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x8a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29295: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x8a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27350   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h8a     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h8a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29305: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27390   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29345: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x8a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29355: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x8a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29385: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x8a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27430   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h8a     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h8a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29395: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27470   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29435: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 29435: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x10a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29445: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x10a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29475: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x10a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27512   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h10a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h10a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29485: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27552   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29525: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x10a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29535: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x10a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29565: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x10a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27592   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h10a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h10a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29575: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27632   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29615: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 29615: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x20a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29625: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x20a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29655: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x20a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27674   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h20a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h20a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29665: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27714   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29705: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x20a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29715: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x20a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29745: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x20a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27754   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h20a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h20a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29755: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27794   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29795: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 29795: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x40a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29805: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x40a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29835: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x40a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27836   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h40a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h40a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29845: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27876   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29885: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x40a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29895: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x40a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 29925: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x40a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27916   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h40a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 29926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h40a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29935: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 29966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 29966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27956   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 29966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 29966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 29975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 29975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 29975: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 29975: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 29975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x80a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 29985: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x80a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30015: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x80a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @27998   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h80a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h80a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30025: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28038   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30065: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x80a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30075: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x80a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30105: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x80a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28078   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h80a    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h80a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30115: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28118   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30155: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 30155: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x100a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30165: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x100a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30195: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x100a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28160   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h100a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h100a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30205: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28200   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30245: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x100a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30255: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x100a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30285: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x100a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28240   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h100a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h100a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30295: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28280   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30335: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 30335: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x200a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30345: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x200a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30375: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x200a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28322   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h200a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h200a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30385: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28362   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30425: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x200a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30435: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x200a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30465: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x200a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28402   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h200a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h200a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30475: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28442   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30515: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 30515: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x400a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30525: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x400a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30555: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x400a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28484   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h400a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h400a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30565: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28524   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30605: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x400a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30615: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x400a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30645: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x400a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28564   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h400a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h400a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30655: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28604   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30695: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 30695: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x800a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30705: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x800a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30735: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x800a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28646   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h800a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h800a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30745: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28686   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30785: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x800a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30795: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x800a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30825: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x800a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28726   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h800a   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h800a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30835: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28766   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30875: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 30875: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x1000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30885: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x1000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 30915: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x1000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28808   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h1000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 30916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h1000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30925: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 30956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 30956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28848   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 30956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 30956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 30965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 30965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 30965: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 30965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x1000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 30975: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x1000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31005: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x1000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28888   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h1000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h1000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31015: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28928   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31055: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 31055: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x2000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31065: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x2000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31095: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x2000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @28970   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h2000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h2000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31105: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29010   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31145: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x2000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31155: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x2000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31185: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x2000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29050   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h2000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h2000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31195: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29090   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31235: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 31235: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x4000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31245: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x4000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31275: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x4000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29132   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h4000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h4000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31285: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29172   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31325: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x4000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31335: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x4000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31365: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x4000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29212   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h4000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h4000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31375: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29252   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31415: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 31415: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x8000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31425: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x8000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31455: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x8000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29294   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h8000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h8000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31465: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29334   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31505: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x8000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31515: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x8000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31545: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x8000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29374   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h8000a  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h8000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31555: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29414   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31595: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 31595: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x10000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31605: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x10000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31635: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x10000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29456   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h10000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h10000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31645: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29496   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31685: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x10000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31695: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x10000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31725: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x10000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29536   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h10000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h10000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31735: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29576   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31775: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 31775: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x20000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31785: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x20000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31815: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x20000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29618   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h20000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h20000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31825: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29658   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31865: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x20000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31875: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x20000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31905: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x20000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29698   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h20000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x20000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h20000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31915: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29738   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 31946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 31955: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 31955: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x40000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 31965: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 31995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x40000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 31995: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x40000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 31995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 31996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 31996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29780   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h40000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 31996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 31996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h40000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 31996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32005: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29820   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32045: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x40000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32055: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x40000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32085: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x40000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29860   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h40000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x40000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h40000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32095: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29900   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32135: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 32135: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x80000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32145: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x80000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32175: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x80000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29942   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h80000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h80000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32185: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @29982   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32225: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x80000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32235: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x80000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32265: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x80000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30022   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h80000a 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x80000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h80000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32275: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30062   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32315: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 32315: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x100000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32325: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x100000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32355: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x100000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30104   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h100000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h100000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32365: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30144   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32405: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x100000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32415: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x100000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32445: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x100000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30184   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h100000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x100000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h100000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32455: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30224   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32495: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 32495: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x200000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32505: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x200000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32535: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x200000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30266   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h200000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h200000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32545: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30306   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32585: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x200000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32595: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x200000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32625: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x200000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30346   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h200000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x200000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h200000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32635: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30386   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32675: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 32675: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x400000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32685: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x400000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32715: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x400000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30428   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h400000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h400000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32725: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30468   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32765: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x400000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32775: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x400000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32805: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x400000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30508   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h400000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x400000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h400000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32815: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30548   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32855: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 32855: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x800000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32865: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x800000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32895: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x800000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30590   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h800000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h800000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32905: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30630   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 32936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 32945: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x800000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32955: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 32985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x800000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 32985: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x800000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 32985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 32986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 32986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30670   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h800000a
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 32986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x800000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 32986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h800000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 32986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 32995: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30710   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33035: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 33035: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x1000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33045: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x1000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33075: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x1000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @30752    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h1000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h1000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33085: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30792   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33125: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x1000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33135: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x1000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33165: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x1000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @30832    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h1000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x1000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h1000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33175: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30872   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33215: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 33215: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x2000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33225: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x2000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33255: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x2000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @30914    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h2000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h2000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33265: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @30954   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33305: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x2000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33315: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x2000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33345: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x2000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @30994    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h2000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x2000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h2000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33355: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31034   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33395: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 33395: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x4000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33405: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x4000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33435: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x4000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @31076    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h4000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h4000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33445: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31116   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33485: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x4000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33495: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x4000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33525: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x4000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @31156    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h4000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x4000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h4000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33535: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31196   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33575: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 33575: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x8000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33585: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x8000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33615: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x8000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @31238    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h8000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h8000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33625: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31278   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33665: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x8000000a, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33675: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x8000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33705: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x8000000a
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @31318    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h14      
#   data        integral         32    'h8000000a
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x8000000a, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h8000000a : updated value = 'ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33715: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31358   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33755: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 33755: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.TBR in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 33755: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33765: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33795: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31408   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33805: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31448   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33845: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33855: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33885: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31488   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33895: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31528   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 33926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 33935: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 33935: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33945: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 33975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 33975: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 33975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 33976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 33976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31570   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 33976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 33976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 33976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 33985: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31610   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34025: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34035: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34065: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31650   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34075: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31690   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34115: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 34115: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34125: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34155: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31732   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34165: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31772   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34205: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34215: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34245: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31812   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34255: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31852   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34295: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 34295: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34305: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34335: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31894   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34345: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31934   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34385: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34395: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34425: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @31974   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34435: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32014   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34475: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 34475: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34485: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34515: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32056   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34525: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32096   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34565: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34575: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34605: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32136   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34615: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32176   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34655: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 34655: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34665: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34695: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32218   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34705: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32258   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34745: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34755: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34785: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32298   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34795: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32338   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34835: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 34835: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34845: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34875: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32380   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34885: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32420   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 34916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 34925: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34935: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 34965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 34965: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 34965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 34966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 34966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32460   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 34966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 34966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 34966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 34975: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32500   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35015: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 35015: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35025: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35055: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32542   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35065: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32582   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35105: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35115: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35145: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32622   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35155: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32662   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35195: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 35195: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35205: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35235: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32704   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35245: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32744   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35285: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35295: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35325: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32784   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35335: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32824   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35375: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 35375: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35385: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35415: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32866   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35425: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32906   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35465: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35475: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35505: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32946   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35515: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @32986   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35555: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 35555: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35565: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35595: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33028   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35605: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33068   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35645: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35655: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35685: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33108   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35695: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33148   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35735: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 35735: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35745: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35775: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33190   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35785: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33230   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35825: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35835: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35865: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33270   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35875: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33310   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 35915: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 35915: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35925: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 35955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 35955: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 35955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33352   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 35956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 35965: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 35996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 35996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33392   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 35996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 35996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 35996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36005: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36015: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36045: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33432   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36055: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33472   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36095: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 36095: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36105: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36135: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33514   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36145: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33554   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36185: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36195: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36225: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33594   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36235: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33634   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36275: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 36275: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36285: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36315: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33676   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36325: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33716   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36365: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36375: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36405: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33756   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36415: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33796   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36455: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 36455: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36465: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36495: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33838   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36505: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33878   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36545: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36555: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36585: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33918   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36595: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @33958   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36635: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 36635: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36645: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36675: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34000   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36685: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34040   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36725: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36735: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36765: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34080   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36775: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34120   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36815: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 36815: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36825: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36855: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34162   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36865: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34202   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36905: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36915: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 36945: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34242   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 36946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 36955: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 36986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 36986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34282   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 36986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 36986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 36995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 36995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 36995: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 36995: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 36995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37005: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37035: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34324   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37045: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34364   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37085: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37095: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37125: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34404   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37135: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34444   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37175: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 37175: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37185: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37215: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34486   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37225: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34526   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37265: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37275: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37305: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34566   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37315: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34606   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37355: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 37355: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37365: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37395: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @34648    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37405: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34688   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37445: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37455: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37485: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @34728    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37495: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34768   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37535: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 37535: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37545: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37575: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @34810    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37585: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34850   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37625: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37635: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37665: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @34890    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37675: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @34930   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37715: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 37715: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37725: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37755: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @34972    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37765: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35012   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37805: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37815: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37845: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @35052    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37855: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35092   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37895: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 37895: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37905: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 37935: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @35134    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 37936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37945: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 37976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 37976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35174   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 37976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 37976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 37985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 37985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 37985: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 37985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 37995: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x18 and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38025: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.TBR=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x18, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @35214    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h18      
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.TBR: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38035: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x18
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35254   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h18     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.TBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x18 and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x18, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38075: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.TBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(129) @ 38075: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.RBR in map "regmodel.ahb_map"...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 38075: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38085: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38115: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35304   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h1 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38125: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35344   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38165: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38175: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38205: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35384   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h1 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38215: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35424   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38255: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 38255: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38265: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38295: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35466   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h2 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38305: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35506   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38345: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x2, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38355: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38385: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35546   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h2      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h2 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38395: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35586   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38435: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 38435: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #2
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38445: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38475: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35628   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h4 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38485: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35668   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38525: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x4, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38535: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38565: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35708   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h4      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h4 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38575: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35748   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38615: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 38615: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #3
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38625: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38655: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35790   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h8 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38665: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35830   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38705: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x8, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38715: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38745: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35870   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h8      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h8 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38755: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35910   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38795: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 38795: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #4
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38805: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38835: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38835: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35952   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h10 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38845: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @35992   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38876: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38876: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38876: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38885: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38895: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38925: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38925: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 38925: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38925: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36032   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 38926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h10 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38935: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 38966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 38966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36072   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38966: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 38966: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 38966: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 38975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 38975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 38975: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 38975: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #5
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 38975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 38985: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39015: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39015: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39015: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39015: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36114   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h20 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39025: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36154   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39056: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39056: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39056: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39065: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39075: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39105: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39105: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39105: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39105: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36194   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h20 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39115: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36234   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39146: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39146: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39146: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39155: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 39155: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #6
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39165: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39195: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36276   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h40 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39205: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36316   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39245: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x40, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39255: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39285: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39285: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39285: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x40
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39285: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36356   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h40     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h40 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39295: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36396   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39326: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39326: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39326: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39335: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 39335: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #7
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39345: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39375: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39375: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39375: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39375: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36438   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h80 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39385: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36478   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39416: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39416: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39416: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39425: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x80, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39435: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39465: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39465: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39465: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x80
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39465: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36518   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h80     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h80 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39475: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36558   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39506: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39506: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39506: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39515: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 39515: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39525: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39555: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39555: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39555: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39555: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36600   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39565: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36640   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39596: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39596: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39596: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39605: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x100, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39615: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39645: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39645: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39645: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x100
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39645: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36680   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h100    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h100 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39655: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36720   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39686: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39686: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39686: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39695: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 39695: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39705: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39735: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39735: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39735: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39735: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36762   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39745: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36802   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39776: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39776: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39776: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39785: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x200, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39795: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39825: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39825: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39825: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x200
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39825: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36842   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h200    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h200 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39835: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36882   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39866: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39866: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39866: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39875: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39875: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39875: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 39875: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39875: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39885: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39915: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39915: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 39915: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39915: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36924   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39916: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 39916: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39916: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39925: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 39956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 39956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @36964   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39956: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 39956: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 39956: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 39965: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 39965: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 39965: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 39965: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x400, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 39975: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40005: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40005: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40005: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x400
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40005: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37004   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h400    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40006: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40006: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h400 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40006: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40015: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37044   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40046: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40046: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40046: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40055: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40055: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40055: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 40055: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40055: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40065: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40095: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40095: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40095: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40095: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37086   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40096: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40096: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40096: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40105: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37126   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40145: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40145: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40145: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x800, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40155: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40185: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40185: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40185: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x800
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40185: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37166   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h800    
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h800 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40195: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37206   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40226: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40226: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40226: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40235: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40235: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40235: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 40235: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40235: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40245: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40275: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40275: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40275: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40275: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37248   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40276: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40276: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40276: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40285: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37288   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40316: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40316: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40316: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40325: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40325: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40325: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40325: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x1000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40335: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40365: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40365: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40365: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x1000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40365: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37328   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40366: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40366: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h1000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40366: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40375: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37368   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40406: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40406: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40406: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40415: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40415: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40415: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 40415: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40415: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40425: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40455: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40455: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40455: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40455: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37410   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40456: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40456: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40456: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40465: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37450   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40496: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40496: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40496: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40505: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40505: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40505: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40505: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x2000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40515: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40545: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x2000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37490   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h2000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40546: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40546: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h2000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40546: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40555: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37530   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40595: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 40595: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40595: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40605: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40635: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40635: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40635: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40635: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37572   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40636: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40636: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40636: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40645: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37612   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40676: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40676: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40676: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40685: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40685: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40685: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40685: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x4000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40695: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40725: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40725: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40725: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x4000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40725: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37652   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h4000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40726: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40726: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h4000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40726: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40735: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37692   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40766: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40766: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40766: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40775: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40775: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40775: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 40775: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40775: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40785: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40815: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40815: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40815: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40815: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37734   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40816: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40816: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40816: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40825: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37774   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40856: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40856: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40856: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40865: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40865: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40865: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40865: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x8000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40875: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40905: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40905: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40905: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x8000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40905: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37814   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h8000   
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40906: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40906: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h8000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40906: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40915: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37854   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40946: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 40946: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40946: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40955: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40955: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 40955: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 40955: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40955: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 40965: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 40995: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40995: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 40995: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 40995: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 40996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 40996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37896   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 40996: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 40996: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 40996: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41005: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37936   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41036: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41036: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41036: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41045: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41045: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41045: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41045: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x10000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41055: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41085: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41085: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41085: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x10000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41085: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @37976   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h10000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41086: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41086: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h10000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41086: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41095: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38016   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41126: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41126: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41126: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41135: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 41135: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41145: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41175: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38058   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41185: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38098   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41225: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41225: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41225: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41225: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x20000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41235: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41265: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41265: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41265: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x20000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41265: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38138   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h20000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41266: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41266: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h20000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41266: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41275: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38178   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41306: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41306: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41306: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41315: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41315: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41315: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 41315: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41315: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41325: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41355: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41355: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41355: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41355: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38220   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41356: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41356: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41356: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41365: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38260   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41396: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41396: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41396: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41405: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41405: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41405: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41405: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x40000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41415: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41445: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41445: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41445: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x40000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41445: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38300   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h40000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41446: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41446: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h40000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41446: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41455: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38340   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41486: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41486: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41486: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41495: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41495: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41495: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 41495: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41505: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41535: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41535: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41535: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41535: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38382   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41545: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38422   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41576: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41576: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41576: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41585: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41585: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41585: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41585: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x80000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41595: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41625: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41625: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41625: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x80000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41625: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38462   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h80000  
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41626: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41626: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h80000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41626: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41635: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38502   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41666: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41666: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41666: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41675: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41675: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41675: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 41675: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41675: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41685: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41715: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41715: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41715: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41715: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38544   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41716: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41716: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41716: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41725: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38584   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41756: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41756: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41756: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41765: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41765: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41765: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41765: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x100000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41775: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41805: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41805: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41805: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x100000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41805: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38624   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h100000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41806: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x100000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41806: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h100000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41806: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41815: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38664   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41846: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41846: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41846: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41855: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41855: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41855: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 41855: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41855: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41865: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41895: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38706   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41896: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41896: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41896: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41905: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38746   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 41936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 41945: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41945: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x200000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41955: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 41985: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41985: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 41985: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x200000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 41985: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 41986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 41986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38786   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h200000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 41986: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x200000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 41986: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h200000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 41986: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 41995: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38826   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42026: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42026: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42026: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42035: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42035: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42035: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 42035: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42035: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42045: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42075: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42075: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42075: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42075: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38868   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42076: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42076: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42076: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42085: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38908   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42116: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42116: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42116: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42125: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42125: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42125: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42125: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x400000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42135: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42165: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42165: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42165: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x400000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42165: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38948   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h400000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42166: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x400000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42166: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h400000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42166: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42175: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @38988   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42206: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42206: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42206: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42215: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 42215: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42225: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42255: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39030   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42265: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39070   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42305: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42305: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42305: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42305: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x800000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42315: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42345: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42345: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42345: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x800000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42345: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39110   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h800000 
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42346: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x800000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42346: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h800000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42346: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42355: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39150   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42386: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42386: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42386: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42395: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42395: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42395: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 42395: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42395: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42405: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42435: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42435: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42435: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42435: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39192   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42436: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42436: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42436: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42445: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39232   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42476: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42476: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42476: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42485: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42485: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42485: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42485: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x1000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42495: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42525: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42525: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42525: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x1000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42525: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39272   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42526: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42526: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h1000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42526: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42535: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39312   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42566: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42566: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42566: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42575: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42575: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42575: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 42575: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42575: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42585: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42615: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42615: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42615: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42615: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39354   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42616: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42616: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42616: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42625: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39394   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42656: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42656: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42656: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42665: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42665: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42665: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42665: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x2000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42675: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42705: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42705: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42705: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x2000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42705: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39434   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h2000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42706: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x2000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42706: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h2000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42706: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42715: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39474   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42746: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42746: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42746: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42755: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42755: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42755: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 42755: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42755: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42765: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42795: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42795: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42795: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42795: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39516   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42796: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42796: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42796: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42805: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39556   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42836: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42836: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42836: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42845: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42845: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42845: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x4000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42855: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42885: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42885: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42885: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x4000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42885: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39596   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h4000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x4000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h4000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42895: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39636   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42926: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 42926: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42926: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42935: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42935: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 42935: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 42935: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42935: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42945: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 42975: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42975: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 42975: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 42975: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 42976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 42976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39678   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 42976: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 42976: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 42976: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 42985: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39718   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43016: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43016: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43016: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43025: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43025: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43025: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43025: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x8000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43035: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43065: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43065: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43065: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x8000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43065: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39758   
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h8000000
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43066: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x8000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43066: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h8000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43066: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43075: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39798   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43106: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43106: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43106: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43115: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43115: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43115: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 43115: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43115: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43125: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43155: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43155: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43155: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43155: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @39840    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43156: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43156: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43156: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43165: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39880   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43196: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43196: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43196: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43205: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43205: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43205: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43205: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x10000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43215: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43245: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x10000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43245: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @39920    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h10000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43246: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x10000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43246: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h10000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43246: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43255: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @39960   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43286: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43286: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43286: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43295: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 43295: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43295: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43305: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43335: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43335: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43335: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43335: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @40002    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43336: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43336: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43336: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43345: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @40042   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43376: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43376: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43376: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43385: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43385: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43385: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43385: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x20000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43395: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43425: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43425: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43425: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x20000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43425: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @40082    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h20000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43426: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x20000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43426: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h20000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43426: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43435: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @40122   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43466: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43466: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43466: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43475: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43475: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43475: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 43475: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43475: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43485: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43515: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43515: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43515: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43515: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @40164    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43516: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43516: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43516: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43525: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @40204   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43556: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43556: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43556: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43565: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43565: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43565: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43565: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x40000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43575: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43605: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43605: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43605: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x40000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43605: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @40244    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h40000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43606: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x40000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43606: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h40000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43606: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43615: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @40284   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43646: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43646: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43646: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43655: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43655: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43655: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh(152) @ 43655: reporter@@bit_bash_seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43655: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43665: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43695: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43695: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43695: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43695: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @40326    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43696: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43696: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43696: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43705: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @40366   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43736: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43736: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43736: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43745: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43745: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43745: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43745: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x80000000, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43755: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43785: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x1c and data: 0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43785: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 43785: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.RBR=0x80000000
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 43785: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# -----------------------------------------------
# Name          Type             Size  Value     
# -----------------------------------------------
# trans         ahb_transaction  -     @40406    
#   xact_type   xact_type_enum   1     WRITE     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT 
#   burst_type  burst_type_enum  3     SINGLE    
#   addr        integral         10    'h1c      
#   data        integral         32    'h80000000
#   prot        integral         4     'h0       
#   lock        integral         1     'h0       
#   resp        integral         1     'h0       
# -----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43786: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x80000000, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 43786: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.RBR: value='h80000000 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43786: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 43795: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 43826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 43826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @40446   
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h0      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43826: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 43826: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 43826: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 43835: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x0
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 43835: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x0, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 43835: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=0
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 43835: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ./../testcases/uart_base_test.sv(143) @ 43835: uvm_test_top [final_phase] Entered...
# UVM_INFO ./../testcases/uart_base_test.sv(151) @ 43835: uvm_test_top [reg_rw_test] --------------------------------
# UVM_INFO ./../testcases/uart_base_test.sv(152) @ 43835: uvm_test_top [reg_rw_test] ----	TEST PASSED	----
# UVM_INFO ./../testcases/uart_base_test.sv(153) @ 43835: uvm_test_top [reg_rw_test] --------------------------------
# UVM_INFO ./../testcases/uart_base_test.sv(156) @ 43835: uvm_test_top [final_phase] Exitting...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh(705) @ 43835: reporter [UVM/REPORT/CATCHER] 
# --- UVM Report catcher Summary ---
# 
# 
# Number of demoted UVM_FATAL reports  :    0
# Number of demoted UVM_ERROR reports  :    0
# Number of demoted UVM_WARNING reports:    0
# Number of caught UVM_FATAL reports   :    0
# Number of caught UVM_ERROR reports   :    0
# Number of caught UVM_WARNING reports :    0
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 43835: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 9994
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [REG_PREDICT]   972
# [RNTST]     1
# [RegModel]   972
# [STARTING_SEQ]     1
# [TEST_DONE]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVM/REPORT/CATCHER]     1
# [UVMTOP]     1
# [ahb_agent]     1
# [ahb_monitor]  2917
# [build_phase]     4
# [connect_phase]     2
# [final_phase]     2
# [reg_rw_test]     3
# [run_phase]  1945
# [uart_agent]     1
# [uart_reg2ahb_adapter]  2916
# [uvm_reg_bit_bash_seq]   251
# 
# ** Note: $finish    : /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 43835 ns  Iteration: 80  Instance: /testbench
# Saving coverage database on exit...
# End time: 19:12:40 on Jul 12,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
