// Seed: 260455287
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3
    , id_12,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    output id_9,
    output logic id_10,
    input id_11
);
  assign id_3[1'h0] = id_7 - 1;
  logic id_13;
  logic id_14 = 1;
endmodule
