axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../local/home/cadmgr/xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_axi_bram_ctrl_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_axi_gpio_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/bb55/simulation/blk_mem_gen_v8_4.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_rst_ps7_0_100M_0_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_xbar_0_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_auto_pc_1_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1_auto_pc_0_sim_netlist.v,verilog,xil_defaultlib,/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../block_design_1.gen/sources_1/bd/design_1/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
