console is /virtual-devices@100/console@1
Copyright (c) 1982, 1986, 1989, 1991, 1993
	The Regents of the University of California.  All rights reserved.
Copyright (c) 7268-2D43 OpenBSD. All rights reserved.  https://www.OpenBSD.org

OpenBSD 7.2 (GENERIC.MP) #1469: Tue Sep 27 15:34:37 MDT 2022
    XXX@XXX:/usr/src/sys/arch/sparc64/compile/GENERIC.MP
real mem = 34124857344 (32544MB)
avail mem = 33496309760 (31944MB)
random: good seed from bootblocks
mpath0 at root
scsibus0 at mpath0: 256 targets
mainbus0 at root: T5140
cpu0 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu1 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu2 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu3 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu4 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu5 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu6 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu7 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu8 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu9 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu10 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu11 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu12 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu13 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu14 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu15 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu16 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu17 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu18 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu19 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu20 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu21 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu22 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu23 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu24 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu25 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu26 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu27 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu28 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu29 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu30 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu31 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu32 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu33 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu34 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu35 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu36 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu37 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu38 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu39 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu40 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu41 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu42 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu43 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu44 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu45 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu46 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu47 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu48 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu49 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu50 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu51 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu52 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu53 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu54 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu55 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu56 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu57 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu58 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu59 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu60 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu61 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu62 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu63 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu64 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu65 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu66 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu67 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu68 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu69 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu70 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu71 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu72 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu73 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu74 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu75 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu76 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu77 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu78 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu79 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu80 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu81 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu82 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu83 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu84 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu85 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu86 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu87 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu88 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu89 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu90 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu91 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu92 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu93 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu94 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu95 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu96 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu97 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu98 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu99 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu100 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu101 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu102 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu103 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu104 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu105 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu106 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu107 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu108 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu109 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu110 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu111 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu112 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu113 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu114 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu115 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu116 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu117 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu118 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu119 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu120 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu121 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu122 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu123 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu124 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu125 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu126 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
cpu127 at mainbus0: SUNW,UltraSPARC-T2+ (rev 0.0) @ 1415.108 MHz
vbus0 at mainbus0
"flashprom" at vbus0 not configured
"tpm" at vbus0 not configured
cbus0 at vbus0
vldc0 at cbus0
vldcp0 at vldc0 chan 0x14: ivec 0x28, 0x29 channel "spds"
"sunvts" at vldc0 chan 0x6 not configured
"sunmc" at vldc0 chan 0x7 not configured
"explorer" at vldc0 chan 0x8 not configured
"led" at vldc0 chan 0x9 not configured
"flashupdate" at vldc0 chan 0xa not configured
"system-management" at vldc0 chan 0xd not configured
"ipmi" at vldc0 chan 0xc not configured
vldc1 at cbus0
"spfma" at vldc1 chan 0x5 not configured
vldc2 at cbus0
vldcp1 at vldc2 chan 0x0: ivec 0x0, 0x1 channel "hvctl"
"ldom-primary" at vldc2 chan 0x1 not configured
"fmactl" at vldc2 chan 0x3 not configured
vldc3 at cbus0
"ldmfma" at vldc3 chan 0x4 not configured
"virtual-domain-service" at cbus0 not configured
"n2cp" at vbus0 not configured
"ncp" at vbus0 not configured
vrng0 at vbus0
vcons0 at vbus0: ivec 0x111: console
vrtc0 at vbus0
vpci0 at mainbus0: bus 2 to 9, dvma map 80000000-ffffffff
pci0 at vpci0
ppb0 at pci0 dev 0 function 0 "PLX PEX 8548" rev 0xaa
pci1 at ppb0 bus 3
ppb1 at pci1 dev 1 function 0 "PLX PEX 8548" rev 0xaa
pci2 at ppb1 bus 4
ppb2 at pci2 dev 0 function 0 "PLX PEX 8112" rev 0xaa
pci3 at ppb2 bus 5
ohci0 at pci3 dev 0 function 0 "NEC USB" rev 0x43: ivec 0x415, version 1.0
ohci1 at pci3 dev 0 function 1 "NEC USB" rev 0x43: ivec 0x416, version 1.0
ehci0 at pci3 dev 0 function 2 "NEC USB" rev 0x04: ivec 0x417
usb0 at ehci0: USB revision 2.0
uhub0 at usb0 configuration 1 interface 0 "NEC EHCI root hub" rev 2.00/1.00 addr 1
usb1 at ohci0: USB revision 1.0
uhub1 at usb1 configuration 1 interface 0 "NEC OHCI root hub" rev 1.00/1.00 addr 1
usb2 at ohci1: USB revision 1.0
uhub2 at usb2 configuration 1 interface 0 "NEC OHCI root hub" rev 1.00/1.00 addr 1
ppb3 at pci1 dev 8 function 0 "PLX PEX 8548" rev 0xaa
pci4 at ppb3 bus 6
mpi0 at pci4 dev 0 function 0 "Symbios Logic SAS1068E" rev 0x04: msi
mpi0: UNUSED, firmware XXX.XXX.XXX.XXX
scsibus1 at mpi0: 112 targets
sd0 at scsibus1 targ 0 lun 0: <ATA, Samsung SSD 850, 2B6Q> naa.5002538d41d9bce5
sd0: 953869MB, 512 bytes/sector, 1953525168 sectors
sd1 at scsibus1 targ 1 lun 0: <IBM-ESXS, MBC2073RC, SC04> naa.500000e1109a8690
sd1: 70006MB, 512 bytes/sector, 143374000 sectors
ppb4 at pci1 dev 9 function 0 "PLX PEX 8548" rev 0xaa: msi
pci5 at ppb4 bus 7
ppb5 at pci1 dev 12 function 0 "PLX PEX 8548" rev 0xaa: msi
pci6 at ppb5 bus 8
ppb6 at pci1 dev 13 function 0 "PLX PEX 8548" rev 0xaa: msi
pci7 at ppb6 bus 9
vpci1 at mainbus0: bus 2 to 7, dvma map 80000000-ffffffff
pci8 at vpci1
ppb7 at pci8 dev 0 function 0 "PLX PEX 8548" rev 0xaa
pci9 at ppb7 bus 3
ppb8 at pci9 dev 8 function 0 "PLX PEX 8548" rev 0xaa
pci10 at ppb8 bus 4
nep0 at pci10 dev 0 function 0 "Sun Neptune" rev 0x01: msi, address XXX
ukphy0 at nep0 phy 29: Generic IEEE 802.3u media interface, rev. 0: OUI 0x000818, model 0x003b
nep1 at pci10 dev 0 function 1 "Sun Neptune" rev 0x01: msi, address XXX
ukphy1 at nep1 phy 28: Generic IEEE 802.3u media interface, rev. 0: OUI 0x000818, model 0x003b
nep2 at pci10 dev 0 function 2 "Sun Neptune" rev 0x01: msi, address XXX
ukphy2 at nep2 phy 27: Generic IEEE 802.3u media interface, rev. 0: OUI 0x000818, model 0x003b
nep3 at pci10 dev 0 function 3 "Sun Neptune" rev 0x01: msi, address XXX
ukphy3 at nep3 phy 26: Generic IEEE 802.3u media interface, rev. 0: OUI 0x000818, model 0x003b
ppb9 at pci9 dev 9 function 0 "PLX PEX 8548" rev 0xaa: msi
pci11 at ppb9 bus 5
ppb10 at pci9 dev 12 function 0 "PLX PEX 8548" rev 0xaa: msi
pci12 at ppb10 bus 6
ppb11 at pci9 dev 13 function 0 "PLX PEX 8548" rev 0xaa: msi
pci13 at ppb11 bus 7
ebus0 at mainbus0
com0 at ebus0 addr ca0000-ca0007 ivec 0x13: ns16550a, 16 byte fifo
"pci-performance-counters" at mainbus0 not configured
"pci-performance-counters" at mainbus0 not configured
uhub3 at uhub0 port 4 configuration 1 interface 0 "Cypress Semiconductor USB2 Hub" rev 2.00/0.0b addr 2
umass0 at uhub3 port 4 configuration 1 interface 0 "OEM Mass Storage plus" rev 2.00/0.00 addr 3
umass0: using SCSI over Bulk-Only
scsibus2 at umass0: 2 targets, initiator 0
cd0 at scsibus2 targ 1 lun 0: <TEAC, DV-W28SS-R, 1.0C> removable serial....
uhidev0 at uhub3 port 4 configuration 1 interface 1 "OEM Mass Storage plus" rev 2.00/0.00 addr 3
uhidev0: iclass 3/0
uhid0 at uhidev0: input=1, output=1, feature=0
vscsi0 at root
scsibus3 at vscsi0: 256 targets
softraid0 at root
scsibus4 at softraid0: 256 targets
bootpath: /pci@400,0/pci@0,0/pci@8,0/scsi@0,0/disk@1,0
root on sd1a (4060ba3b99cc035b.a) swap on sd1b dump on sd1b
WARNING: clock gained 4 days
WARNING: CHECK AND RESET THE DATE!
umass1 at uhub3 port 1 configuration 1 interface 0 "Memorex USB Flash Drive" rev 2.10/2.00 addr 4
umass1: using SCSI over Bulk-Only
scsibus5 at umass1: 2 targets, initiator 0
sd2 at scsibus5 targ 1 lun 0: <Memorex, USB Flash Drive, 0000> removable serial....
sd2: 59088MB, 512 bytes/sector, 121012225 sectors
