###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       361354   # Number of WRITE/WRITEP commands
num_reads_done                 =       758987   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       570657   # Number of read row buffer hits
num_read_cmds                  =       758982   # Number of READ/READP commands
num_writes_done                =       361354   # Number of read requests issued
num_write_row_hits             =       276915   # Number of write row buffer hits
num_act_cmds                   =       274056   # Number of ACT commands
num_pre_cmds                   =       274025   # Number of PRE commands
num_ondemand_pres              =       249818   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9514576   # Cyles of rank active rank.0
rank_active_cycles.1           =      9294724   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       485424   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       705276   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1056363   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13381   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3782   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3093   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4378   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4086   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5682   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5446   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1078   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1129   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21923   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           59   # Write cmd latency (cycles)
write_latency[20-39]           =          951   # Write cmd latency (cycles)
write_latency[40-59]           =         1610   # Write cmd latency (cycles)
write_latency[60-79]           =         3251   # Write cmd latency (cycles)
write_latency[80-99]           =         6398   # Write cmd latency (cycles)
write_latency[100-119]         =         8965   # Write cmd latency (cycles)
write_latency[120-139]         =        12219   # Write cmd latency (cycles)
write_latency[140-159]         =        15439   # Write cmd latency (cycles)
write_latency[160-179]         =        17818   # Write cmd latency (cycles)
write_latency[180-199]         =        20324   # Write cmd latency (cycles)
write_latency[200-]            =       274320   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       268652   # Read request latency (cycles)
read_latency[40-59]            =        87840   # Read request latency (cycles)
read_latency[60-79]            =       111565   # Read request latency (cycles)
read_latency[80-99]            =        42937   # Read request latency (cycles)
read_latency[100-119]          =        32839   # Read request latency (cycles)
read_latency[120-139]          =        28036   # Read request latency (cycles)
read_latency[140-159]          =        19058   # Read request latency (cycles)
read_latency[160-179]          =        15205   # Read request latency (cycles)
read_latency[180-199]          =        12642   # Read request latency (cycles)
read_latency[200-]             =       140208   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.80388e+09   # Write energy
read_energy                    =  3.06022e+09   # Read energy
act_energy                     =  7.49817e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.33004e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.38532e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9371e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79991e+09   # Active standby energy rank.1
average_read_latency           =      140.593   # Average read request latency (cycles)
average_interarrival           =      8.92542   # Average request interarrival latency (cycles)
total_energy                   =  1.86271e+10   # Total energy (pJ)
average_power                  =      1862.71   # Average power (mW)
average_bandwidth              =      9.56024   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       390399   # Number of WRITE/WRITEP commands
num_reads_done                 =       785870   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       594264   # Number of read row buffer hits
num_read_cmds                  =       785864   # Number of READ/READP commands
num_writes_done                =       390399   # Number of read requests issued
num_write_row_hits             =       293666   # Number of write row buffer hits
num_act_cmds                   =       289692   # Number of ACT commands
num_pre_cmds                   =       289664   # Number of PRE commands
num_ondemand_pres              =       264252   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9434287   # Cyles of rank active rank.0
rank_active_cycles.1           =      9385478   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       565713   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       614522   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1112684   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13134   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3702   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3060   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4432   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4097   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6088   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4971   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1086   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1091   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21924   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           72   # Write cmd latency (cycles)
write_latency[20-39]           =          983   # Write cmd latency (cycles)
write_latency[40-59]           =         1596   # Write cmd latency (cycles)
write_latency[60-79]           =         3539   # Write cmd latency (cycles)
write_latency[80-99]           =         6768   # Write cmd latency (cycles)
write_latency[100-119]         =         9593   # Write cmd latency (cycles)
write_latency[120-139]         =        13545   # Write cmd latency (cycles)
write_latency[140-159]         =        17164   # Write cmd latency (cycles)
write_latency[160-179]         =        20480   # Write cmd latency (cycles)
write_latency[180-199]         =        23412   # Write cmd latency (cycles)
write_latency[200-]            =       293247   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       263542   # Read request latency (cycles)
read_latency[40-59]            =        97307   # Read request latency (cycles)
read_latency[60-79]            =       120156   # Read request latency (cycles)
read_latency[80-99]            =        46381   # Read request latency (cycles)
read_latency[100-119]          =        34592   # Read request latency (cycles)
read_latency[120-139]          =        29297   # Read request latency (cycles)
read_latency[140-159]          =        19819   # Read request latency (cycles)
read_latency[160-179]          =        16046   # Read request latency (cycles)
read_latency[180-199]          =        13358   # Read request latency (cycles)
read_latency[200-]             =       145366   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.94887e+09   # Write energy
read_energy                    =   3.1686e+09   # Read energy
act_energy                     =  7.92597e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.71542e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.94971e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.887e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85654e+09   # Active standby energy rank.1
average_read_latency           =      139.714   # Average read request latency (cycles)
average_interarrival           =      8.50104   # Average request interarrival latency (cycles)
total_energy                   =  1.89248e+10   # Total energy (pJ)
average_power                  =      1892.48   # Average power (mW)
average_bandwidth              =      10.0375   # Average bandwidth
