Analysis & Synthesis report for milestone1
Thu Nov 28 11:56:05 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 28 11:56:05 2019           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; milestone1                                  ;
; Top-level Entity Name       ; milestone1                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; milestone1         ; milestone1         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 28 11:55:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off milestone1 -c milestone1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (10463): Verilog HDL Declaration warning at random.v(7): "rand" is SystemVerilog-2005 keyword File: C:/Users/y7868/Documents/GitHub/CSC258/random.v Line: 7
Warning (10463): Verilog HDL Declaration warning at random.v(95): "rand" is SystemVerilog-2005 keyword File: C:/Users/y7868/Documents/GitHub/CSC258/random.v Line: 95
Info (12021): Found 3 design units, including 3 entities, in source file random.v
    Info (12023): Found entity 1: randGen File: C:/Users/y7868/Documents/GitHub/CSC258/random.v Line: 1
    Info (12023): Found entity 2: rG File: C:/Users/y7868/Documents/GitHub/CSC258/random.v Line: 93
    Info (12023): Found entity 3: Counter File: C:/Users/y7868/Documents/GitHub/CSC258/random.v Line: 119
Info (12021): Found 5 design units, including 5 entities, in source file milestone1.v
    Info (12023): Found entity 1: finalProject File: C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v Line: 1
    Info (12023): Found entity 2: datapathControl File: C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v Line: 81
    Info (12023): Found entity 3: datapath File: C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v Line: 156
    Info (12023): Found entity 4: control File: C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v Line: 352
    Info (12023): Found entity 5: counterto3 File: C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v Line: 582
Info (12021): Found 2 design units, including 2 entities, in source file hex.v
    Info (12023): Found entity 1: hex File: C:/Users/y7868/Documents/GitHub/CSC258/hex.v Line: 1
    Info (12023): Found entity 2: decoder7segment File: C:/Users/y7868/Documents/GitHub/CSC258/hex.v Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file drawsymbol3.v
    Info (12023): Found entity 1: drawSymbol3 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol3.v Line: 1
    Info (12023): Found entity 2: counter3 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol3.v Line: 175
Info (12021): Found 2 design units, including 2 entities, in source file drawsymbol2.v
    Info (12023): Found entity 1: drawSymbol2 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol2.v Line: 1
    Info (12023): Found entity 2: counter2 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol2.v Line: 247
Warning (10463): Verilog HDL Declaration warning at drawSymbol1.v(11): "rand" is SystemVerilog-2005 keyword File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v Line: 11
Info (12021): Found 3 design units, including 3 entities, in source file drawsymbol1.v
    Info (12023): Found entity 1: drawSymbol1 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v Line: 1
    Info (12023): Found entity 2: counter1 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v Line: 218
    Info (12023): Found entity 3: flipflop2 File: C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v Line: 261
Warning (10463): Verilog HDL Declaration warning at drawScore.v(9): "rand" is SystemVerilog-2005 keyword File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 9
Warning (10229): Verilog HDL Expression warning at drawScore.v(181): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 181
Warning (10229): Verilog HDL Expression warning at drawScore.v(185): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 185
Warning (10229): Verilog HDL Expression warning at drawScore.v(189): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 189
Warning (10229): Verilog HDL Expression warning at drawScore.v(193): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 193
Warning (10229): Verilog HDL Expression warning at drawScore.v(197): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 197
Warning (10229): Verilog HDL Expression warning at drawScore.v(201): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 201
Warning (10229): Verilog HDL Expression warning at drawScore.v(205): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 205
Warning (10229): Verilog HDL Expression warning at drawScore.v(209): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 209
Warning (10229): Verilog HDL Expression warning at drawScore.v(213): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 213
Warning (10229): Verilog HDL Expression warning at drawScore.v(217): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 217
Warning (10229): Verilog HDL Expression warning at drawScore.v(221): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 221
Warning (10229): Verilog HDL Expression warning at drawScore.v(225): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 225
Warning (10229): Verilog HDL Expression warning at drawScore.v(229): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 229
Warning (10229): Verilog HDL Expression warning at drawScore.v(233): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 233
Warning (10229): Verilog HDL Expression warning at drawScore.v(237): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 237
Warning (10229): Verilog HDL Expression warning at drawScore.v(241): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 241
Warning (10229): Verilog HDL Expression warning at drawScore.v(245): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 245
Warning (10229): Verilog HDL Expression warning at drawScore.v(249): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 249
Warning (10229): Verilog HDL Expression warning at drawScore.v(253): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 253
Warning (10229): Verilog HDL Expression warning at drawScore.v(257): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 257
Warning (10229): Verilog HDL Expression warning at drawScore.v(261): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 261
Warning (10229): Verilog HDL Expression warning at drawScore.v(265): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 265
Warning (10229): Verilog HDL Expression warning at drawScore.v(269): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 269
Warning (10229): Verilog HDL Expression warning at drawScore.v(273): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 273
Warning (10229): Verilog HDL Expression warning at drawScore.v(277): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 277
Warning (10229): Verilog HDL Expression warning at drawScore.v(281): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 281
Warning (10229): Verilog HDL Expression warning at drawScore.v(285): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 285
Warning (10229): Verilog HDL Expression warning at drawScore.v(289): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 289
Warning (10229): Verilog HDL Expression warning at drawScore.v(293): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 293
Warning (10229): Verilog HDL Expression warning at drawScore.v(297): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 297
Warning (10229): Verilog HDL Expression warning at drawScore.v(301): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 301
Warning (10229): Verilog HDL Expression warning at drawScore.v(305): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 305
Warning (10229): Verilog HDL Expression warning at drawScore.v(309): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 309
Warning (10229): Verilog HDL Expression warning at drawScore.v(313): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 313
Warning (10229): Verilog HDL Expression warning at drawScore.v(317): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 317
Warning (10229): Verilog HDL Expression warning at drawScore.v(321): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 321
Warning (10229): Verilog HDL Expression warning at drawScore.v(325): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 325
Error (10170): Verilog HDL syntax error at drawScore.v(326) near text: "yadd";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 326
Warning (10229): Verilog HDL Expression warning at drawScore.v(329): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 329
Warning (10229): Verilog HDL Expression warning at drawScore.v(333): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 333
Warning (10229): Verilog HDL Expression warning at drawScore.v(337): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 337
Warning (10229): Verilog HDL Expression warning at drawScore.v(341): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 341
Warning (10229): Verilog HDL Expression warning at drawScore.v(345): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 345
Warning (10229): Verilog HDL Expression warning at drawScore.v(349): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 349
Warning (10229): Verilog HDL Expression warning at drawScore.v(353): truncated literal to match 4 bits File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 353
Error (10112): Ignored design unit "drawScore" at drawScore.v(1) due to previous errors File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 1
Error (10112): Ignored design unit "counter1" at drawScore.v(374) due to previous errors File: C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v Line: 374
Info (12021): Found 0 design units, including 0 entities, in source file drawscore.v
Info (12021): Found 4 design units, including 4 entities, in source file drawcards.v
    Info (12023): Found entity 1: drawCards File: C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v Line: 1
    Info (12023): Found entity 2: addtoxy File: C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v Line: 99
    Info (12023): Found entity 3: counter8bit File: C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v Line: 119
    Info (12023): Found entity 4: flipflop File: C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file cleardatapath.v
    Info (12023): Found entity 1: cancelCards File: C:/Users/y7868/Documents/GitHub/CSC258/clearDatapath.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file clear.v
    Info (12023): Found entity 1: clearCards File: C:/Users/y7868/Documents/GitHub/CSC258/clear.v Line: 1
    Info (12023): Found entity 2: add File: C:/Users/y7868/Documents/GitHub/CSC258/clear.v Line: 29
Info (144001): Generated suppressed messages file C:/Users/y7868/Documents/GitHub/CSC258/output_files/milestone1.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 49 warnings
    Error: Peak virtual memory: 4788 megabytes
    Error: Processing ended: Thu Nov 28 11:56:05 2019
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/y7868/Documents/GitHub/CSC258/output_files/milestone1.map.smsg.


