\hypertarget{atom_8hh_source}{}\doxysection{atom.\+hh}
\label{atom_8hh_source}\index{atom.hh@{atom.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::atom\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} atom : uint64\_t \{}
\DoxyCodeLine{00005         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Unhalted core cycles}}
\DoxyCodeLine{00006         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycle}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00009         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Last level of cache references}}
\DoxyCodeLine{00010         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for LLC\_REFERENCES}}
\DoxyCodeLine{00011         LLC\_MISSES = 0x412e, \textcolor{comment}{// Last level of cache misses}}
\DoxyCodeLine{00012         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for LLC\_MISSES}}
\DoxyCodeLine{00013         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Branch instructions retired}}
\DoxyCodeLine{00014         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted branch instruction retired}}
\DoxyCodeLine{00015         SIMD\_INSTR\_RETIRED = 0xce, \textcolor{comment}{// SIMD Instructions retired}}
\DoxyCodeLine{00016         L2\_REJECT\_BUSQ = 0x30, \textcolor{comment}{// Rejected L2 cache requests}}
\DoxyCodeLine{00017         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00018         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00019         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00020         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00021         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00022         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00023         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00024         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00025         L2\_REJECT\_BUSQ\_\_MASK\_\_ATOM\_L2\_REJECT\_BUSQ\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00026         SIMD\_SAT\_INSTR\_RETIRED = 0xcf, \textcolor{comment}{// Saturated arithmetic instructions retired}}
\DoxyCodeLine{00027         ICACHE = 0x80, \textcolor{comment}{// Instruction fetches}}
\DoxyCodeLine{00028         ICACHE\_\_MASK\_\_ATOM\_ICACHE\_\_ACCESSES = 0x300, \textcolor{comment}{// Instruction fetches}}
\DoxyCodeLine{00029         ICACHE\_\_MASK\_\_ATOM\_ICACHE\_\_MISSES = 0x200, \textcolor{comment}{// Count all instructions fetches that miss the icache or produce memory requests. This includes uncacheache fetches. Any instruction fetch miss is counted only once and not once for every cycle it is outstanding}}
\DoxyCodeLine{00030         L2\_LOCK = 0x2b, \textcolor{comment}{// L2 locked accesses}}
\DoxyCodeLine{00031         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00032         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00033         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00034         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00035         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00036         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00037         L2\_LOCK\_\_MASK\_\_ATOM\_L2\_LOCK\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00038         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00039         UOPS\_RETIRED\_\_MASK\_\_ATOM\_UOPS\_RETIRED\_\_ANY = 0x1000, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00040         UOPS\_RETIRED\_\_MASK\_\_ATOM\_UOPS\_RETIRED\_\_STALLED\_CYCLES = 0x1000 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no micro-\/ops retired}}
\DoxyCodeLine{00041         UOPS\_RETIRED\_\_MASK\_\_ATOM\_UOPS\_RETIRED\_\_STALLS = 0x1000 | INTEL\_X86\_MOD\_EDGE | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Periods no micro-\/ops retired}}
\DoxyCodeLine{00042         L2\_M\_LINES\_OUT = 0x27, \textcolor{comment}{// Modified lines evicted from the L2 cache}}
\DoxyCodeLine{00043         L2\_M\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00044         L2\_M\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00045         L2\_M\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00046         L2\_M\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00047         SIMD\_COMP\_INST\_RETIRED = 0xca, \textcolor{comment}{// Retired computational Streaming SIMD Extensions (SSE) instructions}}
\DoxyCodeLine{00048         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_COMP\_INST\_RETIRED\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// Retired computational Streaming SIMD Extensions (SSE) packed-\/single instructions}}
\DoxyCodeLine{00049         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_COMP\_INST\_RETIRED\_\_SCALAR\_SINGLE = 0x200, \textcolor{comment}{// Retired computational Streaming SIMD Extensions (SSE) scalar-\/single instructions}}
\DoxyCodeLine{00050         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_COMP\_INST\_RETIRED\_\_PACKED\_DOUBLE = 0x400, \textcolor{comment}{// Retired computational Streaming SIMD Extensions 2 (SSE2) packed-\/double instructions}}
\DoxyCodeLine{00051         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_COMP\_INST\_RETIRED\_\_SCALAR\_DOUBLE = 0x800, \textcolor{comment}{// Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-\/double instructions}}
\DoxyCodeLine{00052         SNOOP\_STALL\_DRV = 0x7e, \textcolor{comment}{// Bus stalled for snoops}}
\DoxyCodeLine{00053         SNOOP\_STALL\_DRV\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00054         SNOOP\_STALL\_DRV\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00055         SNOOP\_STALL\_DRV\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00056         SNOOP\_STALL\_DRV\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00057         BUS\_TRANS\_BURST = 0x6e, \textcolor{comment}{// Burst (full cache-\/line) bus transactions}}
\DoxyCodeLine{00058         BUS\_TRANS\_BURST\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00059         BUS\_TRANS\_BURST\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00060         BUS\_TRANS\_BURST\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00061         BUS\_TRANS\_BURST\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00062         SIMD\_SAT\_UOP\_EXEC = 0xb1, \textcolor{comment}{// SIMD saturated arithmetic micro-\/ops executed}}
\DoxyCodeLine{00063         SIMD\_SAT\_UOP\_EXEC\_\_MASK\_\_ATOM\_SIMD\_SAT\_UOP\_EXEC\_\_S = 0x0, \textcolor{comment}{// SIMD saturated arithmetic micro-\/ops executed}}
\DoxyCodeLine{00064         SIMD\_SAT\_UOP\_EXEC\_\_MASK\_\_ATOM\_SIMD\_SAT\_UOP\_EXEC\_\_AR = 0x8000, \textcolor{comment}{// SIMD saturated arithmetic micro-\/ops retired}}
\DoxyCodeLine{00065         BUS\_TRANS\_IO = 0x6c, \textcolor{comment}{// IO bus transactions}}
\DoxyCodeLine{00066         BUS\_TRANS\_IO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00067         BUS\_TRANS\_IO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00068         BUS\_TRANS\_IO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00069         BUS\_TRANS\_IO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00070         BUS\_TRANS\_RFO = 0x66, \textcolor{comment}{// RFO bus transactions}}
\DoxyCodeLine{00071         BUS\_TRANS\_RFO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00072         BUS\_TRANS\_RFO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00073         BUS\_TRANS\_RFO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00074         BUS\_TRANS\_RFO\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00075         SIMD\_ASSIST = 0xcd, \textcolor{comment}{// SIMD assists invoked}}
\DoxyCodeLine{00076         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00077         INST\_RETIRED\_\_MASK\_\_ATOM\_INST\_RETIRED\_\_ANY\_P = 0x0, \textcolor{comment}{// Instructions retired using generic counter (precise event)}}
\DoxyCodeLine{00078         L1D\_CACHE = 0x40, \textcolor{comment}{// L1 Cacheable Data Reads}}
\DoxyCodeLine{00079         L1D\_CACHE\_\_MASK\_\_ATOM\_L1D\_CACHE\_\_LD = 0x2100, \textcolor{comment}{// L1 Cacheable Data Reads}}
\DoxyCodeLine{00080         L1D\_CACHE\_\_MASK\_\_ATOM\_L1D\_CACHE\_\_ST = 0x2200, \textcolor{comment}{// L1 Cacheable Data Writes}}
\DoxyCodeLine{00081         MUL = 0x12, \textcolor{comment}{// Multiply operations executed}}
\DoxyCodeLine{00082         MUL\_\_MASK\_\_ATOM\_MUL\_\_S = 0x100, \textcolor{comment}{// Multiply operations executed}}
\DoxyCodeLine{00083         MUL\_\_MASK\_\_ATOM\_MUL\_\_AR = 0x8100, \textcolor{comment}{// Multiply operations retired}}
\DoxyCodeLine{00084         DIV = 0x13, \textcolor{comment}{// Divide operations executed}}
\DoxyCodeLine{00085         DIV\_\_MASK\_\_ATOM\_DIV\_\_S = 0x100, \textcolor{comment}{// Divide operations executed}}
\DoxyCodeLine{00086         DIV\_\_MASK\_\_ATOM\_DIV\_\_AR = 0x8100, \textcolor{comment}{// Divide operations retired}}
\DoxyCodeLine{00087         BUS\_TRANS\_P = 0x6b, \textcolor{comment}{// Partial bus transactions}}
\DoxyCodeLine{00088         BUS\_TRANS\_P\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00089         BUS\_TRANS\_P\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00090         BUS\_TRANS\_P\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00091         BUS\_TRANS\_P\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00092         BUS\_IO\_WAIT = 0x7f, \textcolor{comment}{// IO requests waiting in the bus queue}}
\DoxyCodeLine{00093         BUS\_IO\_WAIT\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00094         BUS\_IO\_WAIT\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00095         L2\_M\_LINES\_IN = 0x25, \textcolor{comment}{// L2 cache line modifications}}
\DoxyCodeLine{00096         L2\_M\_LINES\_IN\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00097         L2\_M\_LINES\_IN\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00098         L2\_LINES\_IN = 0x24, \textcolor{comment}{// L2 cache misses}}
\DoxyCodeLine{00099         L2\_LINES\_IN\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00100         L2\_LINES\_IN\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00101         L2\_LINES\_IN\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00102         L2\_LINES\_IN\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00103         BUSQ\_EMPTY = 0x7d, \textcolor{comment}{// Bus queue is empty}}
\DoxyCodeLine{00104         BUSQ\_EMPTY\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00105         BUSQ\_EMPTY\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00106         L2\_IFETCH = 0x28, \textcolor{comment}{// L2 cacheable instruction fetch requests}}
\DoxyCodeLine{00107         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00108         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00109         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00110         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00111         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00112         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00113         L2\_IFETCH\_\_MASK\_\_ATOM\_L2\_LOCK\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00114         BUS\_HITM\_DRV = 0x7b, \textcolor{comment}{// HITM signal asserted}}
\DoxyCodeLine{00115         BUS\_HITM\_DRV\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00116         BUS\_HITM\_DRV\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00117         ITLB = 0x82, \textcolor{comment}{// ITLB hits}}
\DoxyCodeLine{00118         ITLB\_\_MASK\_\_ATOM\_ITLB\_\_FLUSH = 0x400, \textcolor{comment}{// ITLB flushes}}
\DoxyCodeLine{00119         ITLB\_\_MASK\_\_ATOM\_ITLB\_\_MISSES = 0x200, \textcolor{comment}{// ITLB misses}}
\DoxyCodeLine{00120         BUS\_TRANS\_MEM = 0x6f, \textcolor{comment}{// Memory bus transactions}}
\DoxyCodeLine{00121         BUS\_TRANS\_MEM\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00122         BUS\_TRANS\_MEM\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00123         BUS\_TRANS\_MEM\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00124         BUS\_TRANS\_MEM\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00125         BUS\_TRANS\_PWR = 0x6a, \textcolor{comment}{// Partial write bus transaction}}
\DoxyCodeLine{00126         BUS\_TRANS\_PWR\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00127         BUS\_TRANS\_PWR\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00128         BUS\_TRANS\_PWR\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00129         BUS\_TRANS\_PWR\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00130         BR\_INST\_DECODED = 0x1e0, \textcolor{comment}{// Branch instructions decoded}}
\DoxyCodeLine{00131         BUS\_TRANS\_INVAL = 0x69, \textcolor{comment}{// Invalidate bus transactions}}
\DoxyCodeLine{00132         BUS\_TRANS\_INVAL\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00133         BUS\_TRANS\_INVAL\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00134         BUS\_TRANS\_INVAL\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00135         BUS\_TRANS\_INVAL\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00136         SIMD\_UOP\_TYPE\_EXEC = 0xb3, \textcolor{comment}{// SIMD micro-\/ops executed}}
\DoxyCodeLine{00137         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_MUL\_S = 0x100, \textcolor{comment}{// SIMD packed multiply micro-\/ops executed}}
\DoxyCodeLine{00138         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_MUL\_AR = 0x8100, \textcolor{comment}{// SIMD packed multiply micro-\/ops retired}}
\DoxyCodeLine{00139         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_SHIFT\_S = 0x200, \textcolor{comment}{// SIMD packed shift micro-\/ops executed}}
\DoxyCodeLine{00140         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_SHIFT\_AR = 0x8200, \textcolor{comment}{// SIMD packed shift micro-\/ops retired}}
\DoxyCodeLine{00141         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_PACK\_S = 0x400, \textcolor{comment}{// SIMD packed micro-\/ops executed}}
\DoxyCodeLine{00142         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_PACK\_AR = 0x8400, \textcolor{comment}{// SIMD packed micro-\/ops retired}}
\DoxyCodeLine{00143         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_UNPACK\_S = 0x800, \textcolor{comment}{// SIMD unpacked micro-\/ops executed}}
\DoxyCodeLine{00144         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_UNPACK\_AR = 0x8800, \textcolor{comment}{// SIMD unpacked micro-\/ops retired}}
\DoxyCodeLine{00145         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_LOGICAL\_S = 0x1000, \textcolor{comment}{// SIMD packed logical micro-\/ops executed}}
\DoxyCodeLine{00146         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_LOGICAL\_AR = 0x9000, \textcolor{comment}{// SIMD packed logical micro-\/ops retired}}
\DoxyCodeLine{00147         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_ARITHMETIC\_S = 0x2000, \textcolor{comment}{// SIMD packed arithmetic micro-\/ops executed}}
\DoxyCodeLine{00148         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOP\_TYPE\_EXEC\_\_ARITHMETIC\_AR = 0xa000, \textcolor{comment}{// SIMD packed arithmetic micro-\/ops retired}}
\DoxyCodeLine{00149         SIMD\_INST\_RETIRED = 0xc7, \textcolor{comment}{// Retired Streaming SIMD Extensions (SSE) instructions}}
\DoxyCodeLine{00150         SIMD\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_INST\_RETIRED\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// Retired Streaming SIMD Extensions (SSE) packed-\/single instructions}}
\DoxyCodeLine{00151         SIMD\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_INST\_RETIRED\_\_SCALAR\_SINGLE = 0x200, \textcolor{comment}{// Retired Streaming SIMD Extensions (SSE) scalar-\/single instructions}}
\DoxyCodeLine{00152         SIMD\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_INST\_RETIRED\_\_PACKED\_DOUBLE = 0x400, \textcolor{comment}{// Retired Streaming SIMD Extensions 2 (SSE2) packed-\/double instructions}}
\DoxyCodeLine{00153         SIMD\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_INST\_RETIRED\_\_SCALAR\_DOUBLE = 0x800, \textcolor{comment}{// Retired Streaming SIMD Extensions 2 (SSE2) scalar-\/double instructions}}
\DoxyCodeLine{00154         SIMD\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_INST\_RETIRED\_\_VECTOR = 0x1000, \textcolor{comment}{// Retired Streaming SIMD Extensions 2 (SSE2) vector instructions}}
\DoxyCodeLine{00155         SIMD\_INST\_RETIRED\_\_MASK\_\_ATOM\_SIMD\_INST\_RETIRED\_\_ANY = 0x1f00, \textcolor{comment}{// Retired Streaming SIMD instructions}}
\DoxyCodeLine{00156         CYCLES\_DIV\_BUSY = 0x14, \textcolor{comment}{// Cycles the divider is busy}}
\DoxyCodeLine{00157         PREFETCH = 0x7, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed}}
\DoxyCodeLine{00158         PREFETCH\_\_MASK\_\_ATOM\_PREFETCH\_\_PREFETCHT0 = 0x100, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed}}
\DoxyCodeLine{00159         PREFETCH\_\_MASK\_\_ATOM\_PREFETCH\_\_SW\_L2 = 0x600, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed}}
\DoxyCodeLine{00160         PREFETCH\_\_MASK\_\_ATOM\_PREFETCH\_\_PREFETCHNTA = 0x800, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed}}
\DoxyCodeLine{00161         L2\_RQSTS = 0x2e, \textcolor{comment}{// L2 cache requests}}
\DoxyCodeLine{00162         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00163         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00164         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00165         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00166         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00167         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00168         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00169         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00170         L2\_RQSTS\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00171         SIMD\_UOPS\_EXEC = 0xb0, \textcolor{comment}{// SIMD micro-\/ops executed (excluding stores)}}
\DoxyCodeLine{00172         SIMD\_UOPS\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOPS\_EXEC\_\_S = 0x0, \textcolor{comment}{// Number of SIMD saturated arithmetic micro-\/ops executed}}
\DoxyCodeLine{00173         SIMD\_UOPS\_EXEC\_\_MASK\_\_ATOM\_SIMD\_UOPS\_EXEC\_\_AR = 0x8000, \textcolor{comment}{// Number of SIMD saturated arithmetic micro-\/ops retired}}
\DoxyCodeLine{00174         HW\_INT\_RCV = 0x1c8, \textcolor{comment}{// Hardware interrupts received (warning overcounts by 2x)}}
\DoxyCodeLine{00175         BUS\_TRANS\_BRD = 0x65, \textcolor{comment}{// Burst read bus transactions}}
\DoxyCodeLine{00176         BUS\_TRANS\_BRD\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00177         BUS\_TRANS\_BRD\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00178         BUS\_TRANS\_BRD\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00179         BUS\_TRANS\_BRD\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00180         BOGUS\_BR = 0xe4, \textcolor{comment}{// Bogus branches}}
\DoxyCodeLine{00181         BUS\_DATA\_RCV = 0x64, \textcolor{comment}{// Bus cycles while processor receives data}}
\DoxyCodeLine{00182         BUS\_DATA\_RCV\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00183         BUS\_DATA\_RCV\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00184         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00185         MACHINE\_CLEARS\_\_MASK\_\_ATOM\_MACHINE\_CLEARS\_\_SMC = 0x100, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00186         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00187         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_ANY = 0x0, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00188         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_PRED\_NOT\_TAKEN = 0x100, \textcolor{comment}{// Retired branch instructions that were predicted not-\/taken}}
\DoxyCodeLine{00189         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_MISPRED\_NOT\_TAKEN = 0x200, \textcolor{comment}{// Retired branch instructions that were mispredicted not-\/taken}}
\DoxyCodeLine{00190         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_PRED\_TAKEN = 0x400, \textcolor{comment}{// Retired branch instructions that were predicted taken}}
\DoxyCodeLine{00191         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_MISPRED\_TAKEN = 0x800, \textcolor{comment}{// Retired branch instructions that were mispredicted taken}}
\DoxyCodeLine{00192         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_MISPRED = 0xa00, \textcolor{comment}{// Retired mispredicted branch instructions}}
\DoxyCodeLine{00193         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_TAKEN = 0xc00, \textcolor{comment}{// Retired taken branch instructions}}
\DoxyCodeLine{00194         BR\_INST\_RETIRED\_\_MASK\_\_ATOM\_BR\_INST\_RETIRED\_\_ANY1 = 0xf00, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00195         L2\_ADS = 0x21, \textcolor{comment}{// Cycles L2 address bus is in use}}
\DoxyCodeLine{00196         L2\_ADS\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00197         L2\_ADS\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00198         EIST\_TRANS = 0x3a, \textcolor{comment}{// Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions}}
\DoxyCodeLine{00199         BUS\_TRANS\_WB = 0x67, \textcolor{comment}{// Explicit writeback bus transactions}}
\DoxyCodeLine{00200         BUS\_TRANS\_WB\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00201         BUS\_TRANS\_WB\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00202         BUS\_TRANS\_WB\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00203         BUS\_TRANS\_WB\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00204         MACRO\_INSTS = 0xaa, \textcolor{comment}{// Macro-\/instructions decoded}}
\DoxyCodeLine{00205         MACRO\_INSTS\_\_MASK\_\_ATOM\_MACRO\_INSTS\_\_NON\_CISC\_DECODED = 0x100, \textcolor{comment}{// Non-\/CISC macro instructions decoded}}
\DoxyCodeLine{00206         MACRO\_INSTS\_\_MASK\_\_ATOM\_MACRO\_INSTS\_\_ALL\_DECODED = 0x300, \textcolor{comment}{// All Instructions decoded}}
\DoxyCodeLine{00207         L2\_LINES\_OUT = 0x26, \textcolor{comment}{// L2 cache lines evicted.}}
\DoxyCodeLine{00208         L2\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00209         L2\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00210         L2\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00211         L2\_LINES\_OUT\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00212         L2\_LD = 0x29, \textcolor{comment}{// L2 cache reads}}
\DoxyCodeLine{00213         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00214         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00215         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00216         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00217         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00218         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00219         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00220         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00221         L2\_LD\_\_MASK\_\_ATOM\_L2\_RQSTS\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00222         SEGMENT\_REG\_LOADS = 0x6, \textcolor{comment}{// Number of segment register loads}}
\DoxyCodeLine{00223         SEGMENT\_REG\_LOADS\_\_MASK\_\_ATOM\_SEGMENT\_REG\_LOADS\_\_ANY = 0x8000, \textcolor{comment}{// Number of segment register loads}}
\DoxyCodeLine{00224         L2\_NO\_REQ = 0x32, \textcolor{comment}{// Cycles no L2 cache requests are pending}}
\DoxyCodeLine{00225         L2\_NO\_REQ\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00226         L2\_NO\_REQ\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00227         THERMAL\_TRIP = 0xc03b, \textcolor{comment}{// Number of thermal trips}}
\DoxyCodeLine{00228         EXT\_SNOOP = 0x77, \textcolor{comment}{// External snoops}}
\DoxyCodeLine{00229         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00230         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00231         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00232         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00233         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00234         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00235         EXT\_SNOOP\_\_MASK\_\_ATOM\_L2\_LOCK\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00236         BACLEARS = 0xe6, \textcolor{comment}{// Branch address calculator}}
\DoxyCodeLine{00237         BACLEARS\_\_MASK\_\_ATOM\_BACLEARS\_\_ANY = 0x100, \textcolor{comment}{// BACLEARS asserted}}
\DoxyCodeLine{00238         CYCLES\_INT\_MASKED = 0xc6, \textcolor{comment}{// Cycles during which interrupts are disabled}}
\DoxyCodeLine{00239         CYCLES\_INT\_MASKED\_\_MASK\_\_ATOM\_CYCLES\_INT\_MASKED\_\_CYCLES\_INT\_MASKED = 0x100, \textcolor{comment}{// Cycles during which interrupts are disabled}}
\DoxyCodeLine{00240         CYCLES\_INT\_MASKED\_\_MASK\_\_ATOM\_CYCLES\_INT\_MASKED\_\_CYCLES\_INT\_PENDING\_AND\_MASKED = 0x200, \textcolor{comment}{// Cycles during which interrupts are pending and disabled}}
\DoxyCodeLine{00241         FP\_ASSIST = 0x11, \textcolor{comment}{// Floating point assists}}
\DoxyCodeLine{00242         FP\_ASSIST\_\_MASK\_\_ATOM\_FP\_ASSIST\_\_S = 0x100, \textcolor{comment}{// Floating point assists for executed instructions}}
\DoxyCodeLine{00243         FP\_ASSIST\_\_MASK\_\_ATOM\_FP\_ASSIST\_\_AR = 0x8100, \textcolor{comment}{// Floating point assists for retired instructions}}
\DoxyCodeLine{00244         L2\_ST = 0x2a, \textcolor{comment}{// L2 store requests}}
\DoxyCodeLine{00245         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00246         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00247         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00248         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00249         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00250         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00251         L2\_ST\_\_MASK\_\_ATOM\_L2\_LOCK\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00252         BUS\_TRANS\_DEF = 0x6d, \textcolor{comment}{// Deferred bus transactions}}
\DoxyCodeLine{00253         BUS\_TRANS\_DEF\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00254         BUS\_TRANS\_DEF\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00255         BUS\_TRANS\_DEF\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00256         BUS\_TRANS\_DEF\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00257         DATA\_TLB\_MISSES = 0x8, \textcolor{comment}{// Memory accesses that missed the DTLB}}
\DoxyCodeLine{00258         DATA\_TLB\_MISSES\_\_MASK\_\_ATOM\_DATA\_TLB\_MISSES\_\_DTLB\_MISS = 0x700, \textcolor{comment}{// Memory accesses that missed the DTLB}}
\DoxyCodeLine{00259         DATA\_TLB\_MISSES\_\_MASK\_\_ATOM\_DATA\_TLB\_MISSES\_\_DTLB\_MISS\_LD = 0x500, \textcolor{comment}{// DTLB misses due to load operations}}
\DoxyCodeLine{00260         DATA\_TLB\_MISSES\_\_MASK\_\_ATOM\_DATA\_TLB\_MISSES\_\_L0\_DTLB\_MISS\_LD = 0x900, \textcolor{comment}{// L0 (micro-\/TLB) misses due to load operations}}
\DoxyCodeLine{00261         DATA\_TLB\_MISSES\_\_MASK\_\_ATOM\_DATA\_TLB\_MISSES\_\_DTLB\_MISS\_ST = 0x600, \textcolor{comment}{// DTLB misses due to store operations}}
\DoxyCodeLine{00262         BUS\_BNR\_DRV = 0x61, \textcolor{comment}{// Number of Bus Not Ready signals asserted}}
\DoxyCodeLine{00263         BUS\_BNR\_DRV\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00264         BUS\_BNR\_DRV\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00265         STORE\_FORWARDS = 0x2, \textcolor{comment}{// All store forwards}}
\DoxyCodeLine{00266         STORE\_FORWARDS\_\_MASK\_\_ATOM\_STORE\_FORWARDS\_\_GOOD = 0x8100, \textcolor{comment}{// Good store forwards}}
\DoxyCodeLine{00267         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00268         CPU\_CLK\_UNHALTED\_\_MASK\_\_ATOM\_CPU\_CLK\_UNHALTED\_\_CORE\_P = 0x0, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00269         CPU\_CLK\_UNHALTED\_\_MASK\_\_ATOM\_CPU\_CLK\_UNHALTED\_\_BUS = 0x100, \textcolor{comment}{// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU\_CLK\_UNHALTED:REF event}}
\DoxyCodeLine{00270         CPU\_CLK\_UNHALTED\_\_MASK\_\_ATOM\_CPU\_CLK\_UNHALTED\_\_NO\_OTHER = 0x200, \textcolor{comment}{// Bus cycles when core is active and other is halted}}
\DoxyCodeLine{00271         BUS\_TRANS\_ANY = 0x70, \textcolor{comment}{// All bus transactions}}
\DoxyCodeLine{00272         BUS\_TRANS\_ANY\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00273         BUS\_TRANS\_ANY\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00274         BUS\_TRANS\_ANY\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00275         BUS\_TRANS\_ANY\_\_MASK\_\_ATOM\_L2\_M\_LINES\_OUT\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00276         MEM\_LOAD\_RETIRED = 0xcb, \textcolor{comment}{// Retired loads}}
\DoxyCodeLine{00277         MEM\_LOAD\_RETIRED\_\_MASK\_\_ATOM\_MEM\_LOAD\_RETIRED\_\_L2\_HIT = 0x100, \textcolor{comment}{// Retired loads that hit the L2 cache (precise event)}}
\DoxyCodeLine{00278         MEM\_LOAD\_RETIRED\_\_MASK\_\_ATOM\_MEM\_LOAD\_RETIRED\_\_L2\_MISS = 0x200, \textcolor{comment}{// Retired loads that miss the L2 cache (precise event)}}
\DoxyCodeLine{00279         MEM\_LOAD\_RETIRED\_\_MASK\_\_ATOM\_MEM\_LOAD\_RETIRED\_\_DTLB\_MISS = 0x400, \textcolor{comment}{// Retired loads that miss the DTLB (precise event)}}
\DoxyCodeLine{00280         X87\_COMP\_OPS\_EXE = 0x10, \textcolor{comment}{// Floating point computational micro-\/ops executed}}
\DoxyCodeLine{00281         X87\_COMP\_OPS\_EXE\_\_MASK\_\_ATOM\_X87\_COMP\_OPS\_EXE\_\_ANY\_S = 0x100, \textcolor{comment}{// Floating point computational micro-\/ops executed}}
\DoxyCodeLine{00282         X87\_COMP\_OPS\_EXE\_\_MASK\_\_ATOM\_X87\_COMP\_OPS\_EXE\_\_ANY\_AR = 0x8100, \textcolor{comment}{// Floating point computational micro-\/ops retired}}
\DoxyCodeLine{00283         PAGE\_WALKS = 0xc, \textcolor{comment}{// Number of page-\/walks executed}}
\DoxyCodeLine{00284         PAGE\_WALKS\_\_MASK\_\_ATOM\_PAGE\_WALKS\_\_WALKS = 0x300 | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Number of page-\/walks executed}}
\DoxyCodeLine{00285         PAGE\_WALKS\_\_MASK\_\_ATOM\_PAGE\_WALKS\_\_CYCLES = 0x300, \textcolor{comment}{// Duration of page-\/walks in core cycles}}
\DoxyCodeLine{00286         BUS\_LOCK\_CLOCKS = 0x63, \textcolor{comment}{// Bus cycles when a LOCK signal is asserted}}
\DoxyCodeLine{00287         BUS\_LOCK\_CLOCKS\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00288         BUS\_LOCK\_CLOCKS\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00289         BUS\_LOCK\_CLOCKS\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00290         BUS\_LOCK\_CLOCKS\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00291         BUS\_REQUEST\_OUTSTANDING = 0x60, \textcolor{comment}{// Outstanding cacheable data read bus requests duration}}
\DoxyCodeLine{00292         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00293         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00294         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00295         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00296         BUS\_TRANS\_IFETCH = 0x68, \textcolor{comment}{// Instruction-\/fetch bus transactions}}
\DoxyCodeLine{00297         BUS\_TRANS\_IFETCH\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00298         BUS\_TRANS\_IFETCH\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00299         BUS\_TRANS\_IFETCH\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00300         BUS\_TRANS\_IFETCH\_\_MASK\_\_ATOM\_BUS\_TRANS\_P\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00301         BUS\_HIT\_DRV = 0x7a, \textcolor{comment}{// HIT signal asserted}}
\DoxyCodeLine{00302         BUS\_HIT\_DRV\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00303         BUS\_HIT\_DRV\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00304         BUS\_DRDY\_CLOCKS = 0x62, \textcolor{comment}{// Bus cycles when data is sent on the bus}}
\DoxyCodeLine{00305         BUS\_DRDY\_CLOCKS\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00306         BUS\_DRDY\_CLOCKS\_\_MASK\_\_ATOM\_BUS\_HITM\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00307         L2\_DBUS\_BUSY = 0x22, \textcolor{comment}{// Cycles the L2 cache data bus is busy}}
\DoxyCodeLine{00308         L2\_DBUS\_BUSY\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00309         L2\_DBUS\_BUSY\_\_MASK\_\_ATOM\_BUS\_IO\_WAIT\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00310         }
\DoxyCodeLine{00311     \};}
\DoxyCodeLine{00312 \};}
\DoxyCodeLine{00313 }
\DoxyCodeLine{00314 \textcolor{keyword}{namespace }atom = optkit::intel::atom;}

\end{DoxyCode}
