$date
	Wed Nov  6 16:26:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module EX1_tb $end
$var wire 8 ! DQ [7:0] $end
$var wire 1 " RAM_4K_CS $end
$var wire 1 # nWAIT $end
$var wire 1 $ nWR $end
$var wire 1 % nRD $end
$var wire 1 & nMREQ $end
$var wire 1 ' nM1 $end
$var wire 1 ( nIORQ $end
$var wire 1 ) nINT $end
$var wire 3 * TS [2:0] $end
$var wire 16 + ADDR [15:0] $end
$var reg 16 , ADDR_r [15:0] $end
$var reg 1 - CE $end
$var reg 1 . CLK $end
$var reg 8 / DQ_r [7:0] $end
$var reg 1 0 nBUSRQ $end
$var reg 1 1 nCLR $end
$scope module BFM_inst $end
$var wire 1 - CE $end
$var wire 1 . CLK $end
$var wire 8 2 D [7:0] $end
$var wire 3 3 TS [2:0] $end
$var wire 1 4 nBUSAK $end
$var wire 1 0 nBUSRQ $end
$var wire 1 1 nCLR $end
$var wire 1 ' nM1 $end
$var wire 1 # nWAIT $end
$var wire 1 $ nWR $end
$var wire 1 % nRD $end
$var wire 1 & nMREQ $end
$var wire 1 ( nIORQ $end
$var wire 1 ) nINT $end
$var wire 16 5 ADDR [15:0] $end
$var reg 16 6 ADDR_r [15:0] $end
$var reg 8 7 D_r [7:0] $end
$var reg 3 8 TS_r [2:0] $end
$var reg 1 9 nBUSAK_r $end
$var reg 1 ( nIORQ_r $end
$var reg 1 : nM1_r $end
$var reg 1 & nMREQ_r $end
$var reg 1 % nRD_r $end
$var reg 1 $ nWR_r $end
$scope task FETCH $end
$var reg 16 ; ADDR [15:0] $end
$var reg 8 < D [7:0] $end
$upscope $end
$scope task INTERRUPT $end
$var reg 16 = ADDR [15:0] $end
$var reg 8 > D [7:0] $end
$upscope $end
$scope task IOR $end
$var reg 16 ? ADDR [15:0] $end
$var reg 8 @ D [7:0] $end
$upscope $end
$scope task IOW $end
$var reg 16 A ADDR [15:0] $end
$var reg 8 B D_in [7:0] $end
$upscope $end
$scope task MEMRD $end
$var reg 16 C ADDR [15:0] $end
$var reg 8 D D [7:0] $end
$upscope $end
$scope task MEMWR $end
$var reg 16 E ADDR [15:0] $end
$var reg 8 F D_in [7:0] $end
$upscope $end
$upscope $end
$scope module IO_inst $end
$var wire 16 G ADDR [15:0] $end
$var wire 1 . CLK $end
$var wire 8 H DQ [7:0] $end
$var wire 1 ( nIORQ $end
$var wire 1 % nRD $end
$var wire 1 # nWAIT $end
$var wire 1 $ nWR $end
$var wire 1 I rd_en $end
$var wire 1 J wr_en $end
$var reg 8 K data [7:0] $end
$scope task WRITE $end
$var reg 16 L ADDR [15:0] $end
$var reg 8 M DQ [7:0] $end
$upscope $end
$upscope $end
$scope module M0 $end
$var wire 12 N A [11:0] $end
$var wire 8 O DQ [7:0] $end
$var wire 1 " nCS $end
$var wire 1 % nOE $end
$var wire 1 $ nWE $end
$var reg 24 P LABEL_r [23:0] $end
$var integer 32 Q wr_addr [31:0] $end
$scope task ASSIGN_LABEL $end
$var reg 24 R LABEL [23:0] $end
$upscope $end
$scope task INIT_MEM $end
$var reg 8 S DATA [7:0] $end
$upscope $end
$scope task INSERT $end
$var reg 16 T DATA [15:0] $end
$var reg 16 U IDX [15:0] $end
$upscope $end
$scope task WR_MEM $end
$var reg 8 V DATA [7:0] $end
$upscope $end
$scope task WR_MEM_W $end
$var reg 16 W DATA [15:0] $end
$upscope $end
$upscope $end
$scope module TIMER_inst $end
$var wire 1 - CE $end
$var wire 1 . CLK $end
$var wire 1 1 RSTn $end
$var wire 1 ) nINT $end
$var wire 1 X TIMER_LESS_THAN_MAX $end
$var reg 16 Y TIMER_val [15:0] $end
$var reg 1 Z nINT_r $end
$upscope $end
$scope task WAIT $end
$var reg 32 [ dy [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 [
1Z
b0 Y
1X
bx W
bx V
bx U
bx T
bx S
bx R
b0 Q
bx P
bx O
bx N
bx M
bx L
bx K
0J
0I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
1:
19
b0 8
b0 7
bx 6
bx 5
14
b0 3
bx 2
01
10
bx /
0.
0-
b0 ,
bx +
b0 *
1)
1(
1'
1&
1%
1$
1#
1"
bx !
$end
#50
1.
#100
11
00
0.
#150
1.
#200
b1 M
b1000000000000000 L
b1 Q
b110001 V
1-
0.
#250
b1 Y
1.
#300
b10 Q
b100000000000 W
b10 M
b100000000000000 L
0.
#350
b10 Y
1.
#400
b11 Q
b111110 V
b100 M
b10000000000000 L
0.
#450
b11 Y
1.
#500
b100 Q
b1100 V
b1000 M
b1000000000000 L
0.
#550
b100 Y
1.
#600
b101 Q
b101001 V
0.
#650
b101 Y
1.
#700
b110 Q
b111 V
0.
#750
b110 Y
1.
#800
b0 N
b0 +
b0 5
b0 6
b0 G
0'
0:
b1 *
b1 3
b1 8
b0 ;
0.
#850
b111 Y
1.
#900
0"
0&
0%
b10 *
b10 3
b10 8
0.
#950
b1000 Y
1.
#1000
1"
1%
1'
1:
1&
b11 *
b11 3
b11 8
0.
#1050
b1001 Y
1.
#1100
b100 *
b100 3
b100 8
0.
#1150
b1010 Y
1.
#1200
b0 D
b1 *
b1 3
b1 8
b0 C
0.
#1250
b1011 Y
1.
#1300
0"
0&
0%
b10 *
b10 3
b10 8
0.
#1350
b1100 Y
1.
#1400
1"
1&
1%
b11 *
b11 3
b11 8
0.
#1450
b1101 Y
1.
#1500
b1 7
b1 *
b1 3
b1 8
b1 F
b0 E
b0 /
0.
#1550
b1110 Y
1.
#1600
0"
0$
0&
b10 *
b10 3
b10 8
0.
#1650
b1111 Y
1.
#1700
1"
1$
1&
b11 *
b11 3
b11 8
0.
#1750
b10000 Y
1.
#1800
b0 @
b1 *
b1 3
b1 8
b0 ?
0.
#1850
b10001 Y
1.
#1900
1I
0%
0(
b10 *
b10 3
b10 8
0.
#1950
b10010 Y
1.
#2000
0I
1%
1(
b11 *
b11 3
b11 8
0.
#2050
b10011 Y
1.
#2100
b1 *
b1 3
b1 8
b1 B
b0 A
0.
#2150
b10100 Y
1.
#2200
1J
0$
0(
b10 *
b10 3
b10 8
0.
#2250
b10101 Y
1.
#2300
0J
1$
1(
b11 *
b11 3
b11 8
0.
#2350
b10110 Y
1.
#2400
b1 N
b1 +
b1 5
b1 6
b1 G
0'
0:
b1 *
b1 3
b1 8
b1 ;
b1 ,
0.
#2450
b10111 Y
1.
#2500
0"
0&
0%
b10 *
b10 3
b10 8
0.
#2550
b11000 Y
1.
#2600
1"
1%
1'
1:
1&
b11 *
b11 3
b11 8
0.
#2650
b11001 Y
1.
#2700
b100 *
b100 3
b100 8
0.
#2750
b11010 Y
1.
#2800
b1 *
b1 3
b1 8
b1 C
bx /
0.
#2850
b11011 Y
1.
#2900
0"
0&
0%
b10 *
b10 3
b10 8
0.
#2950
b11100 Y
1.
#3000
1"
1&
1%
b11 *
b11 3
b11 8
0.
#3050
b11101 Y
1.
#3100
b10 7
b1 *
b1 3
b1 8
b10 F
b1 E
b0 /
0.
#3150
b11110 Y
1.
#3200
0"
0$
0&
b10 *
b10 3
b10 8
0.
#3250
b11111 Y
1.
#3300
1"
1$
1&
b11 *
b11 3
b11 8
0.
#3350
b100000 Y
1.
#3400
b0 N
b1000000000000000 +
b1000000000000000 5
b1000000000000000 6
b1000000000000000 G
b1 *
b1 3
b1 8
b1000000000000000 ?
0.
#3450
b100001 Y
1.
#3500
1I
0%
0(
b10 *
b10 3
b10 8
0.
#3550
b100010 Y
1.
#3600
0I
1%
1(
b11 *
b11 3
b11 8
0.
#3650
b100011 Y
1.
#3700
b1 *
b1 3
b1 8
b10 B
b1000000000000000 A
0.
#3750
b100100 Y
1.
#3800
1J
0$
0(
b10 *
b10 3
b10 8
0.
#3850
b100101 Y
1.
#3900
0J
1$
1(
b11 *
b11 3
b11 8
0.
#3950
b100110 Y
1.
#4000
b10 N
b10 +
b10 5
b10 6
b10 G
0'
0:
b1 *
b1 3
b1 8
b10 ;
b10 ,
0.
#4050
b100111 Y
1.
#4100
0"
0&
0%
b10 *
b10 3
b10 8
0.
#4150
b101000 Y
1.
#4200
1"
1%
1'
1:
1&
b11 *
b11 3
b11 8
0.
#4250
b101001 Y
1.
#4300
b100 *
b100 3
b100 8
0.
#4350
b101010 Y
1.
#4400
b1 *
b1 3
b1 8
b10 C
bx /
0.
#4450
b101011 Y
1.
#4500
0"
0&
0%
b10 *
b10 3
b10 8
0.
#4550
b101100 Y
1.
#4600
1"
1&
1%
b11 *
b11 3
b11 8
0.
#4650
b101101 Y
1.
#4700
b11 7
b1 *
b1 3
b1 8
b11 F
b10 E
b0 /
0.
#4750
b101110 Y
1.
#4800
0"
0$
0&
b10 *
b10 3
b10 8
0.
#4850
b101111 Y
1.
#4900
1"
1$
1&
b11 *
b11 3
b11 8
0.
#4950
b110000 Y
1.
#5000
b0 N
b100000000000000 +
b100000000000000 5
b100000000000000 6
b100000000000000 G
b1 *
b1 3
b1 8
b100000000000000 ?
0.
#5050
b110001 Y
1.
#5100
1I
0%
0(
b10 *
b10 3
b10 8
0.
#5150
b110010 Y
1.
#5200
0I
1%
1(
b11 *
b11 3
b11 8
0.
#5250
b110011 Y
1.
#5300
b1 *
b1 3
b1 8
b11 B
b100000000000000 A
0.
#5350
b110100 Y
1.
#5400
1J
0$
0(
b10 *
b10 3
b10 8
0.
#5450
b110101 Y
1.
#5500
0J
1$
1(
b11 *
b11 3
b11 8
0.
#5550
b110110 Y
1.
#5600
b11 N
b11 +
b11 5
b11 6
b11 G
0'
0:
b1 *
b1 3
b1 8
b11 ;
b11 ,
0.
#5650
b110111 Y
1.
#5700
0"
0&
0%
b10 *
b10 3
b10 8
0.
#5750
b111000 Y
1.
#5800
1"
1%
1'
1:
1&
b11 *
b11 3
b11 8
0.
#5850
b111001 Y
1.
#5900
b100 *
b100 3
b100 8
0.
#5950
b111010 Y
1.
#6000
b1 *
b1 3
b1 8
b11 C
bx /
0.
#6050
b111011 Y
1.
#6100
0"
0&
0%
b10 *
b10 3
b10 8
0.
#6150
b111100 Y
1.
#6200
1"
1&
1%
b11 *
b11 3
b11 8
0.
#6250
b111101 Y
1.
#6300
b100 7
b1 *
b1 3
b1 8
b100 F
b11 E
b0 /
0.
#6350
b111110 Y
1.
#6400
0"
0$
0&
b10 *
b10 3
b10 8
0.
#6450
b111111 Y
1.
#6500
1"
1$
1&
b11 *
b11 3
b11 8
0.
#6550
b1000000 Y
1.
#6600
b0 N
b10000000000000 +
b10000000000000 5
b10000000000000 6
b10000000000000 G
b1 *
b1 3
b1 8
b10000000000000 ?
0.
#6650
b1000001 Y
1.
#6700
1I
0%
0(
b10 *
b10 3
b10 8
0.
#6750
b1000010 Y
1.
#6800
0I
1%
1(
b11 *
b11 3
b11 8
0.
#6850
b1000011 Y
1.
#6900
b1 *
b1 3
b1 8
b100 B
b10000000000000 A
0.
#6950
b1000100 Y
1.
#7000
1J
0$
0(
b10 *
b10 3
b10 8
0.
#7050
b1000101 Y
1.
#7100
0J
1$
1(
b11 *
b11 3
b11 8
0.
#7150
b1000110 Y
1.
#7200
b100 ,
0.
