vendor_name = ModelSim
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/ram20.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/RELOGIO_MK1.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/ULAGenerico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/UCGenerico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/somaConstanteGenerico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/seg7ALL.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/seg7.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/relogio.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/registradorLogico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/registrador.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/muxGenerico2.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/mem_instrucoes.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/IO.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/divisorGenerico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/decodificador.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/cpu.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/botoes.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/ANDGenerico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform3.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform4.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform5.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform6.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform7.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform8.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/muxLogico.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/output_files/Waveform.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform1.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform9.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform10.vwf
source_file = 1, registrador_sclock.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform11.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform12.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform13.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/Waveform14.vwf
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/output_files/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Francisco Ciol/Downloads/Projeto_relogio_DesComp/RELOGIO_MK1_restored/db/RELOGIO_MK1.cbx.xml
design_name = hard_block
design_name = relogio
instance = comp, \LEDG[0]~output\, LEDG[0]~output, relogio, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, relogio, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, relogio, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, relogio, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, relogio, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, relogio, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, relogio, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, relogio, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, relogio, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, relogio, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, relogio, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, relogio, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, relogio, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, relogio, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, relogio, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, relogio, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, relogio, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, relogio, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, relogio, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, relogio, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, relogio, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, relogio, 1
instance = comp, \DADO[0]~output\, DADO[0]~output, relogio, 1
instance = comp, \DADO[1]~output\, DADO[1]~output, relogio, 1
instance = comp, \DADO[2]~output\, DADO[2]~output, relogio, 1
instance = comp, \DADO[3]~output\, DADO[3]~output, relogio, 1
instance = comp, \RAM_DADO[0]~output\, RAM_DADO[0]~output, relogio, 1
instance = comp, \RAM_DADO[1]~output\, RAM_DADO[1]~output, relogio, 1
instance = comp, \RAM_DADO[2]~output\, RAM_DADO[2]~output, relogio, 1
instance = comp, \RAM_DADO[3]~output\, RAM_DADO[3]~output, relogio, 1
instance = comp, \ENDERECO[0]~output\, ENDERECO[0]~output, relogio, 1
instance = comp, \ENDERECO[1]~output\, ENDERECO[1]~output, relogio, 1
instance = comp, \ENDERECO[2]~output\, ENDERECO[2]~output, relogio, 1
instance = comp, \ENDERECO[3]~output\, ENDERECO[3]~output, relogio, 1
instance = comp, \ENDERECO[4]~output\, ENDERECO[4]~output, relogio, 1
instance = comp, \ENDERECO[5]~output\, ENDERECO[5]~output, relogio, 1
instance = comp, \ENDERECO[6]~output\, ENDERECO[6]~output, relogio, 1
instance = comp, \ENDERECO[7]~output\, ENDERECO[7]~output, relogio, 1
instance = comp, \WENABLE~output\, WENABLE~output, relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, relogio, 1
instance = comp, \CPU|PC|DOUT[0]~8\, CPU|PC|DOUT[0]~8, relogio, 1
instance = comp, \CPU|PC|DOUT[1]~10\, CPU|PC|DOUT[1]~10, relogio, 1
instance = comp, \CPU|PC|DOUT[3]~14\, CPU|PC|DOUT[3]~14, relogio, 1
instance = comp, \CPU|PC|DOUT[4]~16\, CPU|PC|DOUT[4]~16, relogio, 1
instance = comp, \CPU|ROM|memROM~18\, CPU|ROM|memROM~18, relogio, 1
instance = comp, \CPU|PC|DOUT[5]~18\, CPU|PC|DOUT[5]~18, relogio, 1
instance = comp, \CPU|PC|DOUT[6]~20\, CPU|PC|DOUT[6]~20, relogio, 1
instance = comp, \~GND\, ~GND, relogio, 1
instance = comp, \CPU|ACU|DOUT[2]~7\, CPU|ACU|DOUT[2]~7, relogio, 1
instance = comp, \CPU|ACU|DOUT[2]~3\, CPU|ACU|DOUT[2]~3, relogio, 1
instance = comp, \CPU|ACU|DOUT[2]~17\, CPU|ACU|DOUT[2]~17, relogio, 1
instance = comp, \CPU|ROM|memROM~41\, CPU|ROM|memROM~41, relogio, 1
instance = comp, \CPU|ROM|memROM~48\, CPU|ROM|memROM~48, relogio, 1
instance = comp, \CPU|ROM|memROM~49\, CPU|ROM|memROM~49, relogio, 1
instance = comp, \CPU|ROM|memROM~59\, CPU|ROM|memROM~59, relogio, 1
instance = comp, \CPU|ROM|memROM~44\, CPU|ROM|memROM~44, relogio, 1
instance = comp, \CPU|ROM|memROM~50\, CPU|ROM|memROM~50, relogio, 1
instance = comp, \CPU|ROM|memROM~51\, CPU|ROM|memROM~51, relogio, 1
instance = comp, \CPU|ULA|Add0~0\, CPU|ULA|Add0~0, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[0]~0\, CPU|MUX|saida_MUX[0]~0, relogio, 1
instance = comp, \RAM_USAVEL|ram~57feeder\, RAM_USAVEL|ram~57feeder, relogio, 1
instance = comp, \CPU|ROM|memROM~14\, CPU|ROM|memROM~14, relogio, 1
instance = comp, \CPU|ROM|memROM~21\, CPU|ROM|memROM~21, relogio, 1
instance = comp, \CPU|ROM|memROM~20\, CPU|ROM|memROM~20, relogio, 1
instance = comp, \CPU|ROM|memROM~15\, CPU|ROM|memROM~15, relogio, 1
instance = comp, \CPU|ROM|memROM~16\, CPU|ROM|memROM~16, relogio, 1
instance = comp, \CPU|ROM|memROM~58\, CPU|ROM|memROM~58, relogio, 1
instance = comp, \DECODER|LessThan0~0\, DECODER|LessThan0~0, relogio, 1
instance = comp, \CPU|ROM|memROM~43\, CPU|ROM|memROM~43, relogio, 1
instance = comp, \CPU|ROM|memROM~45\, CPU|ROM|memROM~45, relogio, 1
instance = comp, \CPU|ROM|memROM~39\, CPU|ROM|memROM~39, relogio, 1
instance = comp, \CPU|ROM|memROM~40\, CPU|ROM|memROM~40, relogio, 1
instance = comp, \CPU|ROM|memROM~42\, CPU|ROM|memROM~42, relogio, 1
instance = comp, \CPU|ROM|memROM~60\, CPU|ROM|memROM~60, relogio, 1
instance = comp, \DECODER|HabRAM_write~2\, DECODER|HabRAM_write~2, relogio, 1
instance = comp, \DECODER|HabRAM_write\, DECODER|HabRAM_write, relogio, 1
instance = comp, \CPU|ROM|memROM~33\, CPU|ROM|memROM~33, relogio, 1
instance = comp, \CPU|ROM|memROM~34\, CPU|ROM|memROM~34, relogio, 1
instance = comp, \CPU|ROM|memROM~17\, CPU|ROM|memROM~17, relogio, 1
instance = comp, \CPU|ROM|memROM~32\, CPU|ROM|memROM~32, relogio, 1
instance = comp, \CPU|ROM|memROM~35\, CPU|ROM|memROM~35, relogio, 1
instance = comp, \CPU|ROM|memROM~36\, CPU|ROM|memROM~36, relogio, 1
instance = comp, \CPU|ROM|memROM~37\, CPU|ROM|memROM~37, relogio, 1
instance = comp, \CPU|ROM|memROM~38\, CPU|ROM|memROM~38, relogio, 1
instance = comp, \CPU|ROM|memROM~57\, CPU|ROM|memROM~57, relogio, 1
instance = comp, \RAM_USAVEL|ram~319\, RAM_USAVEL|ram~319, relogio, 1
instance = comp, \RAM_USAVEL|ram~320\, RAM_USAVEL|ram~320, relogio, 1
instance = comp, \RAM_USAVEL|ram~57\, RAM_USAVEL|ram~57, relogio, 1
instance = comp, \RAM_USAVEL|ram~53feeder\, RAM_USAVEL|ram~53feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~313\, RAM_USAVEL|ram~313, relogio, 1
instance = comp, \RAM_USAVEL|ram~314\, RAM_USAVEL|ram~314, relogio, 1
instance = comp, \RAM_USAVEL|ram~53\, RAM_USAVEL|ram~53, relogio, 1
instance = comp, \RAM_USAVEL|ram~315\, RAM_USAVEL|ram~315, relogio, 1
instance = comp, \RAM_USAVEL|ram~316\, RAM_USAVEL|ram~316, relogio, 1
instance = comp, \RAM_USAVEL|ram~49\, RAM_USAVEL|ram~49, relogio, 1
instance = comp, \RAM_USAVEL|ram~45feeder\, RAM_USAVEL|ram~45feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~317\, RAM_USAVEL|ram~317, relogio, 1
instance = comp, \RAM_USAVEL|ram~318\, RAM_USAVEL|ram~318, relogio, 1
instance = comp, \RAM_USAVEL|ram~45\, RAM_USAVEL|ram~45, relogio, 1
instance = comp, \RAM_USAVEL|ram~269\, RAM_USAVEL|ram~269, relogio, 1
instance = comp, \RAM_USAVEL|ram~270\, RAM_USAVEL|ram~270, relogio, 1
instance = comp, \RAM_USAVEL|ram~65feeder\, RAM_USAVEL|ram~65feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~337\, RAM_USAVEL|ram~337, relogio, 1
instance = comp, \RAM_USAVEL|ram~338\, RAM_USAVEL|ram~338, relogio, 1
instance = comp, \RAM_USAVEL|ram~65\, RAM_USAVEL|ram~65, relogio, 1
instance = comp, \RAM_USAVEL|ram~343\, RAM_USAVEL|ram~343, relogio, 1
instance = comp, \RAM_USAVEL|ram~344\, RAM_USAVEL|ram~344, relogio, 1
instance = comp, \RAM_USAVEL|ram~73\, RAM_USAVEL|ram~73, relogio, 1
instance = comp, \RAM_USAVEL|ram~69feeder\, RAM_USAVEL|ram~69feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~339\, RAM_USAVEL|ram~339, relogio, 1
instance = comp, \RAM_USAVEL|ram~340\, RAM_USAVEL|ram~340, relogio, 1
instance = comp, \RAM_USAVEL|ram~69\, RAM_USAVEL|ram~69, relogio, 1
instance = comp, \RAM_USAVEL|ram~341\, RAM_USAVEL|ram~341, relogio, 1
instance = comp, \RAM_USAVEL|ram~342\, RAM_USAVEL|ram~342, relogio, 1
instance = comp, \RAM_USAVEL|ram~61\, RAM_USAVEL|ram~61, relogio, 1
instance = comp, \RAM_USAVEL|ram~276\, RAM_USAVEL|ram~276, relogio, 1
instance = comp, \RAM_USAVEL|ram~277\, RAM_USAVEL|ram~277, relogio, 1
instance = comp, \RAM_USAVEL|ram~321\, RAM_USAVEL|ram~321, relogio, 1
instance = comp, \RAM_USAVEL|ram~322\, RAM_USAVEL|ram~322, relogio, 1
instance = comp, \RAM_USAVEL|ram~33\, RAM_USAVEL|ram~33, relogio, 1
instance = comp, \RAM_USAVEL|ram~327\, RAM_USAVEL|ram~327, relogio, 1
instance = comp, \RAM_USAVEL|ram~328\, RAM_USAVEL|ram~328, relogio, 1
instance = comp, \RAM_USAVEL|ram~41\, RAM_USAVEL|ram~41, relogio, 1
instance = comp, \RAM_USAVEL|ram~323\, RAM_USAVEL|ram~323, relogio, 1
instance = comp, \RAM_USAVEL|ram~324\, RAM_USAVEL|ram~324, relogio, 1
instance = comp, \RAM_USAVEL|ram~37\, RAM_USAVEL|ram~37, relogio, 1
instance = comp, \RAM_USAVEL|ram~325\, RAM_USAVEL|ram~325, relogio, 1
instance = comp, \RAM_USAVEL|ram~326\, RAM_USAVEL|ram~326, relogio, 1
instance = comp, \RAM_USAVEL|ram~29\, RAM_USAVEL|ram~29, relogio, 1
instance = comp, \RAM_USAVEL|ram~271\, RAM_USAVEL|ram~271, relogio, 1
instance = comp, \RAM_USAVEL|ram~272\, RAM_USAVEL|ram~272, relogio, 1
instance = comp, \RAM_USAVEL|ram~21feeder\, RAM_USAVEL|ram~21feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~329\, RAM_USAVEL|ram~329, relogio, 1
instance = comp, \RAM_USAVEL|ram~330\, RAM_USAVEL|ram~330, relogio, 1
instance = comp, \RAM_USAVEL|ram~21\, RAM_USAVEL|ram~21, relogio, 1
instance = comp, \RAM_USAVEL|ram~335\, RAM_USAVEL|ram~335, relogio, 1
instance = comp, \RAM_USAVEL|ram~336\, RAM_USAVEL|ram~336, relogio, 1
instance = comp, \RAM_USAVEL|ram~25\, RAM_USAVEL|ram~25, relogio, 1
instance = comp, \RAM_USAVEL|ram~17feeder\, RAM_USAVEL|ram~17feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~331\, RAM_USAVEL|ram~331, relogio, 1
instance = comp, \RAM_USAVEL|ram~332\, RAM_USAVEL|ram~332, relogio, 1
instance = comp, \RAM_USAVEL|ram~17\, RAM_USAVEL|ram~17, relogio, 1
instance = comp, \RAM_USAVEL|ram~333\, RAM_USAVEL|ram~333, relogio, 1
instance = comp, \RAM_USAVEL|ram~334\, RAM_USAVEL|ram~334, relogio, 1
instance = comp, \RAM_USAVEL|ram~13\, RAM_USAVEL|ram~13, relogio, 1
instance = comp, \RAM_USAVEL|ram~273\, RAM_USAVEL|ram~273, relogio, 1
instance = comp, \RAM_USAVEL|ram~274\, RAM_USAVEL|ram~274, relogio, 1
instance = comp, \RAM_USAVEL|ram~275\, RAM_USAVEL|ram~275, relogio, 1
instance = comp, \RAM_USAVEL|ram~278\, RAM_USAVEL|ram~278, relogio, 1
instance = comp, \RAM_USAVEL|ram~279\, RAM_USAVEL|ram~279, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[0]~1\, CPU|MUX|saida_MUX[0]~1, relogio, 1
instance = comp, \CPU|ROM|memROM~53\, CPU|ROM|memROM~53, relogio, 1
instance = comp, \CPU|ROM|memROM~52\, CPU|ROM|memROM~52, relogio, 1
instance = comp, \CPU|ROM|memROM~54\, CPU|ROM|memROM~54, relogio, 1
instance = comp, \CPU|ACU|DOUT[0]\, CPU|ACU|DOUT[0], relogio, 1
instance = comp, \CPU|ULA|Add0~2\, CPU|ULA|Add0~2, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[1]~2\, CPU|MUX|saida_MUX[1]~2, relogio, 1
instance = comp, \RAM_USAVEL|ram~58\, RAM_USAVEL|ram~58, relogio, 1
instance = comp, \RAM_USAVEL|ram~54feeder\, RAM_USAVEL|ram~54feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~54\, RAM_USAVEL|ram~54, relogio, 1
instance = comp, \RAM_USAVEL|ram~50\, RAM_USAVEL|ram~50, relogio, 1
instance = comp, \RAM_USAVEL|ram~46feeder\, RAM_USAVEL|ram~46feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~46\, RAM_USAVEL|ram~46, relogio, 1
instance = comp, \RAM_USAVEL|ram~280\, RAM_USAVEL|ram~280, relogio, 1
instance = comp, \RAM_USAVEL|ram~281\, RAM_USAVEL|ram~281, relogio, 1
instance = comp, \RAM_USAVEL|ram~66feeder\, RAM_USAVEL|ram~66feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~66\, RAM_USAVEL|ram~66, relogio, 1
instance = comp, \RAM_USAVEL|ram~74\, RAM_USAVEL|ram~74, relogio, 1
instance = comp, \RAM_USAVEL|ram~70feeder\, RAM_USAVEL|ram~70feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~70\, RAM_USAVEL|ram~70, relogio, 1
instance = comp, \RAM_USAVEL|ram~62\, RAM_USAVEL|ram~62, relogio, 1
instance = comp, \RAM_USAVEL|ram~287\, RAM_USAVEL|ram~287, relogio, 1
instance = comp, \RAM_USAVEL|ram~288\, RAM_USAVEL|ram~288, relogio, 1
instance = comp, \RAM_USAVEL|ram~34\, RAM_USAVEL|ram~34, relogio, 1
instance = comp, \RAM_USAVEL|ram~42\, RAM_USAVEL|ram~42, relogio, 1
instance = comp, \RAM_USAVEL|ram~38feeder\, RAM_USAVEL|ram~38feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~38\, RAM_USAVEL|ram~38, relogio, 1
instance = comp, \RAM_USAVEL|ram~30\, RAM_USAVEL|ram~30, relogio, 1
instance = comp, \RAM_USAVEL|ram~282\, RAM_USAVEL|ram~282, relogio, 1
instance = comp, \RAM_USAVEL|ram~283\, RAM_USAVEL|ram~283, relogio, 1
instance = comp, \RAM_USAVEL|ram~22feeder\, RAM_USAVEL|ram~22feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~22\, RAM_USAVEL|ram~22, relogio, 1
instance = comp, \RAM_USAVEL|ram~26\, RAM_USAVEL|ram~26, relogio, 1
instance = comp, \RAM_USAVEL|ram~18feeder\, RAM_USAVEL|ram~18feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~18\, RAM_USAVEL|ram~18, relogio, 1
instance = comp, \RAM_USAVEL|ram~14\, RAM_USAVEL|ram~14, relogio, 1
instance = comp, \RAM_USAVEL|ram~284\, RAM_USAVEL|ram~284, relogio, 1
instance = comp, \RAM_USAVEL|ram~285\, RAM_USAVEL|ram~285, relogio, 1
instance = comp, \RAM_USAVEL|ram~286\, RAM_USAVEL|ram~286, relogio, 1
instance = comp, \RAM_USAVEL|ram~289\, RAM_USAVEL|ram~289, relogio, 1
instance = comp, \RAM_USAVEL|ram~290\, RAM_USAVEL|ram~290, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[1]~3\, CPU|MUX|saida_MUX[1]~3, relogio, 1
instance = comp, \CPU|ACU|DOUT[1]\, CPU|ACU|DOUT[1], relogio, 1
instance = comp, \CPU|ACU|DOUT[2]~16\, CPU|ACU|DOUT[2]~16, relogio, 1
instance = comp, \RAM_USAVEL|ram~68feeder\, RAM_USAVEL|ram~68feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~68\, RAM_USAVEL|ram~68, relogio, 1
instance = comp, \RAM_USAVEL|ram~76feeder\, RAM_USAVEL|ram~76feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~76\, RAM_USAVEL|ram~76, relogio, 1
instance = comp, \RAM_USAVEL|ram~72feeder\, RAM_USAVEL|ram~72feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~72\, RAM_USAVEL|ram~72, relogio, 1
instance = comp, \RAM_USAVEL|ram~64feeder\, RAM_USAVEL|ram~64feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~64\, RAM_USAVEL|ram~64, relogio, 1
instance = comp, \RAM_USAVEL|ram~309\, RAM_USAVEL|ram~309, relogio, 1
instance = comp, \RAM_USAVEL|ram~310\, RAM_USAVEL|ram~310, relogio, 1
instance = comp, \RAM_USAVEL|ram~60feeder\, RAM_USAVEL|ram~60feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~60\, RAM_USAVEL|ram~60, relogio, 1
instance = comp, \RAM_USAVEL|ram~56\, RAM_USAVEL|ram~56, relogio, 1
instance = comp, \RAM_USAVEL|ram~52\, RAM_USAVEL|ram~52, relogio, 1
instance = comp, \RAM_USAVEL|ram~48\, RAM_USAVEL|ram~48, relogio, 1
instance = comp, \RAM_USAVEL|ram~302\, RAM_USAVEL|ram~302, relogio, 1
instance = comp, \RAM_USAVEL|ram~303\, RAM_USAVEL|ram~303, relogio, 1
instance = comp, \RAM_USAVEL|ram~24feeder\, RAM_USAVEL|ram~24feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~24\, RAM_USAVEL|ram~24, relogio, 1
instance = comp, \RAM_USAVEL|ram~28\, RAM_USAVEL|ram~28, relogio, 1
instance = comp, \RAM_USAVEL|ram~20\, RAM_USAVEL|ram~20, relogio, 1
instance = comp, \RAM_USAVEL|ram~16\, RAM_USAVEL|ram~16, relogio, 1
instance = comp, \RAM_USAVEL|ram~306\, RAM_USAVEL|ram~306, relogio, 1
instance = comp, \RAM_USAVEL|ram~307\, RAM_USAVEL|ram~307, relogio, 1
instance = comp, \RAM_USAVEL|ram~36feeder\, RAM_USAVEL|ram~36feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~36\, RAM_USAVEL|ram~36, relogio, 1
instance = comp, \RAM_USAVEL|ram~44\, RAM_USAVEL|ram~44, relogio, 1
instance = comp, \RAM_USAVEL|ram~40feeder\, RAM_USAVEL|ram~40feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~40\, RAM_USAVEL|ram~40, relogio, 1
instance = comp, \RAM_USAVEL|ram~32\, RAM_USAVEL|ram~32, relogio, 1
instance = comp, \RAM_USAVEL|ram~304\, RAM_USAVEL|ram~304, relogio, 1
instance = comp, \RAM_USAVEL|ram~305\, RAM_USAVEL|ram~305, relogio, 1
instance = comp, \RAM_USAVEL|ram~308\, RAM_USAVEL|ram~308, relogio, 1
instance = comp, \RAM_USAVEL|ram~311\, RAM_USAVEL|ram~311, relogio, 1
instance = comp, \RAM_USAVEL|ram~312\, RAM_USAVEL|ram~312, relogio, 1
instance = comp, \RAM_USAVEL|ram~75feeder\, RAM_USAVEL|ram~75feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~75\, RAM_USAVEL|ram~75, relogio, 1
instance = comp, \RAM_USAVEL|ram~67feeder\, RAM_USAVEL|ram~67feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~67\, RAM_USAVEL|ram~67, relogio, 1
instance = comp, \RAM_USAVEL|ram~63feeder\, RAM_USAVEL|ram~63feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~63\, RAM_USAVEL|ram~63, relogio, 1
instance = comp, \RAM_USAVEL|ram~71feeder\, RAM_USAVEL|ram~71feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~71\, RAM_USAVEL|ram~71, relogio, 1
instance = comp, \RAM_USAVEL|ram~298\, RAM_USAVEL|ram~298, relogio, 1
instance = comp, \RAM_USAVEL|ram~299\, RAM_USAVEL|ram~299, relogio, 1
instance = comp, \RAM_USAVEL|ram~59\, RAM_USAVEL|ram~59, relogio, 1
instance = comp, \RAM_USAVEL|ram~55feeder\, RAM_USAVEL|ram~55feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~55\, RAM_USAVEL|ram~55, relogio, 1
instance = comp, \RAM_USAVEL|ram~51\, RAM_USAVEL|ram~51, relogio, 1
instance = comp, \RAM_USAVEL|ram~47feeder\, RAM_USAVEL|ram~47feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~47\, RAM_USAVEL|ram~47, relogio, 1
instance = comp, \RAM_USAVEL|ram~291\, RAM_USAVEL|ram~291, relogio, 1
instance = comp, \RAM_USAVEL|ram~292\, RAM_USAVEL|ram~292, relogio, 1
instance = comp, \RAM_USAVEL|ram~23feeder\, RAM_USAVEL|ram~23feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~23\, RAM_USAVEL|ram~23, relogio, 1
instance = comp, \RAM_USAVEL|ram~27\, RAM_USAVEL|ram~27, relogio, 1
instance = comp, \RAM_USAVEL|ram~15feeder\, RAM_USAVEL|ram~15feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~15\, RAM_USAVEL|ram~15, relogio, 1
instance = comp, \RAM_USAVEL|ram~19feeder\, RAM_USAVEL|ram~19feeder, relogio, 1
instance = comp, \RAM_USAVEL|ram~19\, RAM_USAVEL|ram~19, relogio, 1
instance = comp, \RAM_USAVEL|ram~295\, RAM_USAVEL|ram~295, relogio, 1
instance = comp, \RAM_USAVEL|ram~296\, RAM_USAVEL|ram~296, relogio, 1
instance = comp, \RAM_USAVEL|ram~35\, RAM_USAVEL|ram~35, relogio, 1
instance = comp, \RAM_USAVEL|ram~43\, RAM_USAVEL|ram~43, relogio, 1
instance = comp, \RAM_USAVEL|ram~39\, RAM_USAVEL|ram~39, relogio, 1
instance = comp, \RAM_USAVEL|ram~31\, RAM_USAVEL|ram~31, relogio, 1
instance = comp, \RAM_USAVEL|ram~293\, RAM_USAVEL|ram~293, relogio, 1
instance = comp, \RAM_USAVEL|ram~294\, RAM_USAVEL|ram~294, relogio, 1
instance = comp, \RAM_USAVEL|ram~297\, RAM_USAVEL|ram~297, relogio, 1
instance = comp, \RAM_USAVEL|ram~300\, RAM_USAVEL|ram~300, relogio, 1
instance = comp, \RAM_USAVEL|ram~301\, RAM_USAVEL|ram~301, relogio, 1
instance = comp, \CPU|ULA|Add0~4\, CPU|ULA|Add0~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~0\, BASE_DE_TEMPO_2|Add0~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~2\, BASE_DE_TEMPO_2|Equal0~2, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~3\, BASE_DE_TEMPO_2|Equal0~3, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~1\, BASE_DE_TEMPO_2|Equal0~1, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~0\, BASE_DE_TEMPO_2|Equal0~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~4\, BASE_DE_TEMPO_2|Equal0~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~0\, BASE_DE_TEMPO_2|contador~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[0]\, BASE_DE_TEMPO_2|contador[0], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~2\, BASE_DE_TEMPO_2|Add0~2, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[1]\, BASE_DE_TEMPO_2|contador[1], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~4\, BASE_DE_TEMPO_2|Add0~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[2]\, BASE_DE_TEMPO_2|contador[2], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~6\, BASE_DE_TEMPO_2|Add0~6, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[3]\, BASE_DE_TEMPO_2|contador[3], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~8\, BASE_DE_TEMPO_2|Add0~8, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[4]\, BASE_DE_TEMPO_2|contador[4], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~10\, BASE_DE_TEMPO_2|Add0~10, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[5]\, BASE_DE_TEMPO_2|contador[5], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~12\, BASE_DE_TEMPO_2|Add0~12, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~1\, BASE_DE_TEMPO_2|contador~1, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[6]\, BASE_DE_TEMPO_2|contador[6], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~14\, BASE_DE_TEMPO_2|Add0~14, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[7]\, BASE_DE_TEMPO_2|contador[7], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~16\, BASE_DE_TEMPO_2|Add0~16, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~2\, BASE_DE_TEMPO_2|contador~2, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[8]\, BASE_DE_TEMPO_2|contador[8], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~18\, BASE_DE_TEMPO_2|Add0~18, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~3\, BASE_DE_TEMPO_2|contador~3, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[9]\, BASE_DE_TEMPO_2|contador[9], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~20\, BASE_DE_TEMPO_2|Add0~20, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[10]\, BASE_DE_TEMPO_2|contador[10], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~22\, BASE_DE_TEMPO_2|Add0~22, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~4\, BASE_DE_TEMPO_2|contador~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[11]\, BASE_DE_TEMPO_2|contador[11], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~24\, BASE_DE_TEMPO_2|Add0~24, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[12]\, BASE_DE_TEMPO_2|contador[12], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~26\, BASE_DE_TEMPO_2|Add0~26, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[13]\, BASE_DE_TEMPO_2|contador[13], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~28\, BASE_DE_TEMPO_2|Add0~28, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~5\, BASE_DE_TEMPO_2|contador~5, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[14]\, BASE_DE_TEMPO_2|contador[14], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~30\, BASE_DE_TEMPO_2|Add0~30, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[15]\, BASE_DE_TEMPO_2|contador[15], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~32\, BASE_DE_TEMPO_2|Add0~32, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[16]\, BASE_DE_TEMPO_2|contador[16], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~34\, BASE_DE_TEMPO_2|Add0~34, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[17]\, BASE_DE_TEMPO_2|contador[17], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~36\, BASE_DE_TEMPO_2|Add0~36, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~6\, BASE_DE_TEMPO_2|contador~6, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[18]\, BASE_DE_TEMPO_2|contador[18], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~38\, BASE_DE_TEMPO_2|Add0~38, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~7\, BASE_DE_TEMPO_2|contador~7, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[19]\, BASE_DE_TEMPO_2|contador[19], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~5\, BASE_DE_TEMPO_2|Equal0~5, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~40\, BASE_DE_TEMPO_2|Add0~40, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[20]\, BASE_DE_TEMPO_2|contador[20], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~42\, BASE_DE_TEMPO_2|Add0~42, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[21]\, BASE_DE_TEMPO_2|contador[21], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Add0~44\, BASE_DE_TEMPO_2|Add0~44, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador~8\, BASE_DE_TEMPO_2|contador~8, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[22]\, BASE_DE_TEMPO_2|contador[22], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|Equal0~6\, BASE_DE_TEMPO_2|Equal0~6, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|tick~0\, BASE_DE_TEMPO_2|tick~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|tick\, BASE_DE_TEMPO_2|tick, relogio, 1
instance = comp, \SW[0]~input\, SW[0]~input, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~0\, BASE_DE_TEMPO_1|Add0~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~1\, BASE_DE_TEMPO_1|contador~1, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[0]\, BASE_DE_TEMPO_1|contador[0], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~2\, BASE_DE_TEMPO_1|Add0~2, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[1]\, BASE_DE_TEMPO_1|contador[1], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~4\, BASE_DE_TEMPO_1|Add0~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[2]\, BASE_DE_TEMPO_1|contador[2], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~6\, BASE_DE_TEMPO_1|Add0~6, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[3]\, BASE_DE_TEMPO_1|contador[3], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~8\, BASE_DE_TEMPO_1|Add0~8, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[4]\, BASE_DE_TEMPO_1|contador[4], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~10\, BASE_DE_TEMPO_1|Add0~10, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[5]\, BASE_DE_TEMPO_1|contador[5], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~12\, BASE_DE_TEMPO_1|Add0~12, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[6]\, BASE_DE_TEMPO_1|contador[6], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~14\, BASE_DE_TEMPO_1|Add0~14, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~0\, BASE_DE_TEMPO_1|contador~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[7]\, BASE_DE_TEMPO_1|contador[7], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~16\, BASE_DE_TEMPO_1|Add0~16, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[8]\, BASE_DE_TEMPO_1|contador[8], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~18\, BASE_DE_TEMPO_1|Add0~18, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[9]\, BASE_DE_TEMPO_1|contador[9], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~20\, BASE_DE_TEMPO_1|Add0~20, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[10]\, BASE_DE_TEMPO_1|contador[10], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~22\, BASE_DE_TEMPO_1|Add0~22, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[11]\, BASE_DE_TEMPO_1|contador[11], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~24\, BASE_DE_TEMPO_1|Add0~24, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~2\, BASE_DE_TEMPO_1|contador~2, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[12]\, BASE_DE_TEMPO_1|contador[12], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~26\, BASE_DE_TEMPO_1|Add0~26, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~3\, BASE_DE_TEMPO_1|contador~3, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[13]\, BASE_DE_TEMPO_1|contador[13], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~28\, BASE_DE_TEMPO_1|Add0~28, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~4\, BASE_DE_TEMPO_1|contador~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[14]\, BASE_DE_TEMPO_1|contador[14], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~30\, BASE_DE_TEMPO_1|Add0~30, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~5\, BASE_DE_TEMPO_1|contador~5, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[15]\, BASE_DE_TEMPO_1|contador[15], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~32\, BASE_DE_TEMPO_1|Add0~32, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[16]\, BASE_DE_TEMPO_1|contador[16], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~34\, BASE_DE_TEMPO_1|Add0~34, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~6\, BASE_DE_TEMPO_1|contador~6, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[17]\, BASE_DE_TEMPO_1|contador[17], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~36\, BASE_DE_TEMPO_1|Add0~36, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[18]\, BASE_DE_TEMPO_1|contador[18], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~38\, BASE_DE_TEMPO_1|Add0~38, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~7\, BASE_DE_TEMPO_1|contador~7, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[19]\, BASE_DE_TEMPO_1|contador[19], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~40\, BASE_DE_TEMPO_1|Add0~40, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~8\, BASE_DE_TEMPO_1|contador~8, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[20]\, BASE_DE_TEMPO_1|contador[20], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~42\, BASE_DE_TEMPO_1|Add0~42, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~9\, BASE_DE_TEMPO_1|contador~9, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[21]\, BASE_DE_TEMPO_1|contador[21], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~44\, BASE_DE_TEMPO_1|Add0~44, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~10\, BASE_DE_TEMPO_1|contador~10, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[22]\, BASE_DE_TEMPO_1|contador[22], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~46\, BASE_DE_TEMPO_1|Add0~46, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~11\, BASE_DE_TEMPO_1|contador~11, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[23]\, BASE_DE_TEMPO_1|contador[23], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~48\, BASE_DE_TEMPO_1|Add0~48, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[24]\, BASE_DE_TEMPO_1|contador[24], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Add0~50\, BASE_DE_TEMPO_1|Add0~50, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador~12\, BASE_DE_TEMPO_1|contador~12, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[25]\, BASE_DE_TEMPO_1|contador[25], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~7\, BASE_DE_TEMPO_1|Equal0~7, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~6\, BASE_DE_TEMPO_1|Equal0~6, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~5\, BASE_DE_TEMPO_1|Equal0~5, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~1\, BASE_DE_TEMPO_1|Equal0~1, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~3\, BASE_DE_TEMPO_1|Equal0~3, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~2\, BASE_DE_TEMPO_1|Equal0~2, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~0\, BASE_DE_TEMPO_1|Equal0~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~4\, BASE_DE_TEMPO_1|Equal0~4, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|Equal0~8\, BASE_DE_TEMPO_1|Equal0~8, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|tick~0\, BASE_DE_TEMPO_1|tick~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|tick\, BASE_DE_TEMPO_1|tick, relogio, 1
instance = comp, \MUX_BASE_TEMPO|saida_MUX\, MUX_BASE_TEMPO|saida_MUX, relogio, 1
instance = comp, \TIMER|DOUT[2]~feeder\, TIMER|DOUT[2]~feeder, relogio, 1
instance = comp, \DECODER|Habtimer_write~3\, DECODER|Habtimer_write~3, relogio, 1
instance = comp, \DECODER|Habtimer_write~2\, DECODER|Habtimer_write~2, relogio, 1
instance = comp, \DECODER|Habtimer_write\, DECODER|Habtimer_write, relogio, 1
instance = comp, \TIMER|DOUT[2]\, TIMER|DOUT[2], relogio, 1
instance = comp, \CPU|MUX|saida_MUX[2]~4\, CPU|MUX|saida_MUX[2]~4, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[2]~5\, CPU|MUX|saida_MUX[2]~5, relogio, 1
instance = comp, \CPU|ACU|DOUT[2]\, CPU|ACU|DOUT[2], relogio, 1
instance = comp, \CPU|ULA|Add0~6\, CPU|ULA|Add0~6, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[3]~6\, CPU|MUX|saida_MUX[3]~6, relogio, 1
instance = comp, \CPU|MUX|saida_MUX[3]~7\, CPU|MUX|saida_MUX[3]~7, relogio, 1
instance = comp, \CPU|ACU|DOUT[3]\, CPU|ACU|DOUT[3], relogio, 1
instance = comp, \CPU|comb~0\, CPU|comb~0, relogio, 1
instance = comp, \CPU|ROM|memROM~46\, CPU|ROM|memROM~46, relogio, 1
instance = comp, \CPU|ROM|memROM~47\, CPU|ROM|memROM~47, relogio, 1
instance = comp, \CPU|comb~1\, CPU|comb~1, relogio, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], relogio, 1
instance = comp, \CPU|PC|DOUT[7]~22\, CPU|PC|DOUT[7]~22, relogio, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], relogio, 1
instance = comp, \CPU|ROM|memROM~56\, CPU|ROM|memROM~56, relogio, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], relogio, 1
instance = comp, \CPU|ROM|memROM~55\, CPU|ROM|memROM~55, relogio, 1
instance = comp, \CPU|ROM|memROM~19\, CPU|ROM|memROM~19, relogio, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], relogio, 1
instance = comp, \CPU|ROM|memROM~23\, CPU|ROM|memROM~23, relogio, 1
instance = comp, \CPU|ROM|memROM~22\, CPU|ROM|memROM~22, relogio, 1
instance = comp, \CPU|ROM|memROM~25\, CPU|ROM|memROM~25, relogio, 1
instance = comp, \CPU|ROM|memROM~24\, CPU|ROM|memROM~24, relogio, 1
instance = comp, \CPU|ROM|memROM~26\, CPU|ROM|memROM~26, relogio, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], relogio, 1
instance = comp, \CPU|PC|DOUT[2]~12\, CPU|PC|DOUT[2]~12, relogio, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], relogio, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], relogio, 1
instance = comp, \CPU|ROM|memROM~28\, CPU|ROM|memROM~28, relogio, 1
instance = comp, \CPU|ROM|memROM~29\, CPU|ROM|memROM~29, relogio, 1
instance = comp, \CPU|ROM|memROM~30\, CPU|ROM|memROM~30, relogio, 1
instance = comp, \CPU|ROM|memROM~27\, CPU|ROM|memROM~27, relogio, 1
instance = comp, \CPU|ROM|memROM~31\, CPU|ROM|memROM~31, relogio, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder\, SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder, relogio, 1
instance = comp, \SEG7ALL|hab_AMPM~0\, SEG7ALL|hab_AMPM~0, relogio, 1
instance = comp, \SEG7ALL|hab_AMPM~1\, SEG7ALL|hab_AMPM~1, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[0]\, SEG7ALL|REGSEG7_AMPM|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder\, SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[3]\, SEG7ALL|REGSEG7_AMPM|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder\, SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[2]\, SEG7ALL|REGSEG7_AMPM|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder\, SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_AMPM|DOUT[1]\, SEG7ALL|REGSEG7_AMPM|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4\, SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9\, SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5\, SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6\, SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7\, SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8\, SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10\, SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[0]~feeder\, SEG7ALL|REGSEG7_DH|DOUT[0]~feeder, relogio, 1
instance = comp, \SEG7ALL|hab_DH~0\, SEG7ALL|hab_DH~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[0]\, SEG7ALL|REGSEG7_DH|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[2]~feeder\, SEG7ALL|REGSEG7_DH|DOUT[2]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[2]\, SEG7ALL|REGSEG7_DH|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[1]~feeder\, SEG7ALL|REGSEG7_DH|DOUT[1]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[1]\, SEG7ALL|REGSEG7_DH|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[3]~feeder\, SEG7ALL|REGSEG7_DH|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DH|DOUT[3]\, SEG7ALL|REGSEG7_DH|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[0]~4\, SEG7ALL|SEG7_DH|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[1]~9\, SEG7ALL|SEG7_DH|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[2]~5\, SEG7ALL|SEG7_DH|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[3]~6\, SEG7ALL|SEG7_DH|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[4]~7\, SEG7ALL|SEG7_DH|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[5]~8\, SEG7ALL|SEG7_DH|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_DH|rascSaida7seg[6]~10\, SEG7ALL|SEG7_DH|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SEG7ALL|hab_UH~0\, SEG7ALL|hab_UH~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UH|DOUT[0]\, SEG7ALL|REGSEG7_UH|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UH|DOUT[1]\, SEG7ALL|REGSEG7_UH|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UH|DOUT[2]~feeder\, SEG7ALL|REGSEG7_UH|DOUT[2]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UH|DOUT[2]\, SEG7ALL|REGSEG7_UH|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UH|DOUT[3]~feeder\, SEG7ALL|REGSEG7_UH|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UH|DOUT[3]\, SEG7ALL|REGSEG7_UH|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[0]~4\, SEG7ALL|SEG7_UH|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[1]~9\, SEG7ALL|SEG7_UH|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[2]~5\, SEG7ALL|SEG7_UH|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[3]~6\, SEG7ALL|SEG7_UH|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[4]~7\, SEG7ALL|SEG7_UH|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[5]~8\, SEG7ALL|SEG7_UH|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_UH|rascSaida7seg[6]~10\, SEG7ALL|SEG7_UH|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[0]~feeder\, SEG7ALL|REGSEG7_DM|DOUT[0]~feeder, relogio, 1
instance = comp, \SEG7ALL|hab_DM~0\, SEG7ALL|hab_DM~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[0]\, SEG7ALL|REGSEG7_DM|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[2]~feeder\, SEG7ALL|REGSEG7_DM|DOUT[2]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[2]\, SEG7ALL|REGSEG7_DM|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[3]~feeder\, SEG7ALL|REGSEG7_DM|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[3]\, SEG7ALL|REGSEG7_DM|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[1]~feeder\, SEG7ALL|REGSEG7_DM|DOUT[1]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DM|DOUT[1]\, SEG7ALL|REGSEG7_DM|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[0]~4\, SEG7ALL|SEG7_DM|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[1]~9\, SEG7ALL|SEG7_DM|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[2]~5\, SEG7ALL|SEG7_DM|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[3]~6\, SEG7ALL|SEG7_DM|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[4]~7\, SEG7ALL|SEG7_DM|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[5]~8\, SEG7ALL|SEG7_DM|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_DM|rascSaida7seg[6]~10\, SEG7ALL|SEG7_DM|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[3]~feeder\, SEG7ALL|REGSEG7_UM|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|hab_UM~0\, SEG7ALL|hab_UM~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[3]\, SEG7ALL|REGSEG7_UM|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[2]~feeder\, SEG7ALL|REGSEG7_UM|DOUT[2]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[2]\, SEG7ALL|REGSEG7_UM|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[0]~feeder\, SEG7ALL|REGSEG7_UM|DOUT[0]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[0]\, SEG7ALL|REGSEG7_UM|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[1]~feeder\, SEG7ALL|REGSEG7_UM|DOUT[1]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_UM|DOUT[1]\, SEG7ALL|REGSEG7_UM|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[0]~4\, SEG7ALL|SEG7_UM|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[1]~9\, SEG7ALL|SEG7_UM|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[2]~5\, SEG7ALL|SEG7_UM|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[3]~6\, SEG7ALL|SEG7_UM|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[4]~7\, SEG7ALL|SEG7_UM|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[5]~8\, SEG7ALL|SEG7_UM|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_UM|rascSaida7seg[6]~10\, SEG7ALL|SEG7_UM|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[3]~feeder\, SEG7ALL|REGSEG7_DS|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|hab_DS~0\, SEG7ALL|hab_DS~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[3]\, SEG7ALL|REGSEG7_DS|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[1]~feeder\, SEG7ALL|REGSEG7_DS|DOUT[1]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[1]\, SEG7ALL|REGSEG7_DS|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[0]~feeder\, SEG7ALL|REGSEG7_DS|DOUT[0]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[0]\, SEG7ALL|REGSEG7_DS|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[2]~feeder\, SEG7ALL|REGSEG7_DS|DOUT[2]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[2]\, SEG7ALL|REGSEG7_DS|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[0]~4\, SEG7ALL|SEG7_DS|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[1]~9\, SEG7ALL|SEG7_DS|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[2]~5\, SEG7ALL|SEG7_DS|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[3]~6\, SEG7ALL|SEG7_DS|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[4]~7\, SEG7ALL|SEG7_DS|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[5]~8\, SEG7ALL|SEG7_DS|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[6]~10\, SEG7ALL|SEG7_DS|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SEG7ALL|hab_US~0\, SEG7ALL|hab_US~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[2]\, SEG7ALL|REGSEG7_US|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[1]~feeder\, SEG7ALL|REGSEG7_US|DOUT[1]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[1]\, SEG7ALL|REGSEG7_US|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[0]~feeder\, SEG7ALL|REGSEG7_US|DOUT[0]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[0]\, SEG7ALL|REGSEG7_US|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[3]~feeder\, SEG7ALL|REGSEG7_US|DOUT[3]~feeder, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[3]\, SEG7ALL|REGSEG7_US|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[0]~4\, SEG7ALL|SEG7_US|rascSaida7seg[0]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[1]~9\, SEG7ALL|SEG7_US|rascSaida7seg[1]~9, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[2]~5\, SEG7ALL|SEG7_US|rascSaida7seg[2]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[3]~6\, SEG7ALL|SEG7_US|rascSaida7seg[3]~6, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[4]~7\, SEG7ALL|SEG7_US|rascSaida7seg[4]~7, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[5]~8\, SEG7ALL|SEG7_US|rascSaida7seg[5]~8, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[6]~10\, SEG7ALL|SEG7_US|rascSaida7seg[6]~10, relogio, 1
instance = comp, \SW[1]~input\, SW[1]~input, relogio, 1
instance = comp, \SW[2]~input\, SW[2]~input, relogio, 1
instance = comp, \SW[3]~input\, SW[3]~input, relogio, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, relogio, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, relogio, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, relogio, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, relogio, 1
