#pragma once

#include <vector>

#include <hdlConvertor/svConvertor/sv2017Parser/sv2017Parser.h>
#include <hdlConvertor/hdlAst/iHdlExpr.h>
#include <hdlConvertor/hdlAst/hdlIdDef.h>

#include <hdlConvertor/svConvertor/baseSvParser.h>

namespace hdlConvertor {
namespace sv {

class VerPortParser: public BaseSvParser {
public:
	using sv2017Parser = sv2017_antlr::sv2017Parser;
	using Non_ANSI_port_info_t = std::pair<std::string, hdlAst::HdlIdDef*>;
	std::vector<Non_ANSI_port_info_t> &non_ansi_port_groups;

	VerPortParser(BaseSvParser* other,
			std::vector<Non_ANSI_port_info_t> &non_ansi_port_groups);
	std::unique_ptr<hdlAst::HdlIdDef> visitNonansi_port(
			sv2017Parser::Nonansi_portContext *ctx);
	std::unique_ptr<hdlAst::iHdlExprItem> visitNonansi_port__expr_as_expr(
			sv2017Parser::Nonansi_port__exprContext *ctx);
	std::unique_ptr<hdlAst::HdlIdDef> visitNonansi_port__expr_as_var(
			sv2017Parser::Nonansi_port__exprContext *ctx);
	std::unique_ptr<std::vector<std::unique_ptr<hdlAst::HdlIdDef>>> visitList_of_port_declarations(
			sv2017Parser::List_of_port_declarationsContext *ctx);
	/*
	 * @return <variable def, base type of variable>
	 * @note the ansi port can have chain of ports without direction and base type specified
	 * 		in this case type/dir of previous port should be used
	 * */
	std::pair<std::unique_ptr<hdlAst::HdlIdDef>, hdlAst::iHdlExprItem*> visitAnsi_port_declaration(
			sv2017Parser::Ansi_port_declarationContext *ctx,
			hdlAst::HdlIdDef *prev_var,
			hdlAst::iHdlExprItem *prev_var_base_t);
	void visitNonansi_port_declaration(
			sv2017Parser::Nonansi_port_declarationContext *ctx,
			std::vector<std::unique_ptr<hdlAst::HdlIdDef>> &res);
	void visitList_of_variable_port_identifiers(
			sv2017Parser::List_of_variable_port_identifiersContext *ctx,
			std::unique_ptr<hdlAst::iHdlExprItem> base_type, bool latched,
			hdlAst::HdlDirection direction, const std::string &doc,
			std::vector<std::unique_ptr<hdlAst::HdlIdDef>> &res);
	void visitList_of_tf_variable_identifiers(
			sv2017Parser::List_of_tf_variable_identifiersContext *ctx,
			std::unique_ptr<hdlAst::iHdlExprItem> base_type, bool latched,
			hdlAst::HdlDirection direction, const std::string &doc,
			std::vector<std::unique_ptr<hdlAst::HdlIdDef>> &res);
	/*
	 * @note the variables may contains also the specification of the size of the array from this reason
	 * 		the base_type does not have to be final type of the variable
	 * @note base_type is used in first variable, the rest will have independent copy of it
	 * */
	void visitList_of_variable_identifiers(
			sv2017Parser::List_of_variable_identifiersContext *ctx,
			std::unique_ptr<hdlAst::iHdlExprItem> base_type, bool latched,
			hdlAst::HdlDirection direction, const std::string &doc,
			std::vector<std::unique_ptr<hdlAst::HdlIdDef>> &res);
	// wrap children on non_ansi ports to new ANSI port with name of parent port
	// module x (.a(b, c)); input b, c; endmodule -> module x (input [2:0] a); wire b, c; assign {b, c} = a; endmodule
	void convert_non_ansi_ports_to_ansi(
			sv2017Parser::Module_declarationContext *ctx_for_debug,
			std::vector<std::unique_ptr<hdlAst::HdlIdDef>> &ports,
			std::vector<std::unique_ptr<hdlAst::iHdlObj>> &body);
	void visitTf_port_list(sv2017Parser::Tf_port_listContext *ctx,
			std::vector<std::unique_ptr<hdlAst::HdlIdDef>> &res);
	std::unique_ptr<hdlAst::HdlIdDef> visitTf_port_item(
			sv2017Parser::Tf_port_itemContext *ctx);
	hdlAst::HdlDirection visitPort_direction(
			sv2017Parser::Port_directionContext *ctx);
	hdlAst::HdlDirection visitTf_port_direction(
			sv2017Parser::Tf_port_directionContext *ctx);
};

}
}
