################################################################################
#
#                  EDL Device Description Library File
#       Filename: u_parts.hrt
#        Creator: Protel International Pty Ltd
#        Version: 1.0
#      Last Save: Tue Mar  16 14:55:61 1998
#
################################################################################
NSC!LH2111F_883_16_	PQ[16]	TYP["DIC"]
	IN[12,4,3,11]
	TXT["DUAL VOLTAGE COMPARATORS"]
	TEC["F"];
NSC!DM74AS1004AM_14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["12 Hex TTL-MOS Inverter/Interface Gate"]
	TEC["AS"];
NSC!MM54HC4543J_16_	PQ[16]	TYP["DIC"]
	IN[3,4,2,5,1,7,6]
	OUT[9,10,11,12,13,15,14]
	TXT["BCD-to-7 Segment Latch/Decoder/Driver for  Liquid Crystal Display"]
	TEC["HC"];
NSC!MM54HC4543J_883_16_	PQ[16]	TYP["DIC"]
	IN[3,4,2,5,1,7,6]
	OUT[9,10,11,12,13,15,14]
	TXT["BCD-to-7 Segment Latch/Decoder/Driver for  Liquid Crystal Display"]
	TEC["HC"];
NSC!MM74HC4543N_16_	PQ[16]	TYP["DIC"]
	IN[3,4,2,5,1,7,6]
	OUT[9,10,11,12,13,15,14]
	TXT["BCD-to-7 Segment Latch/Decoder/Driver for  Liquid Crystal Display"]
	TEC["HC"];
NSC!MM54HC4543W_883_16_	PQ[16]	TYP["DIC"]
	IN[3,4,2,5,1,7,6]
	OUT[9,10,11,12,13,15,14]
	TXT["BCD-to-7 Segment Latch/Decoder/Driver for  Liquid Crystal Display"]
	TEC["HC"];
NSC!MM54HC4543W_16_	PQ[16]	TYP["DIC"]
	IN[3,4,2,5,1,7,6]
	OUT[9,10,11,12,13,15,14]
	TXT["BCD-to-7 Segment Latch/Decoder/Driver for  Liquid Crystal Display"]
	TEC["HC"];
NSC!MM74HC4543M_16_	PQ[16]	TYP["DIC"]
	IN[3,4,2,5,1,7,6]
	OUT[9,10,11,12,13,15,14]
	TXT["BCD-to-7 Segment Latch/Decoder/Driver for  Liquid Crystal Display"]
	TEC["HC"];
NSC!CLC935AC_40_	PQ[40]	TYP["DIC"]
	IN[23,24,25,33,36,39]
	OUT[4,6,7,8,9,10,11,12,13,14,15,16,17,18,37,35]
	TRI[6,7,8,9,10,11,12,13,14,15,16,17,18]
	VCC[2]
	GND[1]
	TXT["12-Bit A/D Converter"]
	TEC["AC"];
NSC!CLC937AC_40_	PQ[40]	TYP["DIC"]
	IN[23,24,25,33,36,39]
	OUT[4,6,7,8,9,10,11,12,13,14,15,16,17,18,37,35]
	TRI[6,7,8,9,10,11,12,13,14,15,16,17,18]
	VCC[2]
	GND[1]
	TXT["12-Bit A/D Converter"]
	TEC["AC"];
NSC!MM74HC4053WM_16_	PQ[16]	TYP["DIC"]
	IN[6,11,10,9]
	BI[13,14,15,12,1,5,2,4,3]
	VCC[16]
	GND[8]
	TXT["Triple 2-Channel Analog Multiplexer"]
	TEC["HC"];
NSC!MM74HC4052WM_16_	PQ[16]	TYP["DIC"]
	IN[6,10,9]
	BI[13,14,15,12,1,5,2,4,3,11]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Analog Multiplexer"]
	TEC["HC"];
NSC!MM74HC4051WM_16_	PQ[16]	TYP["DIC"]
	IN[6,11,10,9]
	BI[13,14,15,12,1,5,2,4,3]
	VCC[16]
	GND[8]
	TXT["8-Channel Analog Multiplexer"]
	TEC["HC"];
NSC!MM74HC4052N_16_	PQ[16]	TYP["DIC"]
	IN[10,9,6]
	BI[12,14,15,11,1,5,2,4,13,3]
	GND[8]
	TXT["Dual 4-Channel Analog Multiplexer"]
	TEC["HC"];
NSC!MM74HC4051N_16_	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[13,14,15,12,1,5,2,4,3]
	VCC[16]
	GND[8]
	TXT["8-Channel Analog Multiplexer"]
	TEC["HC"];
NSC!MM74HC4053N_16_	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[12,13,2,1,5,3,14,15,4]
	TXT["Triple 2-Channnel Analog Multiplexer/Demutiplexer"]
	TEC["HC"];
NSC!MM54HC942_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,7,11,13,14,16,15,18,20]
	OUT[5,17]
	TRI[5]
	BI[10]
	VCC[6]
	GND[19]
	TXT["300 Baud Modem"]
	TEC["HC"];
NSC!MM74HC942_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,7,11,13,14,16,15,18,20]
	OUT[5,17]
	TRI[5]
	BI[10]
	VCC[6]
	GND[19]
	TXT["300 Baud Modem"]
	TEC["HC"];
NSC!74HC943N_20_	PQ[20]	TYP["DIC"]
	IN[1,2,11,13,14,16,15,18,20,9]
	OUT[8,17,3,5]
	TRI[3,5]
	BI[10]
	VCC[6]
	GND[12]
	TXT["300 Baud Modem (5V Supply)"]
	TEC["HC"];
NSC!74HC943WM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,11,13,14,16,15,18,20,9]
	OUT[8,17,3,5]
	TRI[3,5]
	BI[10]
	VCC[6]
	GND[12]
	TXT["300 Baud Modem (5V Supply)"]
	TEC["HC"];
NSC!DM74ALS808AN_20_	PQ[20]	TYP["DIC"]
	IN[1,4,7,12,15,18,2,5,8,13,16,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input AND Driver"]
	TEC["ALS"];
NSC!DM74AS1004AM_14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverting Driver"]
	TEC["AS"];
NSC!DM74AS1004AN_14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverting Driver"]
	TEC["AS"];
NSC!DM74AS1008AN_14_	PQ[14]	TYP["DIC"]
	IN[1,4,9,12,2,5,10,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input AND Driver"]
	TEC["AS"];
NSC!DM74AS1034AN_14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT[" Hex Non-Inverting Driver"]
	TEC["AS"];
NSC!DM74AS1034AM_14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT[" Hex Non-Inverting Driver"]
	TEC["AS"];
NSC!54ALS804AJ_883_20_	PQ[20]	TYP["DIC"]
	IN[1,4,7,12,15,18,2,5,8,13,16,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
NSC!DM74ALS804AN_20_	PQ[20]	TYP["DIC"]
	IN[1,4,7,12,15,18,2,5,8,13,16,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
NSC!54ALS804AE_883_20_	PQ[20]	TYP["DIC"]
	IN[1,4,7,12,15,18,2,5,8,13,16,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
NSC!DM74ALS804AWM_20_	PQ[20]	TYP["DIC"]
	IN[1,4,7,12,15,18,2,5,8,13,16,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
NSC!DM74AS1805N_20_	PQ[20]	TYP["DIC"]
	IN[6,9,12,17,1,20,3,7,10,13,18,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
NSC!DM74AS1805WM_20_	PQ[20]	TYP["DIC"]
	IN[6,9,12,17,1,20,3,7,10,13,18,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
NSC!DM74AS1804N_20_	PQ[20]	TYP["DIC"]
	IN[6,9,12,17,1,20,3,7,10,13,18,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
NSC!DM74AS1804WM_20_	PQ[20]	TYP["DIC"]
	IN[6,9,12,17,1,20,3,7,10,13,18,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
NSC!54ACT715DMQB_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!54ACT715RDMQB_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!74ACT715PC_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!74ACT715RPC_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!54ACT715LMQB_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!54ACT715RLMQB_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!74ACT715SC_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!74ACT715RSC_20_	PQ[20]	TYP["DIC"]
	IN[11,1,2,3,4,5,6,7,8,9,17,18,19]
	OUT[15,14,13,12,16]
	VCC[20]
	GND[10]
	TXT[" Programmable Video Sync Generator"]
	TEC["ACT"];
NSC!MM54HC4046J_16_	PQ[16]	TYP["DIC"]
	IN[9,3,14,5,11,12]
	OUT[4,2,13,15,10,1]
	VCC[16]
	GND[8]
	TXT["CMOS PHASE LOCK LOOP"]
	TEC["HC"];
NSC!MM54HC4046J_883_16_	PQ[16]	TYP["DIC"]
	IN[9,3,14,5,11,12]
	OUT[4,2,13,15,10,1]
	VCC[16]
	GND[8]
	TXT["CMOS PHASE LOCK LOOP"]
	TEC["HC"];
NSC!MM74HC4046M_16_	PQ[16]	TYP["DIC"]
	IN[9,3,14,5,11,12]
	OUT[4,2,13,15,10,1]
	VCC[16]
	GND[8]
	TXT["CMOS PHASE LOCK LOOP"]
	TEC["HC"];
NSC!MM74HC4046N_16_	PQ[16]	TYP["DIC"]
	IN[9,3,14,5,11,12]
	OUT[4,2,13,15,10,1]
	VCC[16]
	GND[8]
	TXT["CMOS PHASE LOCK LOOP"]
	TEC["HC"];
NSC!LM2941S_5_	PQ[5]	TYP["DIC"]
	IN[1,2]
	GND[3]
	TXT["LOW DROPOUT REGULATORS"]
	TEC["S"];
NSC!LM2586S_ADJ_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2586S12_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2586S3.3_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2586S5.0_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2588S_ADJ_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2588S12_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2588S3.3_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2588S5.0_7_	PQ[7]	TYP["DIC"]
	IN[3,6]
	GND[4]
	TXT["SIMPLE SWITCHER 3A FLYBACK REGULATOR WITH SHUTDOWN"]
	TEC["S"];
NSC!LM2575S_ADJ_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2575S12_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2575S15_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2575S3.3_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2575S5.0_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2576S_ADJ_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2576S12_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2576S15_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2576S3.3_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2576S5.0_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2596S_ADJ_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2596S12_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2596S3.3_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2596S5.0_5_	PQ[5]	TYP["DIC"]
	IN[4,5]
	GND[3]
	TXT["SIMPLE SWITCHER 1A STEP DOWN VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2599S_ADJ_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWITCHER Power Converter 150 kHz 3A Step-Down Voltage Regulator, with Features"]
	TEC["S"];
NSC!LM2599S12_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWITCHER Power Converter 150 kHz 3A Step-Down Voltage Regulator, with Features"]
	TEC["S"];
NSC!LM2599S3.3_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWITCHER Power Converter 150 kHz 3A Step-Down Voltage Regulator, with Features"]
	TEC["S"];
NSC!LM2599S5.0_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWITCHER Power Converter 150 kHz 3A Step-Down Voltage Regulator, with Features"]
	TEC["S"];
NSC!LM2598S_ADJ_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWIDTCHER Power Converter  150khz 1A Step-Down Voltage Regulator"]
	TEC["S"];
NSC!LM2598S12_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWIDTCHER Power Converter  150khz 1A Step-Down Voltage Regulator"]
	TEC["S"];
NSC!LM2598S3.3_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWIDTCHER Power Converter  150khz 1A Step-Down Voltage Regulator"]
	TEC["S"];
NSC!LM2598S5.0_7_	PQ[7]	TYP["DIC"]
	IN[6]
	GND[4]
	TXT["SIMPLE SWIDTCHER Power Converter  150khz 1A Step-Down Voltage Regulator"]
	TEC["S"];
NSC!LM2595S_ADJ_5_	PQ[5]	TYP["DIC"]
	GND[3]
	TXT["SIMPLE SWITCHER POWER CONVERTER 150 KHZ 1A STEP-DOWN VOLTAG REGULATOR"]
	TEC["S"];
NSC!LM2595S12_5_	PQ[5]	TYP["DIC"]
	GND[3]
	TXT["SIMPLE SWITCHER POWER CONVERTER 150 KHZ 1A STEP-DOWN VOLTAG REGULATOR"]
	TEC["S"];
NSC!LM2595S3.3_5_	PQ[5]	TYP["DIC"]
	GND[3]
	TXT["SIMPLE SWITCHER POWER CONVERTER 150 KHZ 1A STEP-DOWN VOLTAG REGULATOR"]
	TEC["S"];
NSC!LM2595S5.0_5_	PQ[5]	TYP["DIC"]
	GND[3]
	TXT["SIMPLE SWITCHER POWER CONVERTER 150 KHZ 1A STEP-DOWN VOLTAG REGULATOR"]
	TEC["S"];
NSC!LM2991S_5_	PQ[5]	TYP["DIC"]
	IN[1,2]
	GND[4]
	TXT["NEGATIVE LOW DROPOUT ADJUSTABLE REGULATOR"]
	TEC["S"];
NSC!LM317S_3_	PQ[3]	TYP["DIC"]
	IN[2]
	TXT["3-TERMINAL ADJUSTABLE REGULATOR"]
	TEC["S"];
NSC!LM2930S5.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2930S8.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2940S10_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2940S12_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2940S5.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2940S8.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2940S9.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["1A LOW DROPOUT REGULATOR FOR 5V TO 3.3V CONVERSION"]
	TEC["S"];
NSC!LM2990S5.0_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["NEGATIVE LOW DROPOUT REGULATOR"]
	TEC["S"];
NSC!LM2990S12_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["NEGATIVE LOW DROPOUT REGULATOR"]
	TEC["S"];
NSC!LM7912ACT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["NEGATIVE LOW DROPOUT REGULATOR"]
	TEC["ACT"];
NSC!LM2577S_ADJ_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2577S12_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2577S15_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2585S_ADJ_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2585S12_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2585S3.3_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2585S5.0_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2587S_ADJ_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2587S12_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2587S3.3_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2587S5.0_5_	PQ[5]	TYP["DIC"]
	IN[2]
	GND[3]
	TXT["SERIES SIMPLE SWITCHER STEP-UP VOLTAGE REGULATOR"]
	TEC["S"];
NSC!LM2931AS5.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["NEGATIVE LOW DROPOUT REGULATOR"]
	TEC["AS"];
NSC!LM2931S5.0_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["NEGATIVE LOW DROPOUT REGULATOR"]
	TEC["S"];
NSC!LM2990S15_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["NEGATIVE LOW DROPOUT REGULATOR"]
	TEC["S"];
NSC!LM78S40CN_16_	PQ[16]	TYP["DIC"]
	IN[7,6,9,14,10]
	OUT[4,8]
	VCC[13]
	GND[11]
	TXT["UNIVERSAL SWITCHING REGULATOR SUBSYSTEM"]
	TEC["S"];
NSC!LM78S40J_883_16_	PQ[16]	TYP["DIC"]
	IN[7,6,9,14,10]
	OUT[4,8]
	VCC[13]
	GND[11]
	TXT["UNIVERSAL SWITCHING REGULATOR SUBSYSTEM"]
	TEC["S"];
NSC!LM78S40N_16_	PQ[16]	TYP["DIC"]
	IN[7,6,9,14,10]
	OUT[4,8]
	VCC[13]
	GND[11]
	TXT["UNIVERSAL SWITCHING REGULATOR SUBSYSTEM"]
	TEC["S"];
NSC!54AC2526LM_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526LCQR_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526LCX_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526LC_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526LMQB_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526LMQR_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526LMX_20_	PQ[20]	TYP["DIC"]
	IN[18,4,14]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526DM_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526DCQR_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526DCX_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526DC_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526DMQB_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526DMQR_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526DMX_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526PCQR_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526PCX_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526PC_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526FCQR_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526FCX_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526FC_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526FMQB_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526FMQR_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526FMX_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2526FM_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526SCQR_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526SCX_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2526SC_16_	PQ[16]	TYP["DIC"]
	IN[6,14,11]
	OUT[1,16,2,15,7,10,8,9]
	VCC[5,13]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525LM_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525LCQR_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525LCX_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525LC_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525LMQB_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525LMQR_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525LMX_20_	PQ[20]	TYP["DIC"]
	IN[18]
	OUT[3,20,2,19,9,13,10,12]
	VCC[5,17]
	GND[7]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525DM_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525DCQR_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525DCX_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525DC_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525DMQB_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525DMQR_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525DMX_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525PCQR_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525PCX_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525PC_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525FCQR_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525FCX_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525FC_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525FMQB_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525FMQR_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525FMX_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!54AC2525FM_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525SCQR_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525SCX_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!74AC2525SC_14_	PQ[14]	TYP["DIC"]
	IN[12]
	OUT[1,14,2,13,6,9,7,8]
	VCC[5,11]
	GND[4]
	TXT["1-to-8 Minimum Skew Clock Driver"]
	TEC["AC"];
NSC!DS96F173CJ_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F173MJ_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F173MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F175CJ_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F175MJ_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F175MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F173MW_883_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F175MW_883_16_	PQ[16]	TYP["DIC"]
	IN[1,4,9,2,6,7,10,12,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS34F86J_16_	PQ[16]	TYP["DIC"]
	IN[4,12]
	OUT[5,11,3,13]
	TRI[5,11,3,13]
	VCC[16]
	GND[8]
	TXT["Quad CMOS Differential Line Receiver      "]
	TEC["F"];
NSC!DS35F86J_16_	PQ[16]	TYP["DIC"]
	IN[4,12]
	OUT[5,11,3,13]
	TRI[5,11,3,13]
	VCC[16]
	GND[8]
	TXT["Quad CMOS Differential Line Receiver      "]
	TEC["F"];
NSC!DS26F32ME_883_20_	PQ[20]	TYP["DIC"]
	IN[5,15]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Receivers"]
	TEC["F"];
NSC!DS16F95W_883_10_	PQ[10]	TYP["DIC"]
	IN[2,3,4]
	OUT[1]
	TRI[1]
	BI[6,7]
	VCC[10]
	GND[5]
	TXT["EIA-485/EIA-422A Differential Bus Transceiver"]
	TEC["F"];
NSC!DS16F95E_883_20_	PQ[20]	TYP["DIC"]
	IN[5,7,10]
	OUT[2]
	TRI[2]
	BI[15,17]
	VCC[20]
	GND[12]
	TXT["EIA-485/EIA-422A Differential Bus Transceiver"]
	TEC["F"];
NSC!DS78LS120J_883_16_	PQ[16]	TYP["DIC"]
	IN[2,5,4,11,15,1,14,12]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual CMOS Compatible Differential Line Receiver      "]
	TEC["LS"];
NSC!DS88LS120N_16_	PQ[16]	TYP["DIC"]
	IN[2,5,4,11,15,1,14,12]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual CMOS Compatible Differential Line Receiver      "]
	TEC["LS"];
NSC!DS78LS120W_883_16_	PQ[16]	TYP["DIC"]
	IN[2,5,4,11,15,1,14,12]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual CMOS Compatible Differential Line Receiver      "]
	TEC["LS"];
NSC!DS88LS120M_16_	PQ[16]	TYP["DIC"]
	IN[2,5,4,11,15,1,14,12]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual CMOS Compatible Differential Line Receiver      "]
	TEC["LS"];
NSC!DS96F172ME_883_20_	PQ[20]	TYP["DIC"]
	IN[2,9,19,15,12,5]
	OUT[3,4,7,8,17,13,18,14]
	TRI[3,4,7,8,17,13,18,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Drivers"]
	TEC["F"];
NSC!DS96F174ME_883_20_	PQ[20]	TYP["DIC"]
	IN[2,9,19,15,12,5]
	OUT[3,4,7,8,17,13,18,14]
	TRI[3,4,7,8,17,13,18,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Drivers"]
	TEC["F"];
NSC!DS96F173ME_883_20_	PQ[20]	TYP["DIC"]
	IN[3,8,18,2,19,9,15,12,13,5]
	OUT[4,7,14,17]
	TRI[4,7,14,17]
	VCC[20]
	GND[10]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DS96F175ME_883_20_	PQ[20]	TYP["DIC"]
	IN[3,8,18,2,19,9,15,12,13,5]
	OUT[4,7,14,17]
	TRI[4,7,14,17]
	VCC[20]
	GND[10]
	TXT["EIA-485/EIA-422 Quad Differential Receivers"]
	TEC["F"];
NSC!DM74AS805BN_20_	PQ[20]	TYP["DIC"]
	IN[1,7,8,2,4,5,12,13,16,15,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
NSC!DM74AS805BWM_20_	PQ[20]	TYP["DIC"]
	IN[1,7,8,2,4,5,12,13,16,15,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
NSC!DM74AS832BN_20_	PQ[20]	TYP["DIC"]
	IN[1,7,8,2,4,5,12,13,16,15,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
NSC!DM74AS804BN_20_	PQ[20]	TYP["DIC"]
	IN[1,7,8,2,4,5,12,13,16,15,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
NSC!DS8830F_14_	PQ[14]	TYP["DIC"]
	IN[1,3,2,10,11,12,4,13]
	OUT[5,9,6,8]
	VCC[14]
	GND[7]
	TXT["Dual Differential Line Driver"]
	TEC["F"];
NSC!DS26LS32CJ_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS32MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS32MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33ACJ_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33CJ_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33MJ_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS32ACN_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS32ACN_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS32CN_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS32CN_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33ACN_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33ACN_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33CN_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33CN_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26F32CJ_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["F"];
NSC!DS26F32MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["F"];
NSC!DS26F32MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["F"];
NSC!DS26LS32MW_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS26LS33MW_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,2,7,10,9,14,15,6]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receiver"]
	TEC["LS"];
NSC!DS96F172CJ_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS96F172MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS96F172MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS96F174CJ_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS96F174MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS96F174MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS96F172CN_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS26F31CJ_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS26F31MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS26F31MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS34F87J_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS35F87J_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS34F87N_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["F"];
NSC!DS26LS31MW_883_16_	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad Line Driver With 3-STATE Ooutputs"]
	TEC["LS"];
NSC!DS26LS31CJ_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS26LS31CJ_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS26LS31MJ_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS26LS31MJ_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS26LS31CN_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS26LS31CN_A__16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS96F174MW_883_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["F"];
NSC!DS26LS31CM_16_	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
NSC!DS36F95J_8_	PQ[8]	TYP["DIC"]
	IN[3,2,4]
	OUT[6,7,1]
	TRI[6,7,1]
	VCC[8]
	GND[5]
	TXT["Multipoint RS 485/RS 422 Transceiver/Repeaters"]
	TEC["F"];
NSC!DS16F95J_8_	PQ[8]	TYP["DIC"]
	IN[3,2,4]
	OUT[6,7,1]
	TRI[6,7,1]
	VCC[8]
	GND[5]
	TXT["Multipoint RS 485/RS 422 Transceiver/Repeaters"]
	TEC["F"];
NSC!DS16F95J_MIL_8_	PQ[8]	TYP["DIC"]
	IN[3,2,4]
	OUT[6,7,1]
	TRI[6,7,1]
	VCC[8]
	GND[5]
	TXT["Multipoint RS 485/RS 422 Transceiver/Repeaters"]
	TEC["F"];
NSC!DS16F95J_883_8_	PQ[8]	TYP["DIC"]
	IN[3,2,4]
	OUT[6,7,1]
	TRI[6,7,1]
	VCC[8]
	GND[5]
	TXT["Multipoint RS 485/RS 422 Transceiver/Repeaters"]
	TEC["F"];
NSC!MM74HC4316N_16_	PQ[16]	TYP["DIC"]
	IN[14,15,5,6,7]
	BI[1,4,10,13,2,3,11,12]
	VCC[16]
	GND[8]
	TXT["Quad Analog Switch/Multiplexer/Demultiplexer with Seperate Analog and Digital Power Supplies"]
	TEC["HC"];
NSC!MM74HC4316WM_16_	PQ[16]	TYP["DIC"]
	IN[14,15,5,6,7]
	BI[1,4,10,13,2,3,11,12]
	VCC[16]
	GND[8]
	TXT["Quad Analog Switch/Multiplexer/Demultiplexer with Seperate Analog and Digital Power Supplies"]
	TEC["HC"];
NSC!MM74HC4016N_14_	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,4,8,11,2,3,9,10]
	TXT["Quad Bilateral Switch"]
	TEC["HC"];
NSC!MM74HC4066N_14_	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,4,8,11,2,3,9,10]
	TXT["Quad Bilateral Switch"]
	TEC["HC"];
NSC!MM74HC4066WM_14_	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,4,8,11,2,3,9,10]
	TXT["Quad Bilateral Switch"]
	TEC["HC"];
NSC!MM74HC4016WM_14_	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,4,8,11,2,3,9,10]
	TXT["Quad Bilateral Switch"]
	TEC["HC"];
NSC!LH2426S_12_	PQ[12]	TYP["DIC"]
	IN[2,6,10]
	OUT[4,8,12]
	GND[3,7,11]
	TXT["TRIPLE 80 MHZ CRT DRIVER"]
	TEC["S"];
NSC!DM74S381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["S"];
NSC!DM74S280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["S"];
NSC!DM74S258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["S"];
NSC!DM74S257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["S"];
NSC!DM74S182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["S"];
NSC!DM74S140	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand 50-OHM LINE DRV"]
	TEC["S"];
NSC!DM74S113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["S"];
NSC!DM74S64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["S"];
NSC!DM74S51	PQ[14]	TYP["DIC"]
	IN[1,13,9,10,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2-IN AND-OR-INVERT G"]
	TEC["S"];
NSC!DM74LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
NSC!DM74LS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
NSC!DM74LS574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
NSC!DM74LS573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["LS"];
NSC!DM74LS564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
NSC!DM74LS563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["LS"];
NSC!DM74LS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
NSC!DM74LS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["LS"];
NSC!DM74LS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["LS"];
NSC!DM74LS490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
NSC!DM74LS468	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
NSC!DM74LS467	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
NSC!DM74LS466	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
NSC!DM74LS465	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
NSC!DM74LS395	PQ[16]	TYP["DIC"]
	IN[1,9,7,10,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
NSC!DM74LS393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
NSC!DM74LS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
NSC!DM74LS379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!DM74LS378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!DM74LS377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!DM74LS375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
NSC!DM74LS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
NSC!DM74S374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["S"];
NSC!DM74LS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["LS"];
NSC!DM74S373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["S"];
NSC!DM74LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!DM74LS367A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!DM74LS366A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!DM74LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!DM74LS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
NSC!DM74LS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM74LS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
NSC!DM74LS322	PQ[20]	TYP["DIC"]
	IN[9,8,1,2,11,18,19,3,17,4,16,5,15,6,14,7,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT REG WITH SIGN EXTEND REG"]
	TEC["LS"];
NSC!DM74LS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
NSC!DM74S299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["S"];
NSC!DM74LS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
NSC!DM74LS293	PQ[14]	TYP["DIC"]
	IN[12,13,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
NSC!DM74LS290	PQ[14]	TYP["DIC"]
	IN[12,13,1,3,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
NSC!DM74LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
NSC!DM74S283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["S"];
NSC!DM74LS279	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
NSC!DM74LS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["LS"];
NSC!DM74LS266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
NSC!DM74LS260	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["LS"];
NSC!DM74LS259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
NSC!DM74LS258B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM74LS257B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM74LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM74S253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["S"];
NSC!DM74LS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["LS"];
NSC!DM74S251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["S"];
NSC!DM74LS249	PQ[16]	TYP["DIC"]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
NSC!DM74LS248	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
NSC!DM74LS247	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
NSC!DM74LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
NSC!DM74LS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!DM74S244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["S"];
NSC!DM74LS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
NSC!DM74LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!DM74S241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["S"];
NSC!DM74LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!DM74S240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["S"];
NSC!DM74LS221	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["LS"];
NSC!DM74LS197	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
NSC!DM74LS196	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
NSC!DM74LS195A	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
NSC!DM74S195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["S"];
NSC!DM74LS194A	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
NSC!DM74S194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["S"];
NSC!DM74LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
NSC!DM74LS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
NSC!DM74LS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
NSC!DM74LS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
NSC!DM74LS181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["LS"];
NSC!DM74S181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["S"];
NSC!DM74LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
NSC!DM74S175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["S"];
NSC!DM74LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
NSC!DM74S174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["S"];
NSC!DM74LS173A	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
NSC!DM74LS170	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["4-4 REG FILES OCO"]
	TEC["LS"];
NSC!DM74LS169A	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
NSC!DM74LS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
NSC!DM74LS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
NSC!DM74LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
NSC!DM74LS163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM74S163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["S"];
NSC!DM74LS162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM74LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM74S161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["S"];
NSC!DM74LS160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM74LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM74S158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["S"];
NSC!DM74LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM74S157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["S"];
NSC!DM74LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
NSC!DM74LS155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
NSC!DM74LS154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["LS"];
NSC!DM74LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM74S153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["S"];
NSC!DM74LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM74S151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["S"];
NSC!DM74LS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["LS"];
NSC!DM74S139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["S"];
NSC!DM74LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
NSC!DM74S138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["S"];
NSC!DM74LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
NSC!DM74LS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["LS"];
NSC!DM74S133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["S"];
NSC!DM74LS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["LS"];
NSC!DM74S132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["S"];
NSC!DM74LS126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
NSC!DM74LS125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
NSC!DM74LS123	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
NSC!DM74LS122	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
NSC!DM74LS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
NSC!DM74S112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["S"];
NSC!DM74LS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
NSC!DM74S109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["S"];
NSC!DM74LS107A	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
NSC!DM74LS95B	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
NSC!DM74LS93	PQ[14]	TYP["DIC"]
	IN[2,3,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
NSC!DM74LS90	PQ[14]	TYP["DIC"]
	IN[2,3,6,7,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
NSC!DM74LS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["LS"];
NSC!DM74S86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["S"];
NSC!DM74LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
NSC!DM74LS83A	PQ[16]	TYP["DIC"]
	IN[10,8,3,1,11,7,4,16,13]
	OUT[9,6,2,15,14]
	VCC[5]
	GND[12]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
NSC!DM74LS75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
NSC!DM74LS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
NSC!DM74S74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["S"];
NSC!DM74LS73A	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
NSC!DM74LS54	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
NSC!DM74LS51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
NSC!DM74LS48	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
NSC!DM74LS47	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
NSC!DM74LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
NSC!DM74LS40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
NSC!DM74S40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["S"];
NSC!DM74LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
NSC!DM74LS37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
NSC!DM74LS33	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
NSC!DM74LS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
NSC!DM74S32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["S"];
NSC!DM74LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
NSC!DM74S30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["S"];
NSC!DM74LS28	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
NSC!DM74LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
NSC!DM74LS26	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G HV INTF"]
	TEC["LS"];
NSC!DM74LS22	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
NSC!DM74LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
NSC!DM74LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
NSC!DM74S20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["S"];
NSC!DM74LS15	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["LS"];
NSC!DM74LS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
NSC!DM74LS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
NSC!DM74LS12	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["LS"];
NSC!DM74LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
NSC!DM74S11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["S"];
NSC!DM74LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
NSC!DM74S10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["S"];
NSC!DM74LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
NSC!DM74S09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["S"];
NSC!DM74LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
NSC!DM74S08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["S"];
NSC!DM74LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
NSC!DM74S05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["S"];
NSC!DM74LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
NSC!DM74S04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["S"];
NSC!DM74LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
NSC!DM74S03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["S"];
NSC!DM74LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
NSC!DM74S02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["S"];
NSC!DM74LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
NSC!DM74S00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["S"];
NSC!DM54S280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["S"];
NSC!DM54S258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["S"];
NSC!DM54S257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["S"];
NSC!DM54S182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["S"];
NSC!DM54S140	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand 50-OHM LINE DRV"]
	TEC["S"];
NSC!DM54S64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["S"];
NSC!DM54LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
NSC!54LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
NSC!54LS490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
NSC!54LS395	PQ[16]	TYP["DIC"]
	IN[1,9,7,10,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
NSC!54LS395_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,9,13,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
NSC!54LS379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!54LS379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!54LS378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!54LS377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["LS"];
NSC!54LS375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
NSC!DM54LS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
NSC!54LS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
NSC!DM54S374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["S"];
NSC!DM54LS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["LS"];
NSC!DM54S373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["S"];
NSC!DM54LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!54LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!DM54LS367A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!54LS367A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!54LS366A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!54LS366A_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!DM54LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!54LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
NSC!54LS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
NSC!54LS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
NSC!54LS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
NSC!54LS322	PQ[20]	TYP["DIC"]
	IN[9,8,1,2,11,18,19,3,17,4,16,5,15,6,14,7,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT REG WITH SIGN EXTEND REG"]
	TEC["LS"];
NSC!54LS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
NSC!54LS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
NSC!DM54LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
NSC!54LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
NSC!DM54S283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["S"];
NSC!DM54LS279	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
NSC!54LS279	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
NSC!54LS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["LS"];
NSC!54LS266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
NSC!54LS260	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["LS"];
NSC!54LS260_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,19,6,12,13,14,16]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["LS"];
NSC!54LS259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
NSC!54LS259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
NSC!DM54LS258B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
NSC!54LS258A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM54LS257B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
NSC!54LS257A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM54LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
NSC!54LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
NSC!DM54S253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["S"];
NSC!DM54LS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["LS"];
NSC!DM54S251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["S"];
NSC!54LS248	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
NSC!54LS247	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
NSC!DM54LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
NSC!54LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
NSC!54LS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!DM54S244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["S"];
NSC!DM54LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!54LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!DM54S241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["S"];
NSC!DM54LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!54LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
NSC!DM54S240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["S"];
NSC!54LS195A	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
NSC!DM54S195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["S"];
NSC!54LS195A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,3,4,5,7,8,9]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
NSC!54LS194A	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
NSC!DM54S194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["S"];
NSC!54LS194A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
NSC!DM54LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
NSC!54LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
NSC!54LS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
NSC!54LS192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
NSC!DM54LS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
NSC!DM54LS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
NSC!54LS181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["LS"];
NSC!DM54S181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["S"];
NSC!DM54LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
NSC!54LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
NSC!DM54S175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["S"];
NSC!DM54LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
NSC!54LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
NSC!DM54S174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["S"];
NSC!54LS173	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
NSC!54LS173_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,12,13,9,18,17,15,14]
	OUT[4,5,7,8]
	TRI[4,5,7,8]
	VCC[20]
	GND[10]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
NSC!54LS170	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["4-4 REG FILES OCO"]
	TEC["LS"];
NSC!DM54LS169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
NSC!54LS169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
NSC!54LS168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["LS"];
NSC!54LS168_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["LS"];
NSC!54LS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
NSC!DM54LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
NSC!54LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
NSC!DM54LS163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!54LS163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM54S163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["S"];
NSC!54LS162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!54LS162A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM54LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!54LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM54S161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["S"];
NSC!54LS160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!54LS160A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
NSC!DM54LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!54LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM54S158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["S"];
NSC!DM54LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!54LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM54S157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["S"];
NSC!DM54LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
NSC!54LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
NSC!DM54LS155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
NSC!54LS155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
NSC!DM54LS154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["LS"];
NSC!DM54LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!54LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM54S153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["S"];
NSC!54LS152	PQ[14]	TYP["DIC"]
	IN[10,9,8,5,4,3,2,1,13,12,11]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["8 TO 1-LINE DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM54LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
NSC!54LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
NSC!DM54S151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["S"];
NSC!DM54LS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["LS"];
NSC!54LS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["LS"];
NSC!DM54S139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["S"];
NSC!DM54LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
NSC!54LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
NSC!DM54S138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["S"];
NSC!DM54LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
NSC!54LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
NSC!54LS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["LS"];
NSC!DM54S133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["S"];
NSC!54LS133_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-IN POS Nand G"]
	TEC["LS"];
NSC!DM54LS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["LS"];
NSC!54LS126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
NSC!DM54LS125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
NSC!54LS125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
NSC!54LS114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
NSC!54LS114_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
NSC!54LS113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
NSC!DM54S113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["S"];
NSC!54LS113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
NSC!DM54LS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
NSC!54LS112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
NSC!DM54S112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["S"];
NSC!DM54LS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
NSC!54LS109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
NSC!DM54LS107A	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
NSC!54LS95B	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
NSC!DM54LS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["LS"];
NSC!DM54S86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["S"];
NSC!DM54LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
NSC!54LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
NSC!DM54LS83A	PQ[16]	TYP["DIC"]
	IN[10,8,3,1,11,7,4,16,13]
	OUT[9,6,2,15,14]
	VCC[5]
	GND[12]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
NSC!54LS83A	PQ[16]	TYP["DIC"]
	IN[10,8,3,1,11,7,4,16,13]
	OUT[9,6,2,15,14]
	VCC[5]
	GND[12]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
NSC!DM54LS75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
NSC!DM54LS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
NSC!54LS74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
NSC!DM54S74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["S"];
NSC!DM54LS73A	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
NSC!54LS54	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
NSC!54LS51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
NSC!54LS51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
NSC!54LS49	PQ[14]	TYP["DIC"]
	IN[3,5,1,2,4]
	VCC[14]
	GND[7]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
NSC!54LS48	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
NSC!54LS47	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
NSC!DM54LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
NSC!54LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
NSC!54LS40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
NSC!DM54S40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["S"];
NSC!54LS40_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
NSC!DM54LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
NSC!54LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
NSC!54LS37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
NSC!54LS37_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
NSC!54LS33	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
NSC!DM54LS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
NSC!54LS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
NSC!DM54S32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["S"];
NSC!DM54LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
NSC!54LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
NSC!DM54S30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["S"];
NSC!54LS28L	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
NSC!54LS28L_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
NSC!DM54LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
NSC!54LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
NSC!54LS26	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G HV INTF"]
	TEC["LS"];
NSC!54LS22	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
NSC!DM54LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
NSC!54LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
NSC!DM54LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
NSC!54LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
NSC!DM54S20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["S"];
NSC!54LS15	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["LS"];
NSC!54LS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
NSC!54LS14_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
NSC!54LS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
NSC!54LS13_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
NSC!DM54LS12	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["LS"];
NSC!DM54LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
NSC!54LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
NSC!DM54S11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["S"];
NSC!DM54LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
NSC!54LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
NSC!DM54S10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["S"];
NSC!DM54LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
NSC!54LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
NSC!DM54LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
NSC!54LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
NSC!DM54S08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["S"];
NSC!DM54LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
NSC!54LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
NSC!DM54LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
NSC!54LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
NSC!DM54S04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["S"];
NSC!54LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
NSC!DM54LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
NSC!DM54LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
NSC!54LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
NSC!DM54S02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["S"];
NSC!DM54LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
NSC!54LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
NSC!DM54S00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["S"];
NSC!DM74AS2620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
NSC!DM74AS1832	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN OR DRV"]
	TEC["AS"];
NSC!DM74AS1808	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN AND DRV"]
	TEC["AS"];
NSC!DM74AS1805	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NOR DRV"]
	TEC["AS"];
NSC!DM74AS1804	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NAND DRV"]
	TEC["AS"];
NSC!DM74AS1036A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR DRV"]
	TEC["AS"];
NSC!DM74AS881B	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ARITHMATIC LOGIC UNITS/FUNCTION GENERATORS"]
	TEC["AS"];
NSC!DM74AS879	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74AS878	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74AS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
NSC!DM74AS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
NSC!DM74AS577	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74AS575	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74AS286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
NSC!DM74AS282	PQ[20]	TYP["DIC"]
	IN[7,8,17,16,4,3,2,1,19,18,6,5]
	OUT[13,15,14,11,9,12]
	VCC[20]
	GND[10]
	TXT["LOOK-AHEAD CARRY GENR WITH SELECTABLE CARRY INPUTS"]
	TEC["AS"];
NSC!DM74AS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
NSC!DM74AS264	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,10,7]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GENR FOR CNT"]
	TEC["AS"];
NSC!DM74AS231	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AS"];
NSC!DM74AS230	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AS"];
NSC!DM74AS182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["AS"];
NSC!DM74AS181B	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
NSC!DM74AS34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["AS"];
NSC!DM74ALS5620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM74AS620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
NSC!DM74ALS5245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM74ALS1244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM74AS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
NSC!DM74ALS1241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM74AS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
NSC!DM74ALS1240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM74AS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
NSC!DM74ALS1035	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex NONINVERTING BUF OCO"]
	TEC["ALS"];
NSC!DM74ALS1034	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["ALS"];
NSC!DM74AS1034A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["AS"];
NSC!DM74ALS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["ALS"];
NSC!DM74AS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["AS"];
NSC!DM74ALS1020A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand BUF"]
	TEC["ALS"];
NSC!DM74ALS1011A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos AND BUF"]
	TEC["ALS"];
NSC!DM74ALS1010A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand BUF"]
	TEC["ALS"];
NSC!DM74ALS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["ALS"];
NSC!DM74AS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["AS"];
NSC!DM74ALS1005	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING BUF OCO"]
	TEC["ALS"];
NSC!DM74ALS1004	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["ALS"];
NSC!DM74AS1004A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["AS"];
NSC!DM74ALS1003A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF 3SO"]
	TEC["ALS"];
NSC!DM74ALS1002A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR BUF"]
	TEC["ALS"];
NSC!DM74ALS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["ALS"];
NSC!DM74AS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["AS"];
NSC!DM74ALS880A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
NSC!DM74AS880	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
NSC!DM74ALS876A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM74AS876	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74ALS874B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM74AS874	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74ALS873B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
NSC!DM74AS873	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
NSC!DM74ALS832A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["ALS"];
NSC!DM74AS832B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["AS"];
NSC!DM74ALS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["ALS"];
NSC!DM74AS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["AS"];
NSC!DM74ALS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ALS"];
NSC!DM74AS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["AS"];
NSC!DM74ALS808A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["ALS"];
NSC!DM74AS808B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["AS"];
NSC!DM74ALS805A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["ALS"];
NSC!DM74AS805B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["AS"];
NSC!DM74ALS804A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["ALS"];
NSC!DM74AS804B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["AS"];
NSC!DM74ALS689	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM74ALS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
NSC!DM74AS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
NSC!DM74ALS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
NSC!DM74ALS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
NSC!DM74AS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
NSC!DM74ALS645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM74ALS1645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM74ALS2645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM74AS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
NSC!DM74AS2645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
NSC!DM74ALS640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM74AS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
NSC!DM74ALS590	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9,15,1,2,3,4,5,6,7]
	TRI[15,1,2,3,4,5,6,7]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["ALS"];
NSC!DM74ALS580A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM74AS580	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
NSC!DM74ALS576A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM74AS576	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74ALS574A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM74AS574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74ALS573B	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM74AS573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
NSC!DM74ALS564A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM74ALS563A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM74ALS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
NSC!DM74ALS2541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
NSC!DM74ALS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
NSC!DM74ALS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
NSC!DM74AS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AS"];
NSC!DM74ALS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM74AS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
NSC!DM74ALS522	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM74ALS520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM74ALS521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM74ALS518	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM74ALS519	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM74ALS468A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM74ALS467A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM74ALS466A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM74ALS465A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM74ALS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["ALS"];
NSC!DM74ALS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM74AS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
NSC!DM74ALS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
NSC!DM74AS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AS"];
NSC!DM74ALS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["ALS"];
NSC!DM74ALS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM74ALS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["ALS"];
NSC!DM74ALS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM74AS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
NSC!DM74ALS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM74AS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
NSC!DM74ALS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM74ALS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ALS"];
NSC!DM74ALS245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
NSC!DM74ALS1245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
NSC!DM74AS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AS"];
NSC!DM74ALS244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM74ALS243A	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM74ALS1243A	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM74AS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
NSC!DM74ALS242B	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM74ALS1242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM74AS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
NSC!DM74ALS241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM74ALS240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM74ALS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
NSC!DM74ALS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
NSC!DM74ALS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
NSC!DM74ALS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
NSC!DM74ALS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ALS"];
NSC!DM74AS175A	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AS"];
NSC!DM74ALS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ALS"];
NSC!DM74AS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["AS"];
NSC!DM74ALS169B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["ALS"];
NSC!DM74AS169A	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["AS"];
NSC!DM74ALS168B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ALS"];
NSC!DM74AS168A	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["AS"];
NSC!DM74ALS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
NSC!DM74ALS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
NSC!DM74ALS163B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM74AS163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
NSC!DM74ALS162B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM74AS162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
NSC!DM74ALS161B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM74AS161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
NSC!DM74ALS160B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM74AS160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
NSC!DM74ALS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM74AS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
NSC!DM74ALS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM74AS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
NSC!DM74ALS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM74ALS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM74ALS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ALS"];
NSC!DM74ALS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["ALS"];
NSC!DM74ALS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["ALS"];
NSC!DM74AS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["AS"];
NSC!DM74ALS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["ALS"];
NSC!DM74ALS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["ALS"];
NSC!DM74ALS131	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["ALS"];
NSC!DM74ALS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ALS"];
NSC!DM74AS109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AS"];
NSC!DM74ALS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["ALS"];
NSC!DM74AS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AS"];
NSC!DM74ALS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ALS"];
NSC!DM74AS74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["AS"];
NSC!DM74ALS40A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["ALS"];
NSC!DM74ALS38A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["ALS"];
NSC!DM74ALS37A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["ALS"];
NSC!DM74ALS33A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["ALS"];
NSC!DM74ALS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ALS"];
NSC!DM74AS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AS"];
NSC!DM74ALS30A	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["ALS"];
NSC!DM74AS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["AS"];
NSC!DM74ALS28A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["ALS"];
NSC!DM74ALS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["ALS"];
NSC!DM74AS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["AS"];
NSC!DM74ALS22B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["ALS"];
NSC!DM74ALS21A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["ALS"];
NSC!DM74AS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["AS"];
NSC!DM74ALS20A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["ALS"];
NSC!DM74AS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AS"];
NSC!DM74ALS15A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["ALS"];
NSC!DM74ALS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["ALS"];
NSC!DM74ALS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["ALS"];
NSC!DM74ALS12A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["ALS"];
NSC!DM74ALS11A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["ALS"];
NSC!DM74AS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["AS"];
NSC!DM74ALS10A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ALS"];
NSC!DM74AS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AS"];
NSC!DM74ALS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["ALS"];
NSC!DM74ALS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ALS"];
NSC!DM74AS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["AS"];
NSC!DM74ALS05A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["ALS"];
NSC!DM74ALS04B	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ALS"];
NSC!DM74AS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["AS"];
NSC!DM74ALS03B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
NSC!DM74ALS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ALS"];
NSC!DM74AS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AS"];
NSC!DM74ALS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
NSC!DM74ALS00A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ALS"];
NSC!DM74AS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AS"];
NSC!DM54ALS5620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS5245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS1244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS1241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS1240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS1035	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex NONINVERTING BUF OCO"]
	TEC["ALS"];
NSC!DM54ALS1034	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["ALS"];
NSC!DM54ALS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["ALS"];
NSC!DM54ALS1020A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand BUF"]
	TEC["ALS"];
NSC!DM54ALS1011A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos AND BUF"]
	TEC["ALS"];
NSC!DM54ALS1010A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand BUF"]
	TEC["ALS"];
NSC!DM54ALS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["ALS"];
NSC!DM54ALS1005	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING BUF OCO"]
	TEC["ALS"];
NSC!DM54ALS1004	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["ALS"];
NSC!DM54ALS1003A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF 3SO"]
	TEC["ALS"];
NSC!DM54ALS1002A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR BUF"]
	TEC["ALS"];
NSC!DM54ALS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["ALS"];
NSC!DM54ALS880A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
NSC!DM54ALS876A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM54ALS874B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM54ALS873B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
NSC!DM54ALS832A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["ALS"];
NSC!DM54ALS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["ALS"];
NSC!DM54ALS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ALS"];
NSC!DM54ALS808A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["ALS"];
NSC!DM54ALS805A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["ALS"];
NSC!DM54ALS804A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["ALS"];
NSC!DM54ALS689	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM54ALS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
NSC!DM54ALS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
NSC!DM54ALS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
NSC!DM54ALS645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS1645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS2645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS620A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
NSC!DM54ALS590	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9,15,1,2,3,4,5,6,7]
	TRI[15,1,2,3,4,5,6,7]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["ALS"];
NSC!DM54ALS580A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM54ALS576A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM54ALS574A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM54ALS573B	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM54ALS564A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM54ALS563A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM54ALS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS2541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
NSC!DM54ALS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
NSC!DM54ALS522	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM54ALS520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM54ALS521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM54ALS518	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM54ALS519	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
NSC!DM54ALS468A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM54ALS467A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM54ALS466A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM54ALS465A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
NSC!DM54ALS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["ALS"];
NSC!DM54ALS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
NSC!DM54ALS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
NSC!DM54ALS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["ALS"];
NSC!DM54ALS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM54ALS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["ALS"];
NSC!DM54ALS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM54ALS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM54ALS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
NSC!DM54ALS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ALS"];
NSC!DM54ALS245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
NSC!DM54ALS1245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
NSC!DM54ALS244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS243A	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM54ALS1243A	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM54ALS242B	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM54ALS1242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
NSC!DM54ALS241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
NSC!DM54ALS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
NSC!DM54ALS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
NSC!DM54ALS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
NSC!DM54ALS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
NSC!DM54ALS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ALS"];
NSC!DM54ALS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ALS"];
NSC!DM54ALS169B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["ALS"];
NSC!DM54ALS168B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ALS"];
NSC!DM54ALS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
NSC!DM54ALS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
NSC!DM54ALS163B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM54ALS162B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM54ALS161B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM54ALS160B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
NSC!DM54ALS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM54ALS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM54ALS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM54ALS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ALS"];
NSC!DM54ALS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ALS"];
NSC!DM54ALS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["ALS"];
NSC!DM54ALS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["ALS"];
NSC!DM54ALS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["ALS"];
NSC!DM54ALS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["ALS"];
NSC!DM54ALS131	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["ALS"];
NSC!DM54ALS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ALS"];
NSC!DM54ALS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["ALS"];
NSC!DM54ALS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ALS"];
NSC!DM54ALS40A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["ALS"];
NSC!DM54ALS38A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["ALS"];
NSC!DM54ALS37A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["ALS"];
NSC!DM54ALS33A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["ALS"];
NSC!DM54ALS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ALS"];
NSC!DM54ALS30A	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["ALS"];
NSC!DM54ALS28A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["ALS"];
NSC!DM54ALS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["ALS"];
NSC!DM54ALS22B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["ALS"];
NSC!DM54ALS21A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["ALS"];
NSC!DM54ALS20A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["ALS"];
NSC!DM54ALS15A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["ALS"];
NSC!DM54ALS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["ALS"];
NSC!DM54ALS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["ALS"];
NSC!DM54ALS12A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["ALS"];
NSC!DM54ALS11A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["ALS"];
NSC!DM54ALS10A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ALS"];
NSC!DM54ALS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["ALS"];
NSC!DM54ALS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ALS"];
NSC!DM54ALS05A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["ALS"];
NSC!DM54ALS04B	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ALS"];
NSC!DM54ALS03B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
NSC!DM54ALS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ALS"];
NSC!DM54ALS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
NSC!DM54ALS00A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ALS"];
NSC!MM54HCT688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["HCT"];
NSC!MM54HCT643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
NSC!MM54HCT640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
NSC!MM54HCT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
NSC!MM54HCT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
NSC!MM54HCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
NSC!MM54HCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
NSC!MM54HCT521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["HCT"];
NSC!MM54HCT258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HCT"];
NSC!MM54HCT257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HCT"];
NSC!MM54HCT253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HCT"];
NSC!MM54HCT251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HCT"];
NSC!MM54HCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HCT"];
NSC!MM54HCT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
NSC!MM54HCT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
NSC!MM54HCT193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HCT"];
NSC!MM54HCT192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HCT"];
NSC!MM54HCT191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HCT"];
NSC!MM54HCT190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HCT"];
NSC!MM54HCT166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HCT"];
NSC!MM54HCT164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HCT"];
NSC!MM54HCT158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HCT"];
NSC!MM54HCT157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HCT"];
NSC!MM54HCT155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["HCT"];
NSC!MM54HCT153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HCT"];
NSC!MM54HCT151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["HCT"];
NSC!MM54HCT148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["HCT"];
NSC!MM54HCT147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HCT"];
NSC!MM54HCT139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HCT"];
NSC!MM54HCT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
NSC!MM54HCT112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HCT"];
NSC!MM54HCT109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HCT"];
NSC!MM54HCT76	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HCT"];
NSC!MM54HCT74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HCT"];
NSC!MM54HCT34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["HCT"];
NSC!MM54HCT32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HCT"];
NSC!MM54HCT08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HCT"];
NSC!MM54HCT05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["HCT"];
NSC!MM54HCT04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HCT"];
NSC!MM54HCT03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HCT"];
NSC!MM54HCT00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HCT"];
NSC!MM54HC4514	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[11,9,10,8,7,6,5,4,18,17,20,19,14,13,16,15]
	VCC[24]
	GND[12]
	TXT["4-LINE TO 16-LINE DECODER/DEMULTIPLEXERS WITH ADDRESS LATCHES"]
	TEC["HC"];
NSC!MM54HC4075	PQ[14]	TYP["DIC"]
	IN[1,2,8,3,4,5,11,12,13]
	OUT[9,6,10]
	VCC[14]
	GND[7]
	TXT["TRIPLE 3-INPUT OR GATE"]
	TEC["HC"];
NSC!MM54HC4075_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,12,4,6,8,16,18,19]
	OUT[13,9,14]
	VCC[20]
	GND[10]
	TXT["TRIPLE 3-INPUT OR GATE"]
	TEC["HC"];
NSC!MM54HC4066	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
NSC!MM54HC4060	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
NSC!MM54HC4050	PQ[15]	TYP["DIC"]
	IN[3,5,7,9,11,14]
	OUT[2,4,6,10,12,15]
	VCC[1]
	GND[8]
	TXT["HEX NONINVERTING BUFFERS"]
	TEC["HC"];
NSC!MM54HC4050_LCC	PQ[19]	TYP["DIC"]
	IN[4,7,9,12,14,18]
	OUT[3,5,8,13,15,19]
	VCC[2]
	GND[10]
	TXT["HEX NONINVERTING BUFFERS"]
	TEC["HC"];
NSC!MM54HC4049	PQ[15]	TYP["DIC"]
	IN[3,5,7,9,11,14]
	OUT[2,4,6,10,12,15]
	VCC[1]
	GND[8]
	TXT["HEX INVERING BUFFERS"]
	TEC["HC"];
NSC!MM54HC4049_LCC	PQ[19]	TYP["DIC"]
	IN[4,7,9,12,14,18]
	OUT[3,5,8,13,15,19]
	VCC[2]
	GND[10]
	TXT["HEX INVERING BUFFERS"]
	TEC["HC"];
NSC!MM54HC4040	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,6,5,3,2,4,13,12,14,15,1]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["HC"];
NSC!MM54HC4020	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,5,4,6,13,12,14,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["14-BIT BINARY COUNTER"]
	TEC["HC"];
NSC!MM54HC4017	PQ[16]	TYP["DIC"]
	IN[14,13,15]
	OUT[3,2,4,7,10,1,5,6,9,11,12]
	VCC[16]
	GND[8]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
NSC!MM54HC4017_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,19]
	OUT[4,3,5,9,13,2,7,8,12,14,15]
	VCC[20]
	GND[10]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
NSC!MM54HC4016	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
NSC!MM54HC4002	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
NSC!MM54HC4002_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,13,14,16,18]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
NSC!MM54HC688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["HC"];
NSC!MM54HC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
NSC!MM54HC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
NSC!MM54HC643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
NSC!MM54HC640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
NSC!MM54HC623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
NSC!MM54HC620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
NSC!MM54HC597	PQ[16]	TYP["DIC"]
	IN[10,11,13,14,15,12,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WITH INPUT LCH"]
	TEC["HC"];
NSC!MM54HC595	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
NSC!MM54HC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
NSC!MM54HC573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
NSC!MM54HC564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
NSC!MM54HC563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
NSC!MM54HC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
NSC!MM54HC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
NSC!MM54HC534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
NSC!MM54HC533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
NSC!MM54HC521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["HC"];
NSC!MM54HC423A	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
NSC!MM54HC423A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[17,5,7,15]
	VCC[20]
	GND[10]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
NSC!MM54HC393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
NSC!MM54HC393_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,18,19]
	OUT[4,6,8,9,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
NSC!MM54HC390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
NSC!MM54HC390_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,5,18,19,15]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
NSC!MM54HC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
NSC!MM54HCT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
NSC!MM54HC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
NSC!MM54HCT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
NSC!MM54HC368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC368_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC366	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC366_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC365	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC365_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
NSC!MM54HC356	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["HC"];
NSC!MM54HC354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["HC"];
NSC!MM54HC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["HC"];
NSC!MM54HC298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["HC"];
NSC!MM54HC298_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,4,3,5,2,12,7,9,8]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["HC"];
NSC!MM54HC283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["HC"];
NSC!MM54HC283_LCC	PQ[20]	TYP["DIC"]
	IN[7,4,18,15,8,3,19,14,9]
	OUT[5,2,17,13,12]
	VCC[20]
	GND[10]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["HC"];
NSC!MM54HC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
NSC!MM54HC280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
NSC!MM54HC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["HC"];
NSC!MM54HC266A	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["HC"];
NSC!MM54HC266A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["HC"];
NSC!MM54HC259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
NSC!MM54HC259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
NSC!MM54HC258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
NSC!MM54HC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
NSC!MM54HC257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
NSC!MM54HC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
NSC!MM54HC253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
NSC!MM54HC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
NSC!MM54HC251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
NSC!MM54HC245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HC"];
NSC!MM54HC244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
NSC!MM54HC243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
NSC!MM54HC243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
NSC!MM54HC242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
NSC!MM54HC242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
NSC!MM54HC241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
NSC!MM54HC240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
NSC!MM54HCT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
NSC!MM54HC237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
NSC!MM54HC221A	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["HC"];
NSC!MM54HC221A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[17,5,7,15]
	VCC[20]
	GND[10]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["HC"];
NSC!MM54HC195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
NSC!MM54HC195_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,3,4,5,7,8,9]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
NSC!MM54HC194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
NSC!MM54HC194_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
NSC!MM54HC193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
NSC!MM54HC193_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
NSC!MM54HC192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
NSC!MM54HC192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
NSC!MM54HC191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
NSC!MM54HC190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
NSC!MM54HC182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["HC"];
NSC!MM54HC181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["HC"];
NSC!MM54HC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
NSC!MM54HC175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
NSC!MM54HC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
NSC!MM54HC174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
NSC!MM54HC173	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
NSC!MM54HC173_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,12,13,9,18,17,15,14]
	OUT[4,5,7,8]
	TRI[4,5,7,8]
	VCC[20]
	GND[10]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
NSC!MM54HC166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
NSC!MM54HC165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
NSC!MM54HC165_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,13,14,15,17,18,4,5,7,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
NSC!MM54HC164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
NSC!MM54HC164_LCC	PQ[20]	TYP["DIC"]
	IN[13,12,2,3]
	OUT[4,6,8,9,14,16,18,19]
	VCC[20]
	GND[10]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
NSC!MM54HC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC163_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC162_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC161_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC160_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
NSC!MM54HC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["HC"];
NSC!MM54HC154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["HC"];
NSC!MM54HC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
NSC!MM54HC148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["HC"];
NSC!MM54HC147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
NSC!MM54HC147_LCC	PQ[20]	TYP["DIC"]
	IN[14,15,17,2,3,4,5,7,13]
	OUT[12,9,8,18]
	VCC[20]
	GND[10]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
NSC!MM54HC139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
NSC!MM54HC139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
NSC!MM54HC138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
NSC!MM54HC138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
NSC!MM54HC137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
NSC!MM54HC133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
NSC!MM54HC133_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
NSC!MM54HC132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
NSC!MM54HC132_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
NSC!MM54HC126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
NSC!MM54HC125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
NSC!MM54HC125_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
NSC!MM54HC123A	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
NSC!MM54HC123A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[17,5,7,15]
	VCC[20]
	GND[10]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
NSC!MM54HC113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
NSC!MM54HC113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
NSC!MM54HC112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
NSC!MM54HC112_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
NSC!MM54HC109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
NSC!MM54HC109A_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
NSC!MM54HC107	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
NSC!MM54HC107_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,6,19,12,13,16,14]
	OUT[4,3,8,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
NSC!MM54HC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
NSC!MM54HC86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
NSC!MM54HC85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
NSC!MM54HC85_LCC	PQ[20]	TYP["DIC"]
	IN[13,15,17,19,3,4,5,12,14,18,2]
	OUT[9,8,7]
	VCC[20]
	GND[10]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
NSC!MM54HC75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
NSC!MM54HC75_LCC	PQ[20]	TYP["DIC"]
	IN[3,17,4,8,5,9]
	OUT[20,2,19,18,13,14,12,10]
	VCC[7]
	GND[15]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
NSC!MM54HC74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
NSC!MM54HC74A_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
NSC!MM54HC73	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
NSC!MM54HC73_LCC	PQ[20]	TYP["DIC"]
	IN[20,2,4,3,10,8,14,9]
	OUT[18,19,13,12]
	VCC[16]
	GND[6]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
NSC!MM54HC58	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
NSC!MM54HC58_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
NSC!MM54HC51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
NSC!MM54HC51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
NSC!MM54HC42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
NSC!MM54HC42_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,15]
	OUT[2,3,4,5,7,8,9,12,13,14]
	VCC[20]
	GND[10]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
NSC!MM54HC34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["HC"];
NSC!MM54HC32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
NSC!MM54HC32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
NSC!MM54HC30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
NSC!MM54HC30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
NSC!MM54HC27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
NSC!MM54HC27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
NSC!MM54HC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
NSC!MM54HC20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
NSC!MM54HC14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
NSC!MM54HC14_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
NSC!MM54HC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
NSC!MM54HC11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
NSC!MM54HC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
NSC!MM54HC10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
NSC!MM54HC08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HC"];
NSC!MM54HC08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["HC"];
NSC!MM54HC05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["HC"];
NSC!MM54HC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
NSC!MM54HC04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["HC"];
NSC!MM54HC03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
NSC!MM54HC03_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
NSC!MM54HC02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
NSC!MM54HC02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
NSC!MM54HC00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
NSC!MM54HC00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
NSC!29F53	PQ[24]	TYP["DIC"]
	IN[11,13,15,9,10,14]
	BI[16,17,18,19,20,21,22,23,8,7,6,5,4,3,2,1]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!29F52	PQ[24]	TYP["DIC"]
	IN[11,13,15,9,10,14]
	BI[16,17,18,19,20,21,22,23,8,7,6,5,4,3,2,1]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F2620	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F2623	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F843	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F673A	PQ[24]	TYP["DIC"]
	IN[4,5,2,3,1]
	OUT[7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	BI[6]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F657	PQ[24]	TYP["DIC"]
	IN[1,24,11,23,22,21,20,17,16,15,14]
	OUT[2,3,4,5,6,8,9,10,13,12]
	TRI[2,3,4,5,6,8,9,10,13,12]
	VCC[7]
	GND[19]
	TXT["OCTAL TRANSCEIVERS WITH 8-BIT PARITY GEN/CHK 3SO"]
	TEC["F"];
NSC!74F651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2]
	BI[20,19,18,17,16,15,14,13,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2]
	BI[20,19,18,17,16,15,14,13,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F646	PQ[24]	TYP["DIC"]
	IN[21,3,1,2,23,22]
	BI[20,19,18,17,16,15,14,13,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F648	PQ[24]	TYP["DIC"]
	IN[21,3,1,2,23,22]
	BI[20,19,18,17,16,15,14,13,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F645	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F2640	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F2645	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F643	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F640	PQ[20]	TYP["DIC"]
	IN[19,1]
	BI[2,3,4,5,6,7,8,9,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
NSC!74F620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
NSC!74F574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
NSC!74F573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
NSC!74F569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
NSC!74F568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
NSC!74F564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
NSC!74F563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
NSC!74F544	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
NSC!74F543	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
NSC!74F541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
NSC!74F540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
NSC!74F539	PQ[20]	TYP["DIC"]
	IN[4,5,17,18,16,13,14,6,7,15]
	OUT[3,2,1,19,12,11,9,8]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F538	PQ[20]	TYP["DIC"]
	IN[12,4,5,6,7,17,13,14,15,16]
	OUT[3,2,1,19,18,8,9,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
NSC!74F533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
NSC!74F521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
NSC!74F412	PQ[24]	TYP["DIC"]
	IN[11,2,1,13,3,5,7,9,16,18,20,22,14]
	OUT[23,4,6,8,10,15,17,19,21]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F399	PQ[16]	TYP["DIC"]
	IN[3,4,6,5,11,12,14,13,1,9]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F398	PQ[20]	TYP["DIC"]
	IN[4,5,7,6,14,15,17,16,1,11]
	OUT[2,3,9,8,12,13,19,18]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F385	PQ[20]	TYP["DIC"]
	IN[3,5,4,8,6,7,13,15,14,18,16,17,1,11]
	OUT[2,9,12,19]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
NSC!74F384	PQ[16]	TYP["DIC"]
	IN[5,4,3,2,14,13,12,11,15,10,7,9,1]
	OUT[6]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F382	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
NSC!74F381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
NSC!74F379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!74F378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!74F377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!74F374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["F"];
NSC!74F373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
NSC!74F366	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F368	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F365	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
NSC!74F352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
NSC!74F350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
NSC!74F323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
NSC!74F299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
NSC!74F283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
NSC!74F280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
NSC!74F273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["F"];
NSC!74F258A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
NSC!74F257A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
NSC!74F253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
NSC!74F251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
NSC!74F245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["F"];
NSC!74F243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
NSC!74F244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
NSC!74F241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
NSC!74F240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
NSC!74F194	PQ[16]	TYP["DIC"]
	IN[2,3,4,5,6,7,11,9,10,1]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F192	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,5,4,11,14]
	OUT[3,2,6,7,12,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F193	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,5,4,11,14]
	OUT[3,2,6,7,12,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F190	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,14,4,5,11]
	OUT[3,2,6,7,13,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F191	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,14,4,5,11]
	OUT[3,2,6,7,13,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F182	PQ[16]	TYP["DIC"]
	IN[6,5,15,14,2,1,4,3,13]
	OUT[7,10,9,11,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F181	PQ[24]	TYP["DIC"]
	IN[2,23,21,19,1,22,20,18,7,8,6,5,4,3]
	OUT[9,10,11,13,16,14,17,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
NSC!74F175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
NSC!74F174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
NSC!74F169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
NSC!74F168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
NSC!74F164A	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
NSC!74F163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!74F161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!74F162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!74F160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!74F158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!74F157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!74F153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!74F151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
NSC!74F148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,9,7,6,14]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
NSC!74F138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
NSC!74F132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
NSC!74F125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
NSC!74F114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
NSC!74F113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
NSC!74F112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
NSC!74F109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
NSC!74F86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
NSC!74F74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
NSC!74F64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
NSC!74F51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
NSC!74F40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
NSC!74F38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
NSC!74F37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
NSC!74F32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
NSC!74F30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["F"];
NSC!74F27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["F"];
NSC!74F20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
NSC!74F14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
NSC!74F13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,13,12,10,9]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
NSC!74F11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
NSC!74F10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
NSC!74F08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
NSC!74F04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["F"];
NSC!74F02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
NSC!74F00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
NSC!54F657	PQ[24]	TYP["DIC"]
	IN[1,24,11,23,22,21,20,17,16,15,14]
	OUT[2,3,4,5,6,8,9,10,13,12]
	TRI[2,3,4,5,6,8,9,10,13,12]
	VCC[7]
	GND[19]
	TXT["OCTAL TRANSCEIVERS WITH 8-BIT PARITY GEN/CHK 3SO"]
	TEC["F"];
NSC!54F657_LCC	PQ[28]	TYP["DIC"]
	IN[2,28,13,27,26,25,24,20,19,18,17]
	OUT[3,4,5,6,7,10,11,12,16,14]
	TRI[3,4,5,6,7,10,11,12,16,14]
	VCC[9]
	GND[23]
	TXT["OCTAL TRANSCEIVERS WITH 8-BIT PARITY GEN/CHK 3SO"]
	TEC["F"];
NSC!54F623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
NSC!54F620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
NSC!54F574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
NSC!54F573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
NSC!54F569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
NSC!54F568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
NSC!54F564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
NSC!54F563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
NSC!54F544	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
NSC!54F544_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,16,13,17,26,25,24,23,21,20,19,18]
	OUT[4,5,6,7,9,10,11,12]
	TRI[4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
NSC!54F543	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
NSC!54F543_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,16,13,17,26,25,24,23,21,20,19,18]
	OUT[4,5,6,7,9,10,11,12]
	TRI[4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
NSC!54F541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
NSC!54F540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
NSC!54F534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
NSC!54F533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
NSC!54F521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
NSC!54F382	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
NSC!54F381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
NSC!54F379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!54F379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!54F378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!54F378_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!54F377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["F"];
NSC!54F374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
NSC!54F373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
NSC!54F353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
NSC!54F353_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
NSC!54F352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
NSC!54F352_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
NSC!54F350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
NSC!54F350_LCC	PQ[20]	TYP["DIC"]
	IN[17,13,12,9,8,7,5,4,3,2]
	OUT[14,15,18,19]
	TRI[14,15,18,19]
	VCC[20]
	GND[10]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
NSC!54F299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
NSC!54F283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
NSC!54F283_LCC	PQ[20]	TYP["DIC"]
	IN[7,4,18,15,8,3,19,14,9]
	OUT[5,2,17,13,12]
	VCC[20]
	GND[10]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
NSC!54F280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
NSC!54F280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
NSC!54F273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["F"];
NSC!54F258A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
NSC!54F258A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
NSC!54F257A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
NSC!54F257A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
NSC!54F253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
NSC!54F253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
NSC!54F251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
NSC!54F245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["F"];
NSC!54F243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
NSC!54F243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
NSC!54F244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
NSC!54F241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
NSC!54F240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
NSC!54F175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
NSC!54F175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
NSC!54F174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
NSC!54F174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
NSC!54F169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
NSC!54F169_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
NSC!54F168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
NSC!54F168_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
NSC!54F163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F163A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F161A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F162A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F160A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
NSC!54F158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!54F158A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!54F157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!54F157A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!54F153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!54F153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
NSC!54F151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
NSC!54F138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
NSC!54F138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
NSC!54F125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
NSC!54F114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
NSC!54F114_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
NSC!54F113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
NSC!54F113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
NSC!54F112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
NSC!54F112_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
NSC!54F109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
NSC!54F109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
NSC!54F86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
NSC!54F86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
NSC!54F74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
NSC!54F74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
NSC!54F64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
NSC!54F64_LCC	PQ[20]	TYP["DIC"]
	IN[2,16,18,19,3,4,6,8,9,13,14]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
NSC!54F51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
NSC!54F51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
NSC!54F40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
NSC!54F40_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
NSC!54F38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
NSC!54F38_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
NSC!54F37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
NSC!54F37_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
NSC!54F32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
NSC!54F32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
NSC!54F30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["F"];
NSC!54F30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["F"];
NSC!54F27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["F"];
NSC!54F27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["F"];
NSC!54F20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
NSC!54F20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
NSC!54F11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
NSC!54F11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
NSC!54F10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
NSC!54F10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
NSC!54F08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
NSC!54F08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
NSC!54F04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["F"];
NSC!54F04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["F"];
NSC!54F02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
NSC!54F02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
NSC!54F00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
NSC!54F00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
NSC!74FCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!74FCT533A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!74ACT845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ACT"];
NSC!74FCT845A	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["FCT"];
NSC!74FCT845B	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["FCT"];
NSC!74AC843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AC"];
NSC!74ACT843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ACT"];
NSC!74FCT843A	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["FCT"];
NSC!74FCT843B	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["FCT"];
NSC!74ACT841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ACT"];
NSC!74FCT841A	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["FCT"];
NSC!74FCT841B	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["FCT"];
NSC!74ACT825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ACT"];
NSC!74FCT825A	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["FCT"];
NSC!74FCT825B	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["FCT"];
NSC!74ACT823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ACT"];
NSC!74FCT823A	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["FCT"];
NSC!74FCT823B	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["FCT"];
NSC!74AC821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AC"];
NSC!74ACT821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ACT"];
NSC!74FCT821A	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["FCT"];
NSC!74FCT821B	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["FCT"];
NSC!74AC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
NSC!74AC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
NSC!74ACT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ACT"];
NSC!74FCT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["FCT"];
NSC!74FCT646A	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["FCT"];
NSC!74AC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
NSC!74ACT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
NSC!74FCT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!74FCT574A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!74ACT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
NSC!74FCT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!74FCT573A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!74ACT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
NSC!74FCT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!74FCT564A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!74ACT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
NSC!74FCT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!74AC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AC"];
NSC!74AC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AC"];
NSC!74ACT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ACT"];
NSC!74FCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!74FCT534A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!74AC520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["AC"];
NSC!74ACT520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ACT"];
NSC!74AC521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["AC"];
NSC!74ACT521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ACT"];
NSC!74FCT521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["FCT"];
NSC!74FCT521A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["FCT"];
NSC!74ACT399	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,5,11,12,14,13]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["ACT"];
NSC!74AC378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["AC"];
NSC!74AC377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["AC"];
NSC!74ACT377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["ACT"];
NSC!74FCT377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["FCT"];
NSC!74FCT377A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["FCT"];
NSC!74AC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
NSC!74ACT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
NSC!74FCT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!74FCT374A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!74AC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AC"];
NSC!74ACT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ACT"];
NSC!74FCT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!74FCT373A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!74ACT368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["ACT"];
NSC!74AC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["AC"];
NSC!74ACT323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ACT"];
NSC!74AC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AC"];
NSC!74ACT299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ACT"];
NSC!74AC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AC"];
NSC!74AC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["AC"];
NSC!74FCT273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["FCT"];
NSC!74FCT273A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["FCT"];
NSC!74AC258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
NSC!74ACT258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
NSC!74AC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
NSC!74ACT257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
NSC!74AC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
NSC!74ACT253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
NSC!74AC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
NSC!74ACT251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
NSC!74AC245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AC"];
NSC!74ACT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ACT"];
NSC!74FCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["FCT"];
NSC!74FCT245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["FCT"];
NSC!74AC244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
NSC!74ACT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
NSC!74FCT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!74FCT244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!74AC241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
NSC!74ACT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
NSC!74FCT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!74FCT241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!74AC240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
NSC!74ACT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
NSC!74FCT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!74FCT240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!74AC191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["AC"];
NSC!74AC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AC"];
NSC!74ACT175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ACT"];
NSC!74AC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["AC"];
NSC!74ACT174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ACT"];
NSC!74AC169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["AC"];
NSC!74ACT169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["ACT"];
NSC!74AC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
NSC!74ACT163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
NSC!74AC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
NSC!74ACT161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
NSC!74AC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!74ACT158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!74AC157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!74ACT157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!74AC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!74ACT153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!74AC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["AC"];
NSC!74ACT151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ACT"];
NSC!74AC139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
NSC!74ACT139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ACT"];
NSC!74AC138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
NSC!74ACT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
NSC!74FCT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["FCT"];
NSC!74FCT138A	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["FCT"];
NSC!74AC125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["AC"];
NSC!74ACT125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["ACT"];
NSC!74AC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
NSC!74ACT109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
NSC!74AC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AC"];
NSC!74AC74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["AC"];
NSC!74ACT74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ACT"];
NSC!74AC32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AC"];
NSC!74ACT32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ACT"];
NSC!74AC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AC"];
NSC!74AC14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["AC"];
NSC!74AC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["AC"];
NSC!74AC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
NSC!74ACT10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
NSC!74AC08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["AC"];
NSC!74ACT08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ACT"];
NSC!74AC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["AC"];
NSC!74ACT04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ACT"];
NSC!74AC02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AC"];
NSC!74ACT02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ACT"];
NSC!74AC00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
NSC!74ACT00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
NSC!54FCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!54FCT533A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!54AC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
NSC!54AC648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
NSC!54AC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
NSC!54ACT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ACT"];
NSC!54FCT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["FCT"];
NSC!54FCT646A	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["FCT"];
NSC!54AC646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
NSC!54ACT646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ACT"];
NSC!54FCT646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["FCT"];
NSC!54FCT646A_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["FCT"];
NSC!54AC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
NSC!54ACT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
NSC!54FCT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!54FCT574A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!54ACT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
NSC!54FCT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!54FCT573A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!54ACT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
NSC!54FCT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!54FCT564A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!54ACT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
NSC!54FCT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!54FCT563A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["FCT"];
NSC!54AC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AC"];
NSC!54FCT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["FCT"];
NSC!54AC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AC"];
NSC!54FCT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["FCT"];
NSC!54ACT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ACT"];
NSC!54FCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!54FCT534A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!54AC378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["AC"];
NSC!54AC378_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["AC"];
NSC!54AC377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["AC"];
NSC!54ACT377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["ACT"];
NSC!54FCT377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["FCT"];
NSC!54FCT377A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["FCT"];
NSC!54AC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
NSC!54ACT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
NSC!54FCT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!54FCT374A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["FCT"];
NSC!54AC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AC"];
NSC!54ACT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ACT"];
NSC!54FCT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!54FCT373A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["FCT"];
NSC!54ACT368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["ACT"];
NSC!54ACT368_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["ACT"];
NSC!54AC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["AC"];
NSC!54AC367_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["AC"];
NSC!54AC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AC"];
NSC!54ACT299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ACT"];
NSC!54AC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AC"];
NSC!54AC280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AC"];
NSC!54AC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["AC"];
NSC!54FCT273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["FCT"];
NSC!54FCT273A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["FCT"];
NSC!54AC258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
NSC!54ACT258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
NSC!54AC258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
NSC!54ACT258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
NSC!54AC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
NSC!54ACT257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
NSC!54AC257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
NSC!54ACT257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
NSC!54AC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
NSC!54ACT253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
NSC!54AC253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
NSC!54ACT253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
NSC!54AC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
NSC!54ACT251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
NSC!54AC251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
NSC!54ACT251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
NSC!54AC245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AC"];
NSC!54ACT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ACT"];
NSC!54FCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["FCT"];
NSC!54FCT245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["FCT"];
NSC!54AC244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
NSC!54ACT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
NSC!54FCT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!54FCT244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!54AC241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
NSC!54ACT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
NSC!54FCT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!54FCT241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!54AC240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
NSC!54ACT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
NSC!54FCT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!54FCT240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["FCT"];
NSC!54AC191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["AC"];
NSC!54AC191_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,18,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["AC"];
NSC!54AC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AC"];
NSC!54ACT175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ACT"];
NSC!54AC175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AC"];
NSC!54ACT175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ACT"];
NSC!54AC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["AC"];
NSC!54ACT174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ACT"];
NSC!54AC174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["AC"];
NSC!54ACT174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["ACT"];
NSC!54AC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
NSC!54ACT163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
NSC!54AC163_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
NSC!54ACT163_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
NSC!54AC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
NSC!54ACT161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
NSC!54AC161_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
NSC!54ACT161_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
NSC!54AC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["AC"];
NSC!54ACT151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["ACT"];
NSC!54AC139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
NSC!54ACT139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ACT"];
NSC!54AC139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
NSC!54ACT139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ACT"];
NSC!54AC138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
NSC!54ACT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
NSC!54FCT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["FCT"];
NSC!54FCT138A	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["FCT"];
NSC!54AC138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
NSC!54ACT138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
NSC!54FCT138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["FCT"];
NSC!54FCT138A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["FCT"];
NSC!54AC125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["AC"];
NSC!54ACT125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["ACT"];
NSC!54AC125_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["AC"];
NSC!54ACT125_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["ACT"];
NSC!54AC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
NSC!54ACT109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
NSC!54AC109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
NSC!54ACT109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
NSC!54AC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AC"];
NSC!54AC86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AC"];
NSC!54AC74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["AC"];
NSC!54ACT74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ACT"];
NSC!54AC74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["AC"];
NSC!54ACT74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["ACT"];
NSC!54AC32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AC"];
NSC!54ACT32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ACT"];
NSC!54AC32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AC"];
NSC!54ACT32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ACT"];
NSC!54AC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AC"];
NSC!54AC20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AC"];
NSC!54AC14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["AC"];
NSC!54AC14_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["AC"];
NSC!54AC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["AC"];
NSC!54AC11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["AC"];
NSC!54AC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
NSC!54ACT10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
NSC!54AC10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
NSC!54ACT10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
NSC!54AC08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["AC"];
NSC!54ACT08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ACT"];
NSC!54AC08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["AC"];
NSC!54ACT08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["ACT"];
NSC!54AC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["AC"];
NSC!54ACT04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ACT"];
NSC!54AC04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["AC"];
NSC!54ACT04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["ACT"];
NSC!54AC02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AC"];
NSC!54ACT02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ACT"];
NSC!54AC02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AC"];
NSC!54ACT02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ACT"];
NSC!54AC00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
NSC!54ACT00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
NSC!54AC00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
NSC!54ACT00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
NSC!DS36F95	PQ[8]	TYP["DIC"]
	IN[3,2,4]
	OUT[6,7,1]
	TRI[6,7,1]
	VCC[8]
	GND[5]
	TXT["DIFFERENTIAL BUS TRANSCEIVERS"]
	TEC["F"];
NSC!DS34F87	PQ[16]	TYP["DIC"]
	IN[4,1,7,12,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS"]
	TEC["F"];
NSC!DS34F86	PQ[16]	TYP["DIC"]
	IN[4,2,1,6,7,12,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT"]
	TEC["F"];
NSC!DS26LS32M	PQ[16]	TYP["DIC"]
	IN[4,12,2,1,6,7,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!DS26LS32AC	PQ[16]	TYP["DIC"]
	IN[4,12,2,1,6,7,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!DS26LS33C	PQ[16]	TYP["DIC"]
	IN[4,12,2,1,6,7,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!DS26LS33M	PQ[16]	TYP["DIC"]
	IN[4,12,2,1,6,7,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!DS26LS33AC	PQ[16]	TYP["DIC"]
	IN[4,12,2,1,6,7,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!DS26LS31C	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!DS26LS31M	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
NSC!MM54HC4066	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
NSC!MM74HC4053	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[12,13,2,1,5,3,14,15,4]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
NSC!MM54HC4053	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[12,13,2,1,5,3,14,15,4]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
NSC!MM74HC4052	PQ[16]	TYP["DIC"]
	IN[10,9,6]
	BI[12,14,15,11,1,5,2,4,13,3]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
NSC!MM54HC4052	PQ[16]	TYP["DIC"]
	IN[10,9,6]
	BI[12,14,15,11,1,5,2,4,13,3]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
NSC!MM74HC4051	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[13,14,15,12,1,5,2,4,3]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
NSC!MM54HC4051	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[13,14,15,12,1,5,2,4,3]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
NSC!MM54HC4016	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
NSC!MM74HC4016	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
NSC!MM74HC4066	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
NSC!LM78S40	PQ[16]	TYP["DIC"]
	IN[6,7,9,10,2]
	OUT[1,3,4,8]
	VCC[13]
	GND[11]
	TXT[""]
	TEC["S"];
INT!A28F010	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,22,24,31,1]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT[""]
	TEC["F"];
INT!A28F512	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,22,24,31,1]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT[""]
	TEC["F"];
INT!A28F256	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,22,24,31,1]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT[""]
	TEC["F"];
INT!28F010	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,22,24,31,1]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT[""]
	TEC["F"];
INT!28F512	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,22,24,31,1]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT[""]
	TEC["F"];
INT!28F256	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,22,24,31,1]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT[""]
	TEC["F"];
PHI!SCN8035HC6A44_44_	PQ[44]	TYP["DIC"]
	IN[5,2,43,3,4,6,7,8,28]
	OUT[9,11,10,13]
	BI[30,31,32,33,35,36,37,38,24,25,26,27,39,40,41,42,14,15,16,17,18,19,20,21]
	VCC[44]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8039HC6A44_44_	PQ[44]	TYP["DIC"]
	IN[5,2,43,3,4,6,7,8,28]
	OUT[9,11,10,13]
	BI[30,31,32,33,35,36,37,38,24,25,26,27,39,40,41,42,14,15,16,17,18,19,20,21]
	VCC[44]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8040HC6A44_44_	PQ[44]	TYP["DIC"]
	IN[5,2,43,3,4,6,7,8,28]
	OUT[9,11,10,13]
	BI[30,31,32,33,35,36,37,38,24,25,26,27,39,40,41,42,14,15,16,17,18,19,20,21]
	VCC[44]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8048HC6A44_44_	PQ[44]	TYP["DIC"]
	IN[5,2,43,3,4,6,7,8,28]
	OUT[9,11,10,13]
	BI[30,31,32,33,35,36,37,38,24,25,26,27,39,40,41,42,14,15,16,17,18,19,20,21]
	VCC[44]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8049HC6A44_44_	PQ[44]	TYP["DIC"]
	IN[5,2,43,3,4,6,7,8,28]
	OUT[9,11,10,13]
	BI[30,31,32,33,35,36,37,38,24,25,26,27,39,40,41,42,14,15,16,17,18,19,20,21]
	VCC[44]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8050HC6A44_44_	PQ[44]	TYP["DIC"]
	IN[5,2,43,3,4,6,7,8,28]
	OUT[9,11,10,13]
	BI[30,31,32,33,35,36,37,38,24,25,26,27,39,40,41,42,14,15,16,17,18,19,20,21]
	VCC[44]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8035HC6I40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8032HC6N40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8039HC6I40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8039HC6N40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8040HC6I40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8040HC6N40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8048HC6I40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8048HC6N40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8049HC6I40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8049HC6N40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8050HC6I40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!SCN8050HC6N40_40_	PQ[40]	TYP["DIC"]
	IN[4,2,3,8,10,7,1,39,25,6,5]
	OUT[9,11]
	BI[12,13,14,15,16,17,18,19,27,28,29,30,31,32,33,34,21,22,23,24,35,36,37,38]
	VCC[40]
	TXT["SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["HC"];
PHI!S87C751_1F24_24_	PQ[24]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[18,19,20,5,4,3,2,1,13,14,15,16,17,8,7,6,23,22,21]
	VCC[24]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C751_2F24_24_	PQ[24]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[18,19,20,5,4,3,2,1,13,14,15,16,17,8,7,6,23,22,21]
	VCC[24]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C751_4F24_24_	PQ[24]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[18,19,20,5,4,3,2,1,13,14,15,16,17,8,7,6,23,22,21]
	VCC[24]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C751_5F24_24_	PQ[24]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[18,19,20,5,4,3,2,1,13,14,15,16,17,8,7,6,23,22,21]
	VCC[24]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S83C752_6F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C752_1F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C752_2F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C752_3F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C752_4F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C752_5F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C752_6F28_28_	PQ[28]	TYP["DIC"]
	IN[9,11]
	OUT[10]
	BI[20,21,22,8,7,6,23,24,13,14,15,16,17,5,4,3,2,1,27,26,25]
	VCC[28]
	TXT["CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C652_4F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C652_5F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C652_7F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C652_8F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C654_1F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C654_2F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C654_4F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C654_5F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C654_7F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
PHI!S87C654_8F40_40_	PQ[40]	TYP["DIC"]
	IN[9,31,19]
	OUT[29,18]
	BI[10,12,13,14,15,39,38,37,36,35,34,33,32,1,2,3,4,5,6,7,8,21,22,23,24,25,26,27,28,30,11,16,17]
	VCC[40]
	TXT["CMOS SINGLE CHIP 8 BIT MICROCONTROLLER"]
	TEC["F"];
AMD!AM25S558DC_B_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558_BQA_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558DC_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558DCB_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558DM_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558PC_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558PCB_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25LS2517DC_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517DC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517DCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517DE_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517DM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517DM_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517DMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517PC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517PC_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517PCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517FM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517FM_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517FMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517LC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517LM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS2517LMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS14AFMB_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25LS14AFM_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25S557LC_44_	PQ[44]	TYP["DIC"]
	IN[1,2,3,4,5,7,8,9,10,12,13,14,15,16,18,19,20,21,22,23,44]
	OUT[24,25,26,27,29,30,31,32,34,35,36,37,38,40,41,42,43]
	VCC[11]
	GND[33]
	TXT["8 X 8 BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S557LM_44_	PQ[44]	TYP["DIC"]
	IN[1,2,3,4,5,7,8,9,10,12,13,14,15,16,18,19,20,21,22,23,44]
	OUT[24,25,26,27,29,30,31,32,34,35,36,37,38,40,41,42,43]
	VCC[11]
	GND[33]
	TXT["8 X 8 BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558LC_44_	PQ[44]	TYP["DIC"]
	IN[1,2,3,4,5,7,8,9,10,12,13,14,15,16,18,19,20,21,22,23,44]
	OUT[24,25,26,27,29,30,31,32,34,35,36,37,38,40,41,42,43]
	VCC[11]
	GND[33]
	TXT["8 X 8 BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S558LM_44_	PQ[44]	TYP["DIC"]
	IN[1,2,3,4,5,7,8,9,10,12,13,14,15,16,18,19,20,21,22,23,44]
	OUT[24,25,26,27,29,30,31,32,34,35,36,37,38,40,41,42,43]
	VCC[11]
	GND[33]
	TXT["8 X 8 BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25LS15DC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,6,7,9,11,12,14,15,16,17,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["QUAD SERIAL ADDER/SUBTRACTOR"]
	TEC["LS"];
AMD!AM25LS15DM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,6,7,9,11,12,14,15,16,17,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["QUAD SERIAL ADDER/SUBTRACTOR"]
	TEC["LS"];
AMD!AM25LS15PC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,6,7,9,11,12,14,15,16,17,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["QUAD SERIAL ADDER/SUBTRACTOR"]
	TEC["LS"];
AMD!AM25LS15FM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,6,7,9,11,12,14,15,16,17,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["QUAD SERIAL ADDER/SUBTRACTOR"]
	TEC["LS"];
AMD!AM25LS381DC_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381DC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381DCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381DE_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381DM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381DM_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381DMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381PC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381PC_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381PCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!SN74LS381JB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381FM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381FM_B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25LS381FMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!SN54LS381WB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["ARITHMATIC LOGIC UNIT/FUNCTION GENERATOR LOW-POWER SCHOTTKY INTERGRATED CIRCUIT"]
	TEC["LS"];
AMD!AM25S557DCB_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S557DC_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S557DM_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S557PC_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S557PCB_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,40]
	OUT[22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39]
	VCC[10]
	GND[30]
	TXT["EIGHT-BIT BY EIGHT-BIT COMBINATORIAL MULTIPLIER"]
	TEC["S"];
AMD!AM25S05DCB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05DC_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05DE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05DM_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05DMB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05PC_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05PCB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05FM_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25S05FMB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,16,17,18,19,20,21,22,23]
	OUT[8,9,10,11,13,14,15]
	VCC[24]
	GND[12]
	TXT["FOUR-BIT BY TWO-BIT TWO'S COMPLEMENT MULTIPLIER"]
	TEC["S"];
AMD!AM25LS14ADCB_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25LS14ADC_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25LS14ADE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25LS14ADM_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25LS14APC_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!AM25LS14APCB_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,7,9,10,11,12,13,14,15]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BIT SERIAL/PARRALLEL TWO'S COMPLEMENT MULTIPLIER"]
	TEC["LS"];
AMD!DM81LS95N_20_	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,18,16,14,12]
	OUT[3,5,7,9,17,15,13,11]
	TRI[3,5,7,9,17,15,13,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS WITH THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM26LS38DCB_24_	PQ[24]	TYP["DIC"]
	IN[13,3,5,7,9,11,14,23,2,1]
	OUT[4,6,8,10]
	TRI[4,6,8,10]
	BI[22,20,18,16,21,19,17,15]
	VCC[24]
	GND[12]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26LS38DC_24_	PQ[24]	TYP["DIC"]
	IN[13,3,5,7,9,11,14,23,2,1]
	OUT[4,6,8,10]
	TRI[4,6,8,10]
	BI[22,20,18,16,21,19,17,15]
	VCC[24]
	GND[12]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26LS38DM_24_	PQ[24]	TYP["DIC"]
	IN[13,3,5,7,9,11,14,23,2,1]
	OUT[4,6,8,10]
	TRI[4,6,8,10]
	BI[22,20,18,16,21,19,17,15]
	VCC[24]
	GND[12]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26LS38SC_24_	PQ[24]	TYP["DIC"]
	IN[13,3,5,7,9,11,14,23,2,1]
	OUT[4,6,8,10]
	TRI[4,6,8,10]
	BI[22,20,18,16,21,19,17,15]
	VCC[24]
	GND[12]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26LS38LCB_28_	PQ[28]	TYP["DIC"]
	IN[16,4,6,9,11,13,17,27,3,2]
	OUT[5,7,10,12]
	TRI[5,7,10,12]
	BI[26,24,21,19,25,23,20,18]
	VCC[28]
	GND[14]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26LS38LC_28_	PQ[28]	TYP["DIC"]
	IN[16,4,6,9,11,13,17,27,3,2]
	OUT[5,7,10,12]
	TRI[5,7,10,12]
	BI[26,24,21,19,25,23,20,18]
	VCC[28]
	GND[14]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26LS38LM_28_	PQ[28]	TYP["DIC"]
	IN[16,4,6,9,11,13,17,27,3,2]
	OUT[5,7,10,12]
	TRI[5,7,10,12]
	BI[26,24,21,19,25,23,20,18]
	VCC[28]
	GND[14]
	TXT["QUAD DIFFERENTIAL BACKPLANE TRANSCEIVER"]
	TEC["LS"];
AMD!AM26S10DCB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10DC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10_BEA_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10DM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10PCB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10PC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10_BFA_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10FM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S10SC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11SC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,13,12,11]
	OUT[2,7,15,9]
	VCC[16]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12ADCB_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12DCB_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12ADC_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12DC_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12ADM_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12DM_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12APCB_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12PCB_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12APC_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12PC_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12AFMB_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12AFM_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S12FM_16_	PQ[16]	TYP["DIC"]
	IN[2,5,11,14,7,9]
	OUT[1,4,12,15]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11DCB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11DC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11DMB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11DM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11PCB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11PC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM26S11FM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	BI[2,7,9,15]
	VCC[16]
	GND[1]
	TXT["QUAD BUS TRANSCEIVERS"]
	TEC["S"];
AMD!AM25LS2548DC_20_	PQ[20]	TYP["DIC"]
	TXT["CHIP SELECT ADDRESS DECODER WITH ACKNOWLEDGE"]
	TEC["LS"];
AMD!AM25LS2548DM_20_	PQ[20]	TYP["DIC"]
	TXT["CHIP SELECT ADDRESS DECODER WITH ACKNOWLEDGE"]
	TEC["LS"];
AMD!AM25LS2548PC_20_	PQ[20]	TYP["DIC"]
	TXT["CHIP SELECT ADDRESS DECODER WITH ACKNOWLEDGE"]
	TEC["LS"];
AMD!AM25LS2548FM_20_	PQ[20]	TYP["DIC"]
	TXT["CHIP SELECT ADDRESS DECODER WITH ACKNOWLEDGE"]
	TEC["LS"];
AMD!AM25LS2539DC_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2539DMB_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2539DM_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2539PC_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2539FMB_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2539FM_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2539LC_20_	PQ[20]	TYP["DIC"]
	TXT["DUAL ONE-OF-FOUR DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537DC_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537DMB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537DM_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537PC_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537FMB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537FM_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537LC_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2537LMB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-TEN DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2536DCB_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536DC_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536DMB_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536DM_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536PCB_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536PC_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536FMB_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536FM_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2536LC_20_	PQ[20]	TYP["DIC"]
	TXT["EIGHT-BIT DECODER WITH CONTROL STORAGE"]
	TEC["LS"];
AMD!AM25LS2538DCB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538DC_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538DMB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538DM_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538DE_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538PCB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538PC_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538FMB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538FM_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538LC_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2538LMB_20_	PQ[20]	TYP["DIC"]
	TXT["ONE-OF-EIGHT DECODER WITH THREE-STATE OUTPUTS AND POLARITY CONTROL "]
	TEC["LS"];
AMD!AM25LS2521DCB_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521DC_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521_BRA_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521DM_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521DE_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521PCB_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521PC_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521JC_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521_BSA_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521FM_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521LC_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2521LM_20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["EIGHT-BIT EQUAL-TO COMPARATOR"]
	TEC["LS"];
AMD!AM25LS2535DC_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS2535DM_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS2535DE_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS2535PC_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS2535FM_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS2535LC_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS2535LMB_20_	PQ[20]	TYP["DIC"]
	IN[1,19,18,17,14,13,12,11,2,3,8,7,16]
	OUT[15,4,6,5,9]
	TRI[15]
	VCC[20]
	GND[10]
	TXT["EIGHT-INPUT MULTIPLEXER WITH CONTROL REGISTER"]
	TEC["LS"];
AMD!AM25LS09DCB_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09DC_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09_BEA_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09DM_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09DE_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09PCB_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09PC_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09_BFA_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS399_BFA_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25LS09FM_16_	PQ[16]	TYP["DIC"]
	IN[9,3,4,6,5,11,12,14,13,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["LS"];
AMD!AM25S09DCB_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09DC_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09_BEA_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09DM_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09DE_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09PCB_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09PC_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09_BFA_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM25S09FM_16_	PQ[16]	TYP["DIC"]
	IN[3,6,11,14,4,5,12,13,9,1]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD TWO-INPUT, HIGH-SPEED REGISTER"]
	TEC["S"];
AMD!AM29LV800B100EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T100EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,16,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29F010_120_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120JCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120JIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120PCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120PIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_45JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70JCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70JIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70PCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70PIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90JCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90JIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90PCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90PIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 MEGABIT (131,072x 8-BIT) CMOS 5.0 VOLT_ONLY, SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A75EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A75FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A90EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A90FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A95EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A95FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,19,18,17,16,15,14,13,12,4,5,7,32,30,20,31]
	OUT[21,22,23,25,26,27,28,29]
	TRI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["256 KILOBIT(32,768 X 8-BIT) CMOS 12.0 VOLT,BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120JE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120JEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120PE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120PEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150C3PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150JE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150JEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150PE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150PEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_150PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200C3PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200JE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200JEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200PE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200PEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_200PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C3PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C4DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_75PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90C3PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_90PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C3PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95C4PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_95PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120JE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120JEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120PE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120PEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A120PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150JE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150JEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150PE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150PEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A150PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200JE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200JEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200PE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200PEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A200PI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A75JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A75LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A75PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A90JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A90LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A90PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A95JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A95LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256A95PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F256_120C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,31,24,22]
	OUT[13,14,15,17,18,19,20,21]
	TRI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["256 KILOBIT932,768X8-BIT)CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3LC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C3PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3LC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C3PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3LC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C3PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_250C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3LC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C3PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90C4PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3LC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C3PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4LI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95C4PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200DI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200JE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200JEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200JI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200PE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200PEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200PI_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A90DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A90JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A90PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A95DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A95JC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A95PC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS, 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200EE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200EEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200EI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A90EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A95EC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,4,5,7,10,11,12,13,14,15,16,17,18,19,20,30,31,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT CMOS 12 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B75SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T75SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,20,19,18,17,6,9]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["4-MEGABIT(524,288 X 8-BIT) CMOS 5.0 VOLT ONLY,SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_170C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_170C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_250_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90C4PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95C4PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A250_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A90DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A90JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A90LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A90PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A95DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A95JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A95LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A95PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,2,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_120FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_150FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_200FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_90FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010_95FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A120FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A150FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A200FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A90FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F010A95FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1-MEGABIT(131,072 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75EIB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75FIB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200FE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200FEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200FI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A75EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A75FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A90EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A90FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A95EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A95FC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200EE_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200EEB_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200EI_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A90EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A95EC_32_	PQ[32]	TYP["DIC"]
	IN[7,30,32,16,15,14,13,3,2,31,1,12,4,5,11,10,6,20,19,18,17]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_120FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_150FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_200FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_90FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020_95FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A120FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A150FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200FE_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200FEB_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A200FI_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A90FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F020A95FC_32_	PQ[32]	TYP["DIC"]
	IN[26,3,1,13,14,15,16,17,18,19,20,30,31,2,32,21,29,28,22,23,27]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["2 MEGABIT(262,144 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29LV800B100SC_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120SC_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120SE_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120SEB_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120SI_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150SC_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150SE_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150SEB_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150SI_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T100SC_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120SC_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120SE_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120SEB_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120SI_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150SC_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150SE_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150SEB_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150SI_44_	PQ[44]	TYP["DIC"]
	IN[11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,34,3,2,33,14,12,43,44]
	OUT[1]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29F400B120EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B75EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T75EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,17,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B75EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T75EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90EC_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90EE_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90EEB_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90EI_48_	PQ[48]	TYP["DIC"]
	IN[12,48,25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,11,26,28,47]
	OUT[15]
	BI[29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45]
	VCC[37]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29LV800B100FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B120FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800B150FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T100FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T120FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29LV800T150FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,33,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["8 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["LV"];
AMD!AM29F400B120SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B75SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T75SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90SC_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90SE_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90SEB_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90SI_44_	PQ[44]	TYP["DIC"]
	IN[44,34,11,10,9,8,7,6,5,4,42,41,40,39,38,37,36,35,3,43,12,14,33]
	OUT[2]
	BI[15,17,19,21,24,26,28,30,16,18,20,22,25,27,29,31]
	VCC[23]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B120FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B150FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B75FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400B90FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T120FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T150FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T75FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F400T90FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,32,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["4 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B120FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B150FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B75FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200B90FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T120FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T150FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T75FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90FC_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90FE_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90FEB_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F200T90FI_48_	PQ[48]	TYP["DIC"]
	IN[24,25,26,27,28,29,30,31,41,42,43,44,45,46,47,48,1,2,21,23,38,37]
	OUT[34]
	BI[20,18,16,14,11,9,7,5,19,17,15,13,10,8,6,4]
	VCC[12]
	TXT["2 MEGABIT SECTOR ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C4JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C4LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C4LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_120PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_150PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3_BUA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3_BXA_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_200PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75C3PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75JIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_75PIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C4LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C4LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C4LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_90PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3DC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3DCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3DE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3DEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3DI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3DIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C3PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C4LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C4LCB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C4LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C4LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C4LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95C4LIB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512_95PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A120PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A150PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200JE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200JEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200JI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200LE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200LEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200LI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200PE_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200PEB_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A200PI_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A75JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A75LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A75PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A90JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A90LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A90PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A95JC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A95LC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM28F512A95PC_32_	PQ[32]	TYP["DIC"]
	IN[31,22,24,8,7,6,5,27,26,23,25,4,28,29,3,12,11,10,9]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["512 KILOBIT(65,536 X 8-BIT) CMOS 12.0 VOLT, BULK ERASE FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_120PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_150PC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F040_90LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,30,1,22,24,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["4-MEGABIT(524,288X8-BIT) CMOS 5.0 VOLT-ONLY, SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120EE_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120EEB_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120EI_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_45EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55EI_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70EE_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70EEB_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70EI_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90EE_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90EEB_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90EI_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,5,11,10,7,30,32]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_120FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_45FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_55FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_70FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90FC_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90FE_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90FEB_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM29F010_90FI_32_	PQ[32]	TYP["DIC"]
	IN[1,2,3,13,14,15,16,17,18,19,20,21,22,23,26,28,29,30,31,32]
	BI[12,11,10,8,7,6,5,4]
	VCC[25]
	TXT["1 MEGABIT(131,072X8-BIT) CMOS 5.0 VOLT-ONLY,SECTOR ERASER FLASH MEMORY"]
	TEC["F"];
AMD!AM25LS2513DC_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM25LS2513_BRA_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM25LS2513DM_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM25LS2513PC_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM25LS2513_BSA_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM25LS2513FM_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM25LS2513_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,16,17,18,1,2,3,4,5]
	OUT[8,7,6,12,13,11,9,14]
	TRI[8,7,6,12,13,11,9,14]
	VCC[20]
	GND[10]
	TXT["PRIORITY INTERUPT EXPENDER"]
	TEC["LS"];
AMD!AM27LV020_150DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B200DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B200DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B200DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300_BXA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300DC_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300DE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300DEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B200LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B200LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300_BUA_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300LE_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300LEB_32_	PQ[32]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,10,11,12,22,23,24,25,26,27,28,29,30,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["2 MEGABIT CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_150JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_200JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_250JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020_300JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B200JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B250JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV020B300JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31,30]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["2 MEGABIT(262,144 X 8-BIT)  CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_120DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150DCB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150DI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150DIB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300_BXA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300DC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300DE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300DEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150LC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B150LI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300_BUA_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300LE_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300LEB_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150JI_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300JC_32_	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,22,24,29,3,2,31]
	BI[13,14,15,17,18,19,20,21]
	VCC[32]
	GND[16]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_150EI_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_200EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_250EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010_300EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B200EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B250EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM27LV010B300EC_32_	PQ[32]	TYP["DIC"]
	IN[20,19,18,17,16,15,14,13,3,2,31,1,12,4,30,32,5,11,10,7]
	BI[21,22,23,25,26,27,28,29]
	VCC[8]
	TXT["1 MEGABIT(131,072 X 8-BIT) CMOS EPROM"]
	TEC["LV"];
AMD!AM25LS2518LC_20_	PQ[20]	TYP["DIC"]
	IN[1,5,15,19,11,9]
	OUT[2,6,14,17,4,7,12,16]
	TRI[4,7,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD D REGISTER WITH STANDARD AND THREE STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518_B2A_20_	PQ[20]	TYP["DIC"]
	IN[1,5,15,19,11,9]
	OUT[2,6,14,17,4,7,12,16]
	TRI[4,7,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD D REGISTER WITH STANDARD AND THREE STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25S18_B2A_20_	PQ[20]	TYP["DIC"]
	IN[1,5,15,19,11,9]
	OUT[2,6,14,17,4,7,12,16]
	TRI[4,7,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD D REGISTER WITH STANDARD AND THREE STATE OUTPUTS"]
	TEC["S"];
AMD!AM25LS2520FM_24_	PQ[24]	TYP["DIC"]
	IN[3,4,7,8,11,1,23,15,16,19,20,22]
	OUT[2,5,6,9,14,17,18,21]
	TRI[2,5,6,9,14,17,18,21]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR,CLOCK ENABLE AND THREE STATE CONTROL"]
	TEC["LS"];
AMD!AM25LS2520LC_28_	PQ[28]	TYP["DIC"]
	IN[3,5,8,9,13,1,17,19,22,23,26,27]
	OUT[2,6,7,10,16,20,21,24]
	TRI[2,6,7,10,16,20,21,24]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR,CLOCK ENABLE AND THREE STATE CONTROL"]
	TEC["LS"];
AMD!AM25LS2520DC_22_	PQ[22]	TYP["DIC"]
	IN[3,4,7,8,10,1,21,13,14,17,18,20]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[22]
	GND[11]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR,CLOCK ENABLE AND THREE STATE CONTROL"]
	TEC["LS"];
AMD!AM25LS2520DM_22_	PQ[22]	TYP["DIC"]
	IN[3,4,7,8,10,1,21,13,14,17,18,20]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[22]
	GND[11]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR,CLOCK ENABLE AND THREE STATE CONTROL"]
	TEC["LS"];
AMD!AM25LS2520DE_22_	PQ[22]	TYP["DIC"]
	IN[3,4,7,8,10,1,21,13,14,17,18,20]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[22]
	GND[11]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR,CLOCK ENABLE AND THREE STATE CONTROL"]
	TEC["LS"];
AMD!AM25LS2520PC_22_	PQ[22]	TYP["DIC"]
	IN[3,4,7,8,10,1,21,13,14,17,18,20]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[22]
	GND[11]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR,CLOCK ENABLE AND THREE STATE CONTROL"]
	TEC["LS"];
AMD!AM25LS2519DC_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519_BRA_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519DM_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519PC_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519_BSA_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519FM_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519LC_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2519_B2A_20_	PQ[20]	TYP["DIC"]
	IN[1,4,13,16,7,8,9,19,18,17]
	OUT[3,6,11,14,2,5,12,15]
	TRI[3,6,11,14,2,5,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD REGISTER WITH DUAL THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25S07DCB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07DC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07DMB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07DM_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07DE_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07PCB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07PC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07FMB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S07FM_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM29LS18DC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18DC_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18DM_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18DM_B_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18DMB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18PC_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18FM_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18FM_B_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM29LS18FMB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[2,3,5,6,10,11,13,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
AMD!AM25LS07DCB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07DC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07DMB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07DM_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07DE_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07PCB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07PC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07FMB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS07FM_16_	PQ[16]	TYP["DIC"]
	IN[3,4,6,11,13,14,1,9]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS2518DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518DC_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518DM_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518DE_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518PC_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25S18DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S18DC_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S18_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S18DM_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S18PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S18PC_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25LS2518_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25LS2518FM_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["LS"];
AMD!AM25S18_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S18FM_16_	PQ[16]	TYP["DIC"]
	IN[1,4,12,15,7,9]
	OUT[3,6,10,13,2,5,11,14]
	TRI[3,6,10,13]
	VCC[16]
	GND[8]
	TXT["QUAD D REGISTER WITH SATNDARD AND THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25LS08DC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS08DMB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS08DM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS08PC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25S08DC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S08DMB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S08DM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S08PC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25LS08FMB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25LS08FM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["LS"];
AMD!AM25S08FMB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM25S08FM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,12,13,1,9]
	OUT[2,7,10,15,14,11,3,6]
	VCC[16]
	GND[8]
	TXT["HEX/QUAD PARALLEL D REGISTERS WITH REGISTOR ENABLE"]
	TEC["S"];
AMD!AM286LX12_S_216_	PQ[216]	TYP["DIC"]
	IN[205,29,30,31,32,33,20,19,18,16,17,10,35,47,8,6,4,48,21,22,46,50,134,137,187,197,198,201,202,203,211,212,215]
	OUT[70,69,68,67,66,65,64,63,62,61,60,59,58,55,54,53,52,51,73,74,75,76,77,80,83,84,85,86,87,37,26,13,9,7,5,1,2,24,25,36,42,43,45,49,119,120,123,124,125,126,129,130,131,132,133,188,191,192,193,195,196,199,200,204,208,214,216]
	BI[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,111,113,138,139,140,141,142,143,144,145,148,149,150,151,152,153,154,155,156,157,158,159,162,163,164,165,168,169,170,171,172,173,174,175,178,179,180,181,182,183,184,185,110,112,114,115,116,117,118,39,3,14,15,23,34,38,40,41,44,194,209,210,213,166,167]
	VCC[11,27,56,71,78,81,88,108,121,135,146,160,176,189,206,127]
	TXT["PC-AT MOTHERBOARD-ON-A-CHIP"]
	TEC["S"];
AMD!AM286LX16_S_216_	PQ[216]	TYP["DIC"]
	IN[205,29,30,31,32,33,20,19,18,16,17,10,35,47,8,6,4,48,21,22,46,50,134,137,187,197,198,201,202,203,211,212,215]
	OUT[70,69,68,67,66,65,64,63,62,61,60,59,58,55,54,53,52,51,73,74,75,76,77,80,83,84,85,86,87,37,26,13,9,7,5,1,2,24,25,36,42,43,45,49,119,120,123,124,125,126,129,130,131,132,133,188,191,192,193,195,196,199,200,204,208,214,216]
	BI[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,111,113,138,139,140,141,142,143,144,145,148,149,150,151,152,153,154,155,156,157,158,159,162,163,164,165,168,169,170,171,172,173,174,175,178,179,180,181,182,183,184,185,110,112,114,115,116,117,118,39,3,14,15,23,34,38,40,41,44,194,209,210,213,166,167]
	VCC[11,27,56,71,78,81,88,108,121,135,146,160,176,189,206,127]
	TXT["PC-AT MOTHERBOARD-ON-A-CHIP"]
	TEC["S"];
AMD!NG286ZX12_S_216_	PQ[216]	TYP["DIC"]
	IN[205,29,30,31,32,33,20,19,18,16,17,10,35,47,8,6,4,48,21,22,46,50,134,137,187,197,198,201,202,203,211,212,215]
	OUT[70,69,68,67,66,65,64,63,62,61,60,59,58,55,54,53,52,51,73,74,75,76,77,80,83,84,85,86,87,37,26,13,9,7,5,1,2,24,25,36,42,43,45,49,119,120,123,124,125,126,129,130,131,132,133,188,191,192,193,195,196,199,200,204,208,214,216]
	BI[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,111,113,138,139,140,141,142,143,144,145,148,149,150,151,152,153,154,155,156,157,158,159,162,163,164,165,168,169,170,171,172,173,174,175,178,179,180,181,182,183,184,185,110,112,114,115,116,117,118,39,3,14,15,23,34,38,40,41,44,194,209,210,213,166,167]
	VCC[11,27,56,71,78,81,88,108,121,135,146,160,176,189,206,127]
	TXT["PC-AT MOTHERBOARD-ON-A-CHIP"]
	TEC["S"];
AMD!NG286ZX16_S_216_	PQ[216]	TYP["DIC"]
	IN[205,29,30,31,32,33,20,19,18,16,17,10,35,47,8,6,4,48,21,22,46,50,134,137,187,197,198,201,202,203,211,212,215]
	OUT[70,69,68,67,66,65,64,63,62,61,60,59,58,55,54,53,52,51,73,74,75,76,77,80,83,84,85,86,87,37,26,13,9,7,5,1,2,24,25,36,42,43,45,49,119,120,123,124,125,126,129,130,131,132,133,188,191,192,193,195,196,199,200,204,208,214,216]
	BI[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,111,113,138,139,140,141,142,143,144,145,148,149,150,151,152,153,154,155,156,157,158,159,162,163,164,165,168,169,170,171,172,173,174,175,178,179,180,181,182,183,184,185,110,112,114,115,116,117,118,39,3,14,15,23,34,38,40,41,44,194,209,210,213,166,167]
	VCC[11,27,56,71,78,81,88,108,121,135,146,160,176,189,206,127]
	TXT["PC-AT MOTHERBOARD-ON-A-CHIP"]
	TEC["S"];
AMD!NG80386DX20F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DX20S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DX25F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DX25S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DX33F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DX33S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DX40F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DX40S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DXL20F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DXL20S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DXL25F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DXL25S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DXLV25F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DXLV25S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!NG80386DXLV33F_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["F"];
AMD!NG80386DXLV33S_132_	PQ[132]	TYP["DIC"]
	IN[45,46,47,52,53,54,24,26,28,29,30,50]
	OUT[67,68,69,70,71,72,74,75,76,77,78,79,81,82,84,86,87,88,89,93,94,95,96,97,98,100,101,102,103,104,8,27,31,32,33,38,40,41,42,43]
	BI[20,19,18,17,15,14,13,12,9,7,6,5,4,3,131,130,129,128,126,125,124,121,120,119,118,116,115,113,112,109,108,107]
	VCC[2,16,22,34,49,56,58,73,85,99,106,110,117,127,123]
	TXT["HIGH-PERFORMANCE 32-BIT MICROPROCESSOR"]
	TEC["S"];
AMD!A80286_16_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!N80286_10_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!N80286_12_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!N80286_8_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!N80L286_10_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!N80L286_12_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!N80L286_8_S_68_	PQ[68]	TYP["DIC"]
	IN[31,29,52,53,54,57,59,63]
	OUT[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,6,61,66,67,68]
	TRI[34,33,32,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,8,7,1,5,4,66,67,68]
	BI[36,38,40,42,44,46,48,50,37,39,41,43,45,47,49,51,64,65]
	VCC[30,62]
	TXT["HIGH-PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION"]
	TEC["S"];
AMD!NG80386SXLV20F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,29,30,33,34,36,37,38,40]
	OUT[18,31,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,43,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, LOW VOLTAGE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SXLV25F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,29,30,33,34,36,37,38,40]
	OUT[18,31,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,43,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, LOW VOLTAGE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SX16F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SX20F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SX25F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SX33F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SX40F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SXL16F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SXL20F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SXL25F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!NG80386SXL33F_100_	PQ[100]	TYP["DIC"]
	IN[15,4,6,28,33,34,36,37,38,40]
	OUT[18,51,52,53,54,55,56,58,59,60,61,62,64,65,66,70,72,73,74,75,76,79,80,3,16,17,19,23,24,25,26]
	BI[1,7,81,82,83,86,87,88,89,90,92,93,94,95,96,99,100]
	VCC[8,9,21,42,10,32,39,48,57,69,71,84,91,97]
	TXT["HIGH PERFORMANCE, 32-BIT MICROPROCESSOR WITH 16-BIT DATA BUS"]
	TEC["F"];
AMD!AM26S02DCB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02DC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02_BEA_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02DM_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02DE_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02PCB_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02PC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02_BFA_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02FM_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02FE_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!AM26S02SC_16_	PQ[16]	TYP["DIC"]
	IN[3,4,5,11,12,13]
	OUT[6,7,10,9]
	TXT["LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["S"];
AMD!93S48DCB_16_	PQ[16]	TYP["DIC"]
	IN[11,12,13,14,15,1,2,3,4,5,6,7]
	OUT[9,10]
	VCC[16]
	GND[8]
	TXT["12 INPUT PARITY CHECKER/GENERATOR"]
	TEC["S"];
AMD!93S48_BEA_16_	PQ[16]	TYP["DIC"]
	IN[11,12,13,14,15,1,2,3,4,5,6,7]
	OUT[9,10]
	VCC[16]
	GND[8]
	TXT["12 INPUT PARITY CHECKER/GENERATOR"]
	TEC["S"];
AMD!93S48PCB_16_	PQ[16]	TYP["DIC"]
	IN[11,12,13,14,15,1,2,3,4,5,6,7]
	OUT[9,10]
	VCC[16]
	GND[8]
	TXT["12 INPUT PARITY CHECKER/GENERATOR"]
	TEC["S"];
AMD!93S48_BFA_16_	PQ[16]	TYP["DIC"]
	IN[11,12,13,14,15,1,2,3,4,5,6,7]
	OUT[9,10]
	VCC[16]
	GND[8]
	TXT["12 INPUT PARITY CHECKER/GENERATOR"]
	TEC["S"];
AMD!N82S62NB_14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,10,11,12,13,5,8]
	OUT[6,9]
	TXT["NINE-INPUT PARITY CHECKER/GENERATOR"]
	TEC["S"];
AMD!N82S62N_14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,10,11,12,13,5,8]
	OUT[6,9]
	TXT["NINE-INPUT PARITY CHECKER/GENERATOR"]
	TEC["S"];
AMD!AM27S184APCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S184PCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S51ADC_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,20,21,22,23,24,25,26,27]
	OUT[11,12,13,15,16,17,18,19]
	TRI[11,12,13,15,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["N/A"]
	TEC["S"];
AMD!AM27S51APC_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,20,21,22,23,24,25,26,27]
	OUT[11,12,13,15,16,17,18,19]
	TRI[11,12,13,15,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["N/A"]
	TEC["S"];
AMD!AM27S51DC_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,20,21,22,23,24,25,26,27]
	OUT[11,12,13,15,16,17,18,19]
	TRI[11,12,13,15,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["N/A"]
	TEC["S"];
AMD!AM27S51PC_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,20,21,22,23,24,25,26,27]
	OUT[11,12,13,15,16,17,18,19]
	TRI[11,12,13,15,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["N/A"]
	TEC["S"];
AMD!AM27S49A_BKA_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	TXT["8192x8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SA_BKA_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	TXT["8192x8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S180A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[3,4,5,6,7,8,9,10,24,25,26,28,29,30]
	VCC[32]
	GND[16]
	TXT["8,192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S180A_BUC_32_	PQ[32]	TYP["DIC"]
	IN[3,4,5,6,7,8,9,10,24,25,26,28,29,30]
	VCC[32]
	GND[16]
	TXT["8,192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181ALC_32_	PQ[32]	TYP["DIC"]
	IN[3,4,5,6,7,8,9,10,24,25,26,28,29,30]
	VCC[32]
	GND[16]
	TXT["8,192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181ALCB_32_	PQ[32]	TYP["DIC"]
	IN[3,4,5,6,7,8,9,10,24,25,26,28,29,30]
	VCC[32]
	GND[16]
	TXT["8,192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181LC_32_	PQ[32]	TYP["DIC"]
	IN[3,4,5,6,7,8,9,10,24,25,26,28,29,30]
	VCC[32]
	GND[16]
	TXT["8,192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181LCB_32_	PQ[32]	TYP["DIC"]
	IN[3,4,5,6,7,8,9,10,24,25,26,28,29,30]
	VCC[32]
	GND[16]
	TXT["8,192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S180A_BKA_28_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8192-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29_BSA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,16,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["AM27S29/AM27S29A/1M27S29SA 4096-BIT(512 X 8)BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29A_BSA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,16,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["AM27S29/AM27S29A/1M27S29SA 4096-BIT(512 X 8)BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SA_BSA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,16,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["AM27S29/AM27S29A/1M27S29SA 4096-BIT(512 X 8)BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S20_BEA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	TXT["AM27S20/21 1024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S20A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	TXT["AM27S20/21 1024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S20ADCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	TXT["AM27S20/21 1024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S20APCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	TXT["AM27S20/21 1024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27LS18_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27S18_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S18A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S18_BFA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S18A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S18AFCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S18FCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	VCC[16]
	GND[9]
	TXT["LOW-POWER SCHOTTKY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!53S841AJ883B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!53S841J883B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27LS185_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["LS"];
AMD!AM27S185_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185A_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185ADC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185ADC_B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185ADCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185APC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185APCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185DC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185DC_B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185DCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185PC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185PCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27LS185FC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["LS"];
AMD!AM27LS185FCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["LS"];
AMD!AM27S184_BYC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S184A_BYC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S184AFCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S184FCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185AFC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185AFCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185FC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S185FCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["Am27S184/185/PS185 8,192-bit(2048 x4) Bipolar PROM"]
	TEC["S"];
AMD!AM27S49_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A45LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SA_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,24,25,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8192 X 8 GENERIC SERIES 1MOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27LS191A_BUC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27LS191ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27S190_BUC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S190A_BUC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191A_BUC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ALC_B_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191LC_B_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SA_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,24,25,26,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!53S441AL883B_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!53S441L883B_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33_B2A_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33ALC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33ALCB_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33LC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33LCB_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33AJC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33JC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,9,19,18,17,11]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["4,096-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S12_B2C_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S12A_B2C_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13_B2A_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13_B2C_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13A_B2C_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13ALC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13ALC_B_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13ALCB_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13LC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13LC_B_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13LCB_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	VCC[20]
	GND[10]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S75_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,10,23,22,13,9,11]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8192-BIT(2048 X 4)BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY                  "]
	TEC["S"];
AMD!AM27S75A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,10,23,22,13,9,11]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8192-BIT(2048 X 4)BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY                  "]
	TEC["S"];
AMD!AM27S75APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,10,23,22,13,9,11]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8192-BIT(2048 X 4)BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY                  "]
	TEC["S"];
AMD!AM27S184_BUC_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S184A_BUC_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185ALC_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185ALCB_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185LC_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185LCB_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S184_B3C_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S184A_B3C_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S184ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S184LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185LC_S_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S185LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[8,9,10,7,6,4,3,26,25,11,24,16]
	VCC[28]
	GND[14]
	TXT["8,192-BIT(2048 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S45_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SA_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SA_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45AJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45JC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SAJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S43_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43ALC_B_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43LC_B_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S43LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,24,25]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["32,768-BIT(4096 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S85ALC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,16,27,26,11,13,12,24]
	OUT[17]
	BI[22,20,19,18]
	VCC[28]
	GND[14]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTIC CAPABILITY            "]
	TEC["S"];
AMD!AM27S85ALCB_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,16,27,26,11,13,12,24]
	OUT[17]
	BI[22,20,19,18]
	VCC[28]
	GND[14]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTIC CAPABILITY            "]
	TEC["S"];
AMD!AM27S85LC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,16,27,26,11,13,12,24]
	OUT[17]
	BI[22,20,19,18]
	VCC[28]
	GND[14]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTIC CAPABILITY            "]
	TEC["S"];
AMD!AM27S85LCB_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,16,27,26,11,13,12,24]
	OUT[17]
	BI[22,20,19,18]
	VCC[28]
	GND[14]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTIC CAPABILITY            "]
	TEC["S"];
AMD!AM27S85_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S85PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,10,23,22,13,9,11,19]
	OUT[14]
	BI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["16,384-BIT REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY           "]
	TEC["S"];
AMD!AM27S35ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37AJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37JC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35AJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35JC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!53S3281AL883B_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!53S3281BL883B_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!53S3281L883B_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S43_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S43A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S43ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S43ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S43LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S43LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,23,24,27,26,22]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S49_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SA_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["8192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S180A_B3C_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S180ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,27,26,22,23,24]
	VCC[28]
	GND[14]
	TXT["8,192-BIT BIPOLAR PROM       "]
	TEC["S"];
AMD!AM27S181_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT (1024 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181A_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT (1024 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27LS191A_B3C_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27LS191ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27S191_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SA_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,26,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S23JC_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["2,048- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S28_BRA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S28PCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29_BRA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29A_BRA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29ADC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29ADC_B_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29ADCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29APC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29APC_B_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29APCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29DC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29DC_B_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29DCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29PC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29PC_B_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29PCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SA_BRA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SADC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SADCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SAPC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SAPCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29ALC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29ALC_B_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29ALCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29LC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29LC_B_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29LCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SA_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SALC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SALCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29AJC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29AJCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29JC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29JCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SAJC_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S29SAJCB_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S25ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,25,26,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["4096-BIT(512 X 8) BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,25,26,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["4096-BIT(512 X 8) BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,25,26,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["4096-BIT(512 X 8) BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,25,26,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["4096-BIT(512 X 8) BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,25,26,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["4096-BIT(512 X 8) BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,25,26,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["4096-BIT(512 X 8) BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S95_BXA_28_	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,2,24,11,23,13,15,1,27,26,25,12,22,21]
	OUT[16]
	BI[20,19,18,17]
	VCC[28]
	GND[14]
	TXT["32,768-BIT(8192 X 4) BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S95A_BXA_28_	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,2,24,11,23,13,15,1,27,26,25,12,22,21]
	OUT[16]
	BI[20,19,18,17]
	VCC[28]
	GND[14]
	TXT["32,768-BIT(8192 X 4) BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S95ADCB_28_	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,2,24,11,23,13,15,1,27,26,25,12,22,21]
	OUT[16]
	BI[20,19,18,17]
	VCC[28]
	GND[14]
	TXT["32,768-BIT(8192 X 4) BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S95APCB_28_	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,2,24,11,23,13,15,1,27,26,25,12,22,21]
	OUT[16]
	BI[20,19,18,17]
	VCC[28]
	GND[14]
	TXT["32,768-BIT(8192 X 4) BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S95DCB_28_	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,2,24,11,23,13,15,1,27,26,25,12,22,21]
	OUT[16]
	BI[20,19,18,17]
	VCC[28]
	GND[14]
	TXT["32,768-BIT(8192 X 4) BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S95PCB_28_	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,2,24,11,23,13,15,1,27,26,25,12,22,21]
	OUT[16]
	BI[20,19,18,17]
	VCC[28]
	GND[14]
	TXT["32,768-BIT(8192 X 4) BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S32_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S32A_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S32APCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!53S441AJ883B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!53S441J883B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33A_BVA_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33ADC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33ADC_B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33ADCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33APC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33APC_B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33APCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33DC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33DC_B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33DCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33PC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33PC_B_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33PCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33AFC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33AFCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33FC_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S33FCB_18_	PQ[18]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,17,16,15,8,10]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[18]
	GND[9]
	TXT["4096-BIT (1024 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!53S281AL883B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!53S281L883B_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23_B2A_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23ALC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23ALCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23LC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23LCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23AJC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23AJCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23JCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,17,18,19,15,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S25_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SA_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SA_B3C_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25AJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25JC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25SAJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,23,24,25,22,27,26]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	GND[14]
	TXT["4096-BIT BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS"]
	TEC["S"];
AMD!AM27S25_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25SA_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25SADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25SADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25SAPC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!AM27S25SAPCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,23,22,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4096-BIT(512 X 8)BIPOLAR REGISTERED PROM WITH PRESET AND CLEAR INPUTS          "]
	TEC["S"];
AMD!53S3281AJ883B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!53S3281BJ883B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!53S3281J883B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43A_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27S43PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,18,23,19,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 4096 X 8 PROM TIW PROM FAMILY           "]
	TEC["S"];
AMD!AM27LS291A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27LS291ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27LS291APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27S291_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291SA_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291SADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291SADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291SAPC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S291SAPCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S49_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ADC_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ADCB_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49APC_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49APCB_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49DC_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49DCB_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49PC_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49PCB_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SA_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SADC_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SADCB_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SAPC_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SAPCB_T_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A45DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49A45PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SA_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SAPC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S49SAPCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,19,18,20]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["8,192 X 8 GENERIC SERIES IMOX BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S281PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S180_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181A_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S181PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["8,192- BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S190_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	VCC[24]
	GND[12]
	TXT["16,384- BIT (2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S190A_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	VCC[24]
	GND[12]
	TXT["16,384- BIT (2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S55_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["32,768-BIT(4096 X 8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S55A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["32,768-BIT(4096 X 8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S55ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["32,768-BIT(4096 X 8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S55APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["32,768-BIT(4096 X 8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S55DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["32,768-BIT(4096 X 8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S55PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,23,22,21,20,19,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["32,768-BIT(4096 X 8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S21_BEA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21ADC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21ADCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21APC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21APC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21APCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21DC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21DC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21DCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21PC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21PCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1,024-BIT (256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S45_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SA_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SAPC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S45SAPCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SA_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SAPC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S47SAPCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,20,18,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["2048 X 8 HIGH PERFORMANCE REGISTERED PROM WITH ASYNCHRONOUS ENABLE"]
	TEC["S"];
AMD!AM27S18_B2C_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["LOW-POWER SCHOTTY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S18A_B2C_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["LOW-POWER SCHOTTY 256-BIT GENERIC SERIES BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S190_B3C_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S190A_B3C_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S190ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S190LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S191AJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S191JC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S191SAJC_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,25,22,23,27,26,24]
	VCC[28]
	GND[14]
	TXT["16,384-BIT(2048 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,24,25,28,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[23]
	TXT["(512 X 8) BIPOLAR PROM "]
	TEC["S"];
AMD!AM27S31A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,24,25,28,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[23]
	TXT["(512 X 8) BIPOLAR PROM "]
	TEC["S"];
AMD!AM27S31ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,24,25,28,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[23]
	TXT["(512 X 8) BIPOLAR PROM "]
	TEC["S"];
AMD!AM27S31ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,24,25,28,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[23]
	TXT["(512 X 8) BIPOLAR PROM "]
	TEC["S"];
AMD!AM27S31LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,24,25,28,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[23]
	TXT["(512 X 8) BIPOLAR PROM "]
	TEC["S"];
AMD!AM27S31LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,24,25,28,26]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[23]
	TXT["(512 X 8) BIPOLAR PROM "]
	TEC["S"];
AMD!AM27S45_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45SA_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45SALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S45SALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47SA_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47SALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S47SALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,30,29,28,26,25,24]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	TXT["16,384-BIT(2048 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLE INITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S41_BRA_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41A_BRA_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41ADC_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41ADC_B_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41ADCB_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41APC_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41APC_B_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41APCB_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41DC_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41DC_B_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41DCB_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41PC_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41PC_B_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S41PCB_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,17,16,15,1,19,18]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BITBIPOLAR PROM            "]
	TEC["S"];
AMD!53S081AJ883B_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27LS19_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19DC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19DC_B_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19DCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19PC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19PC_B_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19PCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27S19_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19ADC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19ADCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19APC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19APC_B_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19APCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19DC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19DC_B_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19DCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19PC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19PCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SA_BEA_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SADC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SADCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SAPC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SAPCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27LS19FC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19FCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27S19AFC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19AFCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19FC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19FCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SAFC_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SAFCB_16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14,15]
	OUT[1,2,3,4,5,6,7,9]
	TRI[1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S23_BSA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,17,18,19,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["2,048- BIT (256X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S23A_BSA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,17,18,19,16]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["2,048- BIT (256X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31A_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,19,23,20,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!63S281AJ_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!63S281AN_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!63S281J_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!63S281N_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23_BRA_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23A_BRA_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23ADC_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23ADCB_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23APC_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23APCB_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23DC_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23DCB_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23PC_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S23PCB_20_	PQ[20]	TYP["DIC"]
	IN[16,1,2,3,4,5,17,18,19,15]
	OUT[6,7,8,9,11,12,13,14]
	TRI[6,7,8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["HIGH PERFORMANCE 256 X 8 PROM TIW PROM FAMILY"]
	TEC["S"];
AMD!AM27S28_BSA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S28A_BSA_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S28_B2C_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S28A_B2C_20_	PQ[20]	TYP["DIC"]
	IN[15,1,2,3,4,5,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["4,096- BIT (512X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S27_BWA_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27_DMC_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27A_BWA_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27ADC_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27ADCB_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27DC_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27DC_B_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S27DCB_22_	PQ[22]	TYP["DIC"]
	IN[18,16,19,20,21,1,2,3,4,5,6,17]
	OUT[7,8,9,10,12,13,14,15]
	TRI[7,8,9,10,12,13,14,15]
	VCC[22]
	GND[11]
	TXT["4,096- BIT (512X8) BIPOLAR REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S35A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S35ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S35ALCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S35LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S35LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S37_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S37A_BUA_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S37ALC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S37LC_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27S37LCB_32_	PQ[32]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,26,24,25,30,29,28]
	OUT[12,13,14,17,19,20,21,22]
	TRI[12,13,14,17,19,20,21,22]
	VCC[32]
	GND[16]
	TXT["8,192-BIT (1024 X 8) BIPOLAR REGISTERED PROM WITH PROGRAMMABLEINITIALIZE INPUT"]
	TEC["S"];
AMD!AM27LS191A_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27LS191ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27LS191APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27S191_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191A_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SA_BJA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SAPC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SAPCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27LS191A_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["LS"];
AMD!AM27S191_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S191SA_BKA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,21,20,19,23,22,18]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S35_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35ADC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35APC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S35PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37ADC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37ADCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37APC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37DC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37DC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37DCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37PC_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37PC_B_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S37PCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,18,21,20,19,23,22]
	OUT[9,10,11,13,14,15,16,17]
	TRI[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["HIGH PERFORMANCE 1024X8 REGISTERED PROM"]
	TEC["S"];
AMD!AM27S31_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31A_B3A_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31ALC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31ALCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31LC_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S31LCB_S_28_	PQ[28]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,24,22,23,27,25]
	OUT[11,12,13,16,17,18,19,20]
	TRI[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["(512 X 8) BIPOLAR PROM"]
	TEC["S"];
AMD!53S081AL883B_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27LS19LC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19LC_B_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27LS19LCB_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["LS"];
AMD!AM27S19_B2A_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19ALC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19ALC_B_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19ALCB_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19LC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19LC_B_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19LCB_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SA_B2A_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SALC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SALCB_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19AJC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19JC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S19SAJC_20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18,19]
	OUT[2,3,4,5,7,8,9,12]
	TRI[2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["256-BIT(32X8) BIPOLAR PROM"]
	TEC["S"];
AMD!53S1641L883B_20_	PQ[20]	TYP["DIC"]
	IN[9,8,7,6,5,4,3,2,16,15,1,19,18,17]
	OUT[14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["16,384-BIT(2048X8) BIPOLAR PROM            "]
	TEC["S"];
AMD!AM27S13AFC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13AFCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13FC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13FCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S12_BFA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S12A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S12AFCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S12FCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,14,13]
	VCC[16]
	GND[8]
	TXT["2,048-BIT(512 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21_B2A_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21ALC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21ALCB_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21LC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21LC_B_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21LCB_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S21AJC_20_	PQ[20]	TYP["DIC"]
	IN[6,7,8,5,4,3,2,17,19,18]
	OUT[16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["1,024-BIT BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13_BEA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13ADC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13ADCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13APC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13APC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13APCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13DC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13DC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13DCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13PC_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13PC_B_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S13PCB_16_	PQ[16]	TYP["DIC"]
	IN[5,6,7,4,3,2,1,15,13,14]
	OUT[12,11,10,9]
	TRI[12,11,10,9]
	VCC[16]
	GND[8]
	TXT["1048-BIT(256 X 4) BIPOLAR PROM"]
	TEC["S"];
AMD!AM27S65_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,9,10,11,23,22,13,20,19,21]
	OUT[18,17,16,15,14]
	TRI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["4096-BIT(1024X4)BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S65A_BLA_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,9,10,11,23,22,13,20,19,21]
	OUT[18,17,16,15,14]
	TRI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["4096-BIT(1024X4)BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM27S65APCB_24_	PQ[24]	TYP["DIC"]
	IN[8,7,6,5,4,3,2,1,9,10,11,23,22,13,20,19,21]
	OUT[18,17,16,15,14]
	TRI[18,17,16,15]
	VCC[24]
	GND[12]
	TXT["4096-BIT(1024X4)BIPOLAR REGISTERED PROM WITH SSR DIAGNOSTICS CAPABILITY"]
	TEC["S"];
AMD!AM25LS23FM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23DC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23FMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23DCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23DE_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23DM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23DMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23PC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS23PCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS299_BSA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!AM25LS299_BRA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!AM25LS299DCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!AM25LS299PCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN54LS299_BRA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN54LS299JB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN74LS299JB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN74LS299N_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN74LS299NB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!AM25LS299JC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN54LS299_BSA_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!SN54LS299WB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,9,11,12,18,19]
	OUT[8,17]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SHIFT/STORAGE REGISTER"]
	TEC["LS"];
AMD!AM25LS22FM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22DC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22DCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22DM_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22DMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22DMS_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22PC_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22PCB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25LS22FMB_20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,8,9,11,17,18,19]
	OUT[12]
	BI[4,5,6,7,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-BIT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS CLEAR"]
	TEC["LS"];
AMD!AM25S10DCB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10DC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10_BEA_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10DM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10DE_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10PCB_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10PC_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,12,11]
	TRI[15,14,12,11]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10_BFA_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,11,12]
	TRI[15,14,11,12]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10FM_16_	PQ[16]	TYP["DIC"]
	IN[4,5,6,7,3,2,1,10,9,13]
	OUT[15,14,11,12]
	TRI[15,14,11,12]
	VCC[16]
	GND[8]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10LC_20_	PQ[20]	TYP["DIC"]
	IN[5,7,8,9,4,3,2,13,12,17]
	OUT[19,18,15,14]
	TRI[19,18,15,14]
	VCC[20]
	GND[10]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10_B2A_20_	PQ[20]	TYP["DIC"]
	IN[5,7,8,9,4,3,2,13,12,17]
	OUT[19,18,15,14]
	TRI[19,18,15,14]
	VCC[20]
	GND[10]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM25S10JC_20_	PQ[20]	TYP["DIC"]
	IN[5,7,8,9,4,3,2,13,12,17]
	OUT[19,18,15,14]
	TRI[19,18,15,14]
	VCC[20]
	GND[10]
	TXT["FOUR-BIT SHIFTER WITH THREE-STATE OUTPUTS"]
	TEC["S"];
AMD!AM27LS01_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS01DCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS01PCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1DC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1DC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1DCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1PC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1PC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1PCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00ADC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00ADCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00APC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00APC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00APCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00DC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00DC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00DCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00PC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00PC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00PCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1FC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1FCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00AFC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00AFCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00FC_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00FCB_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS01_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,1,3,4,7,9,10,11,5,14,15,12,13]
	OUT[6]
	TRI[6]
	VCC[16]
	GND[8]
	TXT["256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_B2C_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1_B2C_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1LC_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00_1LCB_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00ALC_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00ALCB_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00LC_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS00LCB_20_	PQ[20]	TYP["DIC"]
	IN[3,2,4,5,8,12,13,14,6,18,19,16,17]
	VCC[20]
	GND[10]
	TXT[" 256-BIT LOW-POWER SCHOTTKY BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS06_B2C_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27S06_B2C_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S06A_B2C_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_20_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_50_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_15DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_15DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_15PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_15PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_20_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_25DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_25DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_25PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_25PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_35DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_35DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_35PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_35PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_50_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02ADC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02ADCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02ADM_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02APC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02APC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02APCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02DC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02PC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27S02_20_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27S02A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27S03_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27S03_20_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27S03_50_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27S03A_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT INVERTING-OUTPUT BIPLOAR RAM"]
	TEC["S"];
AMD!AM27LS07_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_25DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_25DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_25PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_25PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_30_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_55DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_55DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_55PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_65_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07DC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07PC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27S07_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_15DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_15DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_15PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_15PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_20_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_25DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_25DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_25PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_25PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_35DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_35DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_35PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_35PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_50_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07ADC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07ADCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07APC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07APC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07APCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07DC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07PC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27LS07_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_30_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_65_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27S07_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_20_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07_50_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S07A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	OUT[5,7,9,11]
	TRI[5,7,9,11]
	VCC[16]
	GND[8]
	TXT["84-BIT LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27LS07_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT  LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_30_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT  LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS07_65_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	OUT[6,8,12,14]
	TRI[6,8,12,14]
	VCC[20]
	GND[10]
	TXT["64-BIT  LOW-POWER NONINVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_25DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_25DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_25PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_25PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_30_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27S03_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_15DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_15DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_15PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_15PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_20_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_25DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_25DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_25PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_25PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_35DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_35DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_35PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_35PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_50_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03A_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03ADC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03ADC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03ADCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03APC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03APC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03APCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03DC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03PC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27LS02_30_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_65_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_30_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27S02_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_20_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02_50_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S02A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_20_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03_50_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27S03A_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,2,3,4,6,10,12]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING OUTPUT BIPOLAR RAM"]
	TEC["S"];
AMD!AM27LS02_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_25DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_25DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_25PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_25PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_30_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_55DC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_55DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_55PC_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_55PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_65_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,15,14,13,4,6,10,12,2,3]
	VCC[16]
	GND[8]
	TXT["64-BIT LOW-POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_30_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS02_65_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM27LS03_30_B2A_20_	PQ[20]	TYP["DIC"]
	IN[2,17,18,19,5,7,13,16,3,4]
	VCC[20]
	GND[10]
	TXT["64-BIT LOW POWER INVERTING-OUTPUT BIPOLAR RAM"]
	TEC["LS"];
AMD!AM26LS32_BEA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32B_BEA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BDC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BDC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BDCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BDE_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BDM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32DC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32DC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32DCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32DE_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32DM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32DMS_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33_BEA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33DC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33DC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33DCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33DE_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33DM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32APC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BPC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BPC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BPCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32PC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32PC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32PCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33PC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33PC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33PCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32_BFA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32B_BFA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32FM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32FMS_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33_BFA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33FM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34_BEA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34DC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34DC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34DCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34DM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34PC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34PC_B_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34PCB_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34_BFA_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34FM_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34SC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BSC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32SC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32SCTR_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33SC_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33SCTR_16_	PQ[16]	TYP["DIC"]
	IN[4,2,1,14,15,6,7,10,9,12]
	OUT[3,13,5,11]
	TRI[3,13,5,11]
	VCC[16]
	GND[8]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS31_BEA_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31DC_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31DC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31DCB_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31DE_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31DM_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31DMS_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31PC_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31PC_B_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31PCB_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31SC_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31SCTR_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31_BFA_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31FM_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31FMS_16_	PQ[16]	TYP["DIC"]
	IN[1,7,9,15,4,12]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS29_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DC_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DCB_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DE_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DM_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DM_B_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29DMB_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29PC_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29PC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29PCB_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29FM_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29SC_16_	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,16,13,12,9,4]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Quad Three-State Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30_BEA_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30DC_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30DC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30DCB_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30DE_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30DM_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30PC_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30PC_B_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30PCB_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30_BFA_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30FM_16_	PQ[16]	TYP["DIC"]
	IN[2,7,16,13,12,9,4,3,6]
	OUT[15,14,11,10]
	TRI[15,14,11,10]
	VCC[1]
	GND[5]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS32_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32_B2C_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32B_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32B_B2C_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32LC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33_B2C_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33LC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34_B2A_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34LC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32BJC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32JC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS32JCTR_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33JC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS33JCTR_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34JC_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS34JCTR_20_	PQ[20]	TYP["DIC"]
	IN[15,5,3,2,18,19,8,9,13,12]
	OUT[4,17,7,14]
	TRI[4,17,7,14]
	VCC[20]
	GND[10]
	TXT["Quad Differential Line Receivers"]
	TEC["LS"];
AMD!AM26LS29JC_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Quad Three-State Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29_B2A_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Quad Three-State Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29LC_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Quad Three-State Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS29JCTR_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Quad Three-State Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30_B2A_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Dual Differential RS-442 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30_B2C_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Dual Differential RS-442 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30LC_20_	PQ[20]	TYP["DIC"]
	IN[5,3,4,8,9,20,17,15,12]
	OUT[19,18,14,13]
	TRI[19,18,14,13]
	VCC[2]
	GND[7]
	TXT["Dual Differential RS-442 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS31_B2A_20_	PQ[20]	TYP["DIC"]
	IN[3,2,19,9,13,12,15,5]
	OUT[4,8,7,14,18,17]
	TRI[4,8,7,14,18,17]
	VCC[20]
	GND[10]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31_B2C_20_	PQ[20]	TYP["DIC"]
	IN[3,2,19,9,13,12,15,5]
	OUT[4,8,7,14,18,17]
	TRI[4,8,7,14,18,17]
	VCC[20]
	GND[10]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31_LMC_20_	PQ[20]	TYP["DIC"]
	IN[3,2,19,9,13,12,15,5]
	OUT[4,8,7,14,18,17]
	TRI[4,8,7,14,18,17]
	VCC[20]
	GND[10]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31LC_20_	PQ[20]	TYP["DIC"]
	IN[3,2,19,9,13,12,15,5]
	OUT[4,8,7,14,18,17]
	TRI[4,8,7,14,18,17]
	VCC[20]
	GND[10]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31JC_20_	PQ[20]	TYP["DIC"]
	IN[3,2,19,9,13,12,15,5]
	OUT[4,8,7,14,18,17]
	TRI[4,8,7,14,18,17]
	VCC[20]
	GND[10]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS31JCTR_20_	PQ[20]	TYP["DIC"]
	IN[3,2,19,9,13,12,15,5]
	OUT[4,8,7,14,18,17]
	TRI[4,8,7,14,18,17]
	VCC[20]
	GND[10]
	TXT["Quad High Speed Differential Line Driver"]
	TEC["LS"];
AMD!AM26LS30JC_20_	PQ[20]	TYP["DIC"]
	IN[2,3,7,8,19,16,14,11,4]
	OUT[18,17,13,12]
	TRI[18,17,13,12]
	VCC[1]
	GND[6]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!AM26LS30JCTR_20_	PQ[20]	TYP["DIC"]
	IN[2,3,7,8,19,16,14,11,4]
	OUT[18,17,13,12]
	TRI[18,17,13,12]
	VCC[1]
	GND[6]
	TXT["Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver"]
	TEC["LS"];
AMD!M5LV192_120_10YC_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_10YI_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_12YC_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_12YI_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_15YC_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_15YI_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_20YI_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
AMD!M5LV192_120_7YC_160_	PQ[160]	TYP["DIC"]
	IN[19,22,99,102]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,43,44,45,46,47,48,49,50,53,54,55,56,57,58,63,64,65,66,67,68,71,72,73,74,75,76,77,78,82,83,84,85,86,91,92,93,94,95,96,97,98,103,104,105,106,107,108,109,110,112,113,114,115,116,117,118,119,123,124,125,126,127,128,129,130,133,134,135,136,137,138,143,144,145,146,147,148,151,152,153,154,155,156,157,158,87,88,89]
	VCC[20,42,52,59,62,69,79,100,122,132,139,149,159]
	GND[10]
	TXT["THE MACH 5 VALUE PLUS TM FAMILY "]
	TEC["LV"];
TI!SN74LVC138ADBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC138DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC137DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC138AD_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC138DW_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC137D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SNJ54LVC138AW_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SNJ54LVC138AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LV138DB_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SN74LV138DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SN74ALS138AD_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN74LV138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SNJ54HC138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN54HC138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SNJ54LV138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SNJ54LV138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SNJ54LS155AW_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SNJ54LS155AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SN54LS155AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SN74LS155AN_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SNJ54HCT138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN54HCT138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SNJ54HC42W_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["HC"];
TI!SNJ54LS42W_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["LS"];
TI!SNJ54HC42J_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["HC"];
TI!SN54HC42J_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["HC"];
TI!SN74HC42N_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["HC"];
TI!SNJ54LS42J_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["LS"];
TI!SN54LS42J_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["LS"];
TI!SN74LS42N_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["LS"];
TI!SNJ54HC259W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SN54HC259W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SNJ54HC259J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SN54HC259J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SN74HC259N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SN74HCT139DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SNJ54HC139W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN54HC139W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SNJ54HCT139W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN74LS137D3_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SN74LS137D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SNJ54LS137W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SNJ54ALS137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN54ALS137AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN54ALS137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN74ALS137AN_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN74ALS137N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN74AS137N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["AS"];
TI!SNJ54HC137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SN54HC137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SN74HC137N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SN54HCT137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["HCT"];
TI!SNJ54LS137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SN54LS137J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SN74LS137N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SNJ54AHCT139W_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74AHC139DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SN74AHCT139DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74AHC139D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SN74AHCT139D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74ALS139D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN74HC139D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN74HCT139D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN74LS139AD_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SNJ54AHC139W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SNJ54LS139AW_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SNJ54AHC139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SN74AHC139N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SNJ54AHCT139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74AHCT139N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SNJ54ALS139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN54ALS139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN74ALS139N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SNJ54HC139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN54HC139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN74HC139N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SNJ54HCT139J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN74HCT139N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SNJ54LS139AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SN54LS139AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SN74LS139AN_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SN74AHC138DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHC"];
TI!SN74AHCT138DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHCT"];
TI!SN74AHC138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHC"];
TI!SN74AHCT138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHCT"];
TI!SN74ALS138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SN74AS138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AS"];
TI!SN74F138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["F"];
TI!SN74HC138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HC"];
TI!SN74HCT138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HCT"];
TI!SN74LS138D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["LS"];
TI!SNJ54AHC138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHC"];
TI!SNJ54AHCT138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHCT"];
TI!SNJ54LS138W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["LS"];
TI!SNJ54AHC138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHC"];
TI!SN74AHC138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHC"];
TI!SNJ54ALS138AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SNJ54ALS138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SN54ALS138AJ_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SN54ALS138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SN74ALS138AN_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SN74ALS138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["ALS"];
TI!SNJ54AS138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AS"];
TI!SN54AS138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AS"];
TI!SN74AS138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AS"];
TI!SNJ54F138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["F"];
TI!SN54F138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["F"];
TI!SN74F138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["F"];
TI!SNJ54HC138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HC"];
TI!SN54HC138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HC"];
TI!SN74HC138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HC"];
TI!SNJ54HCT138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HCT"];
TI!SN54HCT138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HCT"];
TI!SN74HCT138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["HCT"];
TI!SNJ54LS138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["LS"];
TI!SN54LS138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["LS"];
TI!SN74LS138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["LS"];
TI!74AC11138D_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["AC"];
TI!SNJ54AC11138J_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["AC"];
TI!54AC11138J_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["AC"];
TI!74AC11138N_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["AC"];
TI!SNJ54ACT11138J_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["ACT"];
TI!54ACT11138J_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["ACT"];
TI!SN74LVC139DBLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoder/Demultiplexer"]
	TEC["LVC"];
TI!SN74LVC139D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoder/Demultiplexer"]
	TEC["LVC"];
TI!SN74HC4514NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["4-Line to 16-Line Decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SN74HC154NT_24_	PQ[24]	TYP["DIC"]
	IN[18,19,20,21,22,23]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-Line to 16-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SNJ54LS156W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74ALS156N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SNJ54LS156J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["LS"];
TI!SN54LS156J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74LS156N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["LS"];
TI!74AC11239N_16_	PQ[16]	TYP["DIC"]
	IN[13,14,15,9,10,11]
	OUT[1,2,3,16,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["Dual 2-to-4 Line Decoder/Demultiplexer,Active-High"]
	TEC["AC"];
TI!74AC11139D_16_	PQ[16]	TYP["DIC"]
	IN[13,14,15,9,10,11]
	OUT[1,2,3,16,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["Dual 2-to-4 Line Decoder/Demultiplexer;Active-Low"]
	TEC["AC"];
TI!74AC11139N_16_	PQ[16]	TYP["DIC"]
	IN[13,14,15,9,10,11]
	OUT[1,2,3,16,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["Dual 2-to-4 Line Decoder/Demultiplexer;Active-Low"]
	TEC["AC"];
TI!SN74HC42D_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["HC"];
TI!SN74HC259PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SN74HC259D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SNJ54HC259FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SN54HC259FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-Bit Addressable Latches"]
	TEC["HC"];
TI!SNJ54LS42FK_20_	PQ[20]	TYP["DIC"]
	IN[15,17,18,19]
	OUT[2,3,4,5,7,8,9,12,13,14]
	VCC[20]
	GND[10]
	TXT["4-Line BCD to 10-Line Decimal Decoders"]
	TEC["LS"];
TI!SNJ54HC42FK_20_	PQ[20]	TYP["DIC"]
	IN[15,17,18,19]
	OUT[2,3,4,5,7,8,9,12,13,14]
	VCC[20]
	GND[10]
	TXT["4-Line to 10-Line Decoders(1 of 10)"]
	TEC["HC"];
TI!SN74HC139PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN74HCT139PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN74HC239N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,15,14,13]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!74AC11139PWLE_16_	PQ[16]	TYP["DIC"]
	IN[13,14,15,9,10,11]
	OUT[1,2,3,16,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["Dual 2-to-4 Line Decoder/Demultiplexer;Active-Low"]
	TEC["AC"];
TI!SN74HC138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN74LVC139PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoder/Demultiplexer"]
	TEC["LVC"];
TI!74AC11239D_16_	PQ[16]	TYP["DIC"]
	IN[13,14,15,9,10,11]
	OUT[1,2,3,16,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["Dual 2-to-4 Line Decoder/Demultiplexer,Active-High"]
	TEC["AC"];
TI!SN54HCT237J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["HCT"];
TI!SN74ALS137AD_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN74LS155AD_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SN74AHC138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHC"];
TI!SN74AHCT138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/demultiplexers"]
	TEC["AHCT"];
TI!SNJ54HC238J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN74AS137D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line decoders/Demultiplexers with Address Latches"]
	TEC["AS"];
TI!SN74ALS156D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SN74LS156D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	VCC[16]
	GND[8]
	TXT["Decoder/demultiplexer with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74AS131AN_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoder/Demultiplexer with Address Registers"]
	TEC["AS"];
TI!SN74ALS137D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SNJ54AHCT138J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74AHCT138N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74AHC139PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SN74AHCT139PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SN74LVC138APWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SN74LVC137PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SNJ54HC237J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SN74LV138PW_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SN74LV138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SN74AS131AD_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoder/Demultiplexer with Address Registers"]
	TEC["AS"];
TI!SN74HCT138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6]
	OUT[7,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!54AC11238J_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["AC"];
TI!74AC11138PWLE_16_	PQ[16]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[1,2,3,5,6,7,8,16]
	VCC[12]
	GND[4]
	TXT["3-Line to 8-Line Decoder/Demultiplexer"]
	TEC["AC"];
TI!SNJ54ALS137FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN54ALS137AFK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SN54ALS137FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["ALS"];
TI!SNJ54HC137FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SNJ54LS137FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["LS"];
TI!SNJ54AHC138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SNJ54HC139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN54HC139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!54AC11138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AC"];
TI!SNJ54HC237FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!SN74ALS156FN_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoder/Demultiplexer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SNJ54ALS138AFK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SNJ54ALS138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN54ALS138AFK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN54ALS138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SNJ54AS138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AS"];
TI!SN54AS138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AS"];
TI!SNJ54HC238FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SNJ54HCT238FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SNJ54LV138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LV"];
TI!SNJ54LVC138AFK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LVC"];
TI!SNJ54AHCT138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SNJ54F138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["F"];
TI!SNJ54AHC139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHC"];
TI!SNJ54AHCT139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["AHCT"];
TI!SNJ54HCT139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SNJ54ALS139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SN54ALS139FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["ALS"];
TI!SNJ54LS139AFK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SNJ54LS156FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	VCC[20]
	GND[10]
	TXT["Dual 2-Line to 4-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!54AC11238FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["AC"];
TI!SNJ54LS138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["LS"];
TI!SNJ54HC138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN54HC138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SNJ54HCT138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN54HCT138FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8]
	OUT[9,12,13,14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["3-Line to 8-Line Decoders/Demultiplexers"]
	TEC["HCT"];
TI!SN74HC154DW_24_	PQ[24]	TYP["DIC"]
	IN[18,19,20,21,22,23]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-Line to 16-Line Decoders/Demultiplexers"]
	TEC["HC"];
TI!SN74HC4514DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["4-Line to 16-Line Decoders/Demultiplexers with Address Latches"]
	TEC["HC"];
TI!TSB12LV31IPZ__100_	PQ[100]	TYP["DIC"]
	IN[13,17,18,23,34,38,40,42,43,44,45,47,48,49,52,53,54,79,80,82,83,85,98,99]
	OUT[14,15,19,20,22,24,35,39,55,84,88,89,90,92,93,94,95,97]
	BI[2,3,4,5,7,8,9,10,27,28,29,30,32,33,57,58,59,60,63,64,65,67,68,69,70,72,73,74,77,78]
	VCC[6]
	GND[1]
	TXT["IEEE 1394-1995 General-Purpose Link-Layer Controller"]
	TEC["LV"];
TI!TSB12LV31PZ_100_	PQ[100]	TYP["DIC"]
	IN[13,17,18,23,34,38,40,42,43,44,45,47,48,49,52,53,54,79,80,82,83,85,98,99]
	OUT[14,15,19,20,22,24,35,39,55,84,88,89,90,92,93,94,95,97]
	BI[2,3,4,5,7,8,9,10,27,28,29,30,32,33,57,58,59,60,63,64,65,67,68,69,70,72,73,74,77,78]
	VCC[6]
	GND[1]
	TXT["IEEE 1394-1995 General-Purpose Link-Layer Controller"]
	TEC["LV"];
TI!TSB12LV21AIPGF__176_	PQ[176]	TYP["DIC"]
	IN[61,62,129,137,156,159,161,163,164]
	OUT[64,66,67,68,69,71,73,74,98,99,101,103,104,105,106,108,110,111,112,113,115,117,118,119,126,127,131,132,139,140,144,167]
	BI[3,4,5,7,9,10,11,13,15,16,17,18,20,22,23,24,25,27,30,32,34,36,37,38,39,41,43,44,47,48,50,52,53,54,55,57,58,59,76,77,78,80,81,82,83,85,87,88,90,91,92,94,96,97,122,123,124,125,133,134,142,143,146,147,148,149,151,152,153,154,169,170,171,173,174,176]
	GND[6,14,21,28,35,45,51,65,72,79,89,95,102,114,121,130,141,150,155,158,160,168,175]
	TXT["(PCILynx) IEEE 1394-1995 Bus To PCI Bus Interface"]
	TEC["LV"];
TI!TSB12LV21AMPGF_176_	PQ[176]	TYP["DIC"]
	IN[61,62,129,137,156,159,161,163,164]
	OUT[64,66,67,68,69,71,73,74,98,99,101,103,104,105,106,108,110,111,112,113,115,117,118,119,126,127,131,132,139,140,144,167]
	BI[3,4,5,7,9,10,11,13,15,16,17,18,20,22,23,24,25,27,30,32,34,36,37,38,39,41,43,44,47,48,50,52,53,54,55,57,58,59,76,77,78,80,81,82,83,85,87,88,90,91,92,94,96,97,122,123,124,125,133,134,142,143,146,147,148,149,151,152,153,154,169,170,171,173,174,176]
	GND[6,14,21,28,35,45,51,65,72,79,89,95,102,114,121,130,141,150,155,158,160,168,175]
	TXT["(PCILynx) IEEE 1394-1995 Bus To PCI Bus Interface"]
	TEC["LV"];
TI!TSB12LV21APGF_176_	PQ[176]	TYP["DIC"]
	IN[61,62,129,137,156,159,161,163,164]
	OUT[64,66,67,68,69,71,73,74,98,99,101,103,104,105,106,108,110,111,112,113,115,117,118,119,126,127,131,132,139,140,144,167]
	BI[3,4,5,7,9,10,11,13,15,16,17,18,20,22,23,24,25,27,30,32,34,36,37,38,39,41,43,44,47,48,50,52,53,54,55,57,58,59,76,77,78,80,81,82,83,85,87,88,90,91,92,94,96,97,122,123,124,125,133,134,142,143,146,147,148,149,151,152,153,154,169,170,171,173,174,176]
	GND[6,14,21,28,35,45,51,65,72,79,89,95,102,114,121,130,141,150,155,158,160,168,175]
	TXT["(PCILynx) IEEE 1394-1995 Bus To PCI Bus Interface"]
	TEC["LV"];
TI!TSB12LV01PZ__100_	PQ[100]	TYP["DIC"]
	IN[22,23,24,25,27,28,29,30,32,34,36,39,42,65,69,71,73,77]
	OUT[35,37,44,48,49,50,67,72,76]
	TRI[48,49,50]
	BI[2,3,4,5,7,8,9,10,12,13,14,15,17,18,19,20,52,53,54,55,57,58,59,60,62,63,82,83,84,85,87,88,89,90,92,93,94,95,97,98,99,100]
	VCC[6]
	GND[1]
	TXT["IEEE 1394-1995 High-Speed Serial-Bus Link-Layer Controller"]
	TEC["LV"];
TI!TSB11LV01PT__48_	PQ[48]	TYP["DIC"]
	IN[2,4,5,6,7,30,42,43,46]
	OUT[1,12,25]
	BI[3,8,9,10,11,16,33,34,35,36]
	TXT["3-V 1-Port IEEE 1394-1995 Cable Transceiver/Arbiter"]
	TEC["LV"];
TI!TSB41LV03PFP__80_	PQ[80]	TYP["DIC"]
	IN[1,18,19,23,24,25,26,27,31,32,33,78]
	OUT[2,17,46,53,59]
	BI[4,5,7,8,10,11,12,13,14,15,22,42,43,44,45,49,50,51,52,55,56,57,58]
	TXT["IEEE 1394-1995 Three Port Cable Transceiver/Arbiter"]
	TEC["LV"];
TI!TSB21LV03PM__64_	PQ[64]	TYP["DIC"]
	IN[1,2,3,7,21,22,23,28,29,30,62]
	OUT[9,31,46,47,48]
	BI[11,12,13,14,15,16,27,33,34,35,36,37,38,39,40,42,43,44,45,54]
	TXT["IEEE 1394-1995 Triple-Cable Transceiver/Arbiter"]
	TEC["LV"];
TI!TSB21LV03APM__64_	PQ[64]	TYP["DIC"]
	IN[1,2,3,7,21,22,23,28,29,30,62]
	OUT[9,31,46,47,48]
	BI[11,12,13,14,15,16,27,33,34,35,36,37,38,39,40,42,43,44,45,54]
	TXT["IEEE 1394-1995 Triple-Cable Transceiver/Arbiter"]
	TEC["LV"];
TI!TSB12LV22PZ__100_	PQ[100]	TYP["DIC"]
	IN[4,12,14,29,76,78,79,95]
	OUT[15,51,77,97]
	BI[2,3,5,8,10,18,19,21,22,23,25,26,27,28,31,32,33,34,36,37,38,40,41,43,44,45,47,48,49,52,53,54,56,57,58,59,61,62,64,65,66,67,68,69,71,72,73,74,81,82,84,85,86,88,89,90,92,93,98,99]
	VCC[9]
	GND[1]
	TXT["OHCI-Lynx PCI-Based IEEE 1394 Host Controller"]
	TEC["LV"];
TI!SN74LS181DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["LS"];
TI!SN74F283D__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["F"];
TI!SN74HC283D__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["HC"];
TI!SN74LS283D__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["LS"];
TI!SNJ54F283FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,7,8,9,14,15,18,19]
	OUT[2,5,12,13,17]
	VCC[20]
	GND[10]
	TXT["4-Bit Binary Full Adder"]
	TEC["F"];
TI!SNJ54LS283FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,7,8,9,14,15,18,19]
	OUT[2,5,12,13,17]
	VCC[20]
	GND[10]
	TXT["4-Bit Binary Full Adder"]
	TEC["LS"];
TI!SNJ54LS283W__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["LS"];
TI!SN54AS181BJW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SN74AS181AN__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SN74AS181BN__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SNJ54LS181J__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["LS"];
TI!SN54LS181J__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["LS"];
TI!SN74LS181N__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["LS"];
TI!SNJ54AS181BJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SN54AS181BJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SN74AS181BNT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SN74AS181ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	GND[12]
	TXT["4-Bit Arithmetic Logic Unit"]
	TEC["AS"];
TI!SNJ54F283J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["F"];
TI!SN54F283J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["F"];
TI!SN74F283N__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["F"];
TI!SN74HC283N__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["HC"];
TI!SNJ54LS283J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["LS"];
TI!SN54LS283J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["LS"];
TI!SN74LS283N__16_	PQ[16]	TYP["DIC"]
	IN[2,3,5,6,7,11,12,14,15]
	OUT[1,4,9,10,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Binary Full Adder"]
	TEC["LS"];
TI!SNJ54LS381AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN54LS381AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN74LS381AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN74LS381ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SNJ54AS181BFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,21,23,24,25,26,27]
	OUT[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["AS"];
TI!SN54AS181BFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,21,23,24,25,26,27]
	OUT[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["AS"];
TI!SNJ54LS181FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,21,23,24,25,26,27]
	OUT[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SNJ54LS83AW__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]
	OUT[2,6,9,14,15]
	VCC[5]
	GND[12]
	TXT["4-Bit Binary Full Adder with Fast Carry"]
	TEC["LS"];
TI!SNJ54LS83AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]
	OUT[2,6,9,14,15]
	VCC[5]
	GND[12]
	TXT["4-Bit Binary Full Adder with Fast Carry"]
	TEC["LS"];
TI!SN54LS83AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]
	OUT[2,6,9,14,15]
	VCC[5]
	GND[12]
	TXT["4-Bit Binary Full Adder with Fast Carry"]
	TEC["LS"];
TI!SNJ54AS882AFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,9,10,11,12,16,17,18,19,21,23,24,25]
	OUT[7,13,20,26]
	VCC[28]
	GND[14]
	TXT["32-Bit Look-Ahead Carry Generator"]
	TEC["AS"];
TI!SN74AS181BFN__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,21,23,24,25,26,27]
	OUT[11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["AS"];
TI!SNJ54AS882AJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,7,8,9,10,13,14,15,16,18,19,20,21]
	OUT[6,11,17,22]
	VCC[24]
	GND[12]
	TXT["32-Bit Look-Ahead Carry Generator"]
	TEC["AS"];
TI!SNJ54LS181W__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,18,19,20,21,22,23]
	OUT[9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SNJ54LS381AW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN54LS681J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,6,15,16,17,18]
	OUT[7,8,9]
	BI[5,11,12,13,14,19]
	VCC[20]
	GND[10]
	TXT["4-Bit Parallel Binary Accumulator"]
	TEC["LS"];
TI!SN74LS681N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,6,15,16,17,18]
	OUT[7,8,9]
	BI[5,11,12,13,14,19]
	VCC[20]
	GND[10]
	TXT["4-Bit Parallel Binary Accumulator"]
	TEC["LS"];
TI!SNJ54LS381AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN54LS385J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,5,6,7,8,11,13,14,15,16,17,18]
	OUT[2,9,12,19]
	VCC[20]
	GND[10]
	TXT["Quadruple Serial Adder/Subtractor"]
	TEC["LS"];
TI!SN74LS385N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,5,6,7,8,11,13,14,15,16,17,18]
	OUT[2,9,12,19]
	VCC[20]
	GND[10]
	TXT["Quadruple Serial Adder/Subtractor"]
	TEC["LS"];
TI!SNJ54LS382AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN54LS382AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN74LS382AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,15,16,17,18,19]
	OUT[8,9,11,12,13,14]
	VCC[20]
	GND[10]
	TXT["Arithmetic Logic Unit/Function Generator"]
	TEC["LS"];
TI!SN54LS183J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,11,12,13]
	OUT[5,6,8,10]
	VCC[14]
	GND[7]
	TXT["Dual Carry-Save Full Adder"]
	TEC["LS"];
TI!SN74LS243D_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN74LVT243D_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT243DB_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT243PW_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT639DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT639PW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74F242D_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["F"];
TI!SN74LS242D_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["LS"];
TI!SN74ALS653DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74ALS648DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74AS648DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["AS"];
TI!SN74HCT245NSLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SN74HC245NSLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SN74ALS638A1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74ALS638AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74AS638AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SN74LS638N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["LS"];
TI!SN74ALS641A1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ALS"];
TI!SN74ALS641ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ALS"];
TI!SN74AS641DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["AS"];
TI!SN74LS641DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["LS"];
TI!SN74ALS645A1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN74ALS645ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN74AS645DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["AS"];
TI!SN74HC645DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HC"];
TI!SN74HCT645DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HCT"];
TI!SN74LS645DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["LS"];
TI!SN74ALS639ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SN74AS639DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AS"];
TI!SN74LVT639DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74ALS638A1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74ALS638ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74AS638ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SN74AHC245DGV_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SN74AHCT245DGV_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SN74ALS651A1DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74AS651DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["AS"];
TI!SN74LS651DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["LS"];
TI!SN74BCT651DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["BCT"];
TI!SN74ABT651DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ABT"];
TI!SN74ABT651DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ABT"];
TI!SN74LVC646PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC646PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74ABT646APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT646PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74LVT646PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT646PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74LVC646DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC646DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74ABT646ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT646DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74LVT646DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT646DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74ABT640PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ABT"];
TI!SN74ALS640B1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74ALS640BDW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74HC640DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HC"];
TI!SN74HCT640DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HCT"];
TI!SN74LS640DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["LS"];
TI!SN74AS640DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SN74BCT640DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SN74ABT640DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ABT"];
TI!SN74ABT640DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT623PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74ALS623ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ALS"];
TI!SN74BCT623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SN74F623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["F"];
TI!SN74HC623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HC"];
TI!SN74HCT623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HCT"];
TI!SN74LS623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["LS"];
TI!SN74ABT623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74AS623DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["AS"];
TI!SN74LVC652DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC652DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVT652DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT652DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74ABT652ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT652DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74LS652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LS"];
TI!SN74HCT652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SN74LVC652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVT652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74AS652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SN74HC652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SN74ALS652A1DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS652ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74BCT652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74ABT652ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT652DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT623DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74ABT623DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74ALS620A1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ALS"];
TI!SN74ALS620ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ALS"];
TI!SN74BCT620ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["BCT"];
TI!SN74ABT620DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ABT"];
TI!SN74LVC652PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC652PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVT652PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT652PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN74ABT652APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54ALS653JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74ALS653NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SNJ54LS242W_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54LS243W_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54HC645W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HC"];
TI!SNJ54LS645W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["LS"];
TI!SNJ54HCT645W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HCT"];
TI!SNJ54LVT639FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74ALS639AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SN74AS639N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AS"];
TI!SNJ54LVT639J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LS639N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN74ABT620DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ABT"];
TI!SN74ABT620DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ABT"];
TI!SN74ABT245APW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74LVT245APW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245APWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245BPW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245PW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVC245APWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC245PW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVC"];
TI!SN74AHC245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SN74HCT245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SN74AHCT245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SN74LV245PW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SN74LV245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SN74HC245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SN74AC245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN74ACT245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SN74AHCT245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SN74HC245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SN74HCT245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SN74LV245DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SN74LV245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SN74AC245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN74ACT245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SN74AHC245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SN74BCT245DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SN74ABT245ADB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74LVT245ADB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245ADBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245BDB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVC245ADBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC245DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVC"];
TI!SN74ABT245ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74LVT245ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245BDW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN74LVC245ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVC"];
TI!SN74LVC245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVC"];
TI!SN74AHC245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SN74AHCT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SN74ALS245ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SN74AS245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AS"];
TI!SN74F245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["F"];
TI!SN74HC245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SN74HCT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SN74LS245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN74LV245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SN74BCT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SN64BCT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SN74AC245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN74ACT245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SN74ALS641A1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ALS"];
TI!SN74ALS641AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ALS"];
TI!SN74AS641N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["AS"];
TI!SN54LS641J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["LS"];
TI!SN74LS641N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["LS"];
TI!SNJ54ALS243AJ_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SNJ54LS243J_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN54LS243J_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN74LS243N_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54LVT243J_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54F242J_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["F"];
TI!SN74F242N_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["F"];
TI!SNJ54LS242J_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["LS"];
TI!SN54LS242J_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["LS"];
TI!SN74LS242N_14_	PQ[14]	TYP["DIC"]
	IN[1,13]
	BI[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Quad Bus Tranceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54HCT652W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SNJ54HC652W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SNJ54ABT652AW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN54BCT652W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74ALS646_1DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74AS646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SN74HC646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SN74HCT646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SN74LS646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LS"];
TI!SN74LVC646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVC"];
TI!SN74LVT646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN54BCT646W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74BCT646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74ABT646ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT646DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN54BCT640W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SNJ54HC640W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HC"];
TI!SNJ54ABT623AW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN54BCT623W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SNJ54HC623W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT623W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HCT"];
TI!SNJ54ABT623AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74ABT623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74ALS623AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ALS"];
TI!SN74AS623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["AS"];
TI!SNJ54BCT623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SN54BCT623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SN74BCT623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SNJ54F623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["F"];
TI!SN54F623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["F"];
TI!SN74F623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["F"];
TI!SNJ54HC623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HC"];
TI!SN54HC623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HC"];
TI!SN74HC623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT623J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HCT"];
TI!SN74HCT623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HCT"];
TI!SN74LS623N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["LS"];
TI!SNJ54BCT623FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SN54BCT623FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["BCT"];
TI!SNJ54F623FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["F"];
TI!SNJ54HC623FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT623FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["HCT"];
TI!SNJ54ABT623AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver 3-State Non-Inverting"]
	TEC["ABT"];
TI!SN74ALS620A1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ALS"];
TI!SN74ALS620AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ALS"];
TI!SN74LS620N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["LS"];
TI!SN54BCT620AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["BCT"];
TI!SNJ54BCT620AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["BCT"];
TI!SN74BCT620AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["BCT"];
TI!SNJ54ABT620J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ABT"];
TI!SN74ABT620N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ABT"];
TI!SNJ54ABT620FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["ABT"];
TI!SN54BCT620AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["BCT"];
TI!SNJ54BCT620AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver -3 State Inverting"]
	TEC["BCT"];
TI!SNJ54HC646W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SNJ54HCT646W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SNJ54ABT646AW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54LVT646W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN54LVT646W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SNJ54LVT652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN54LVT652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SNJ54HCT652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SN74HCT652NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SNJ54AS652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SN54AS652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SN74AS652NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SNJ54HC652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SN74HC652NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SNJ54ALS652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS652A1NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS652ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74LS652NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["LS"];
TI!SNJ54ABT652AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54ABT652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54BCT652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN54BCT652JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74BCT652NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74ABT652ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT652NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Tranceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ALS651A1NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74ALS651ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN54AS651JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["AS"];
TI!SNJ54AS651JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["AS"];
TI!SN74AS651NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["AS"];
TI!SN74HCT651NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["HCT"];
TI!SN74LS651NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["LS"];
TI!SNJ54ABT651JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ABT"];
TI!SN74BCT651NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["BCT"];
TI!SN74ABT651NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ABT"];
TI!SN54ALS648JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74ALS648NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["ALS"];
TI!SN74AS648NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["AS"];
TI!SN74LS648NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE, Inverting)"]
	TEC["LS"];
TI!SNJ54ALS645AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN54ALS645AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN74ALS645A1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN74ALS645AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SNJ54AS645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["AS"];
TI!SN54AS645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["AS"];
TI!SN74AS645N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["AS"];
TI!SNJ54HC645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HC"];
TI!SN54HC645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HC"];
TI!SN74HC645N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HC"];
TI!SNJ54HCT645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HCT"];
TI!SN74HCT645N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HCT"];
TI!SNJ54LS645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["LS"];
TI!SN54LS645J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["LS"];
TI!SN74LS645N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["LS"];
TI!SNJ54AS645FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["AS"];
TI!SN54AS645FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["AS"];
TI!SNJ54HC645FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HC"];
TI!SNJ54LS645FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["LS"];
TI!SNJ54HCT645FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["HCT"];
TI!SNJ54ALS645AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN54ALS645AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State Outputs (Non-Inverted)"]
	TEC["ALS"];
TI!SN54ALS640BJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SNJ54ALS640BJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74ALS640B1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN74ALS640BN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN54AS640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SNJ54AS640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SN74AS640N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SN54HC640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HC"];
TI!SNJ54HC640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HC"];
TI!SN74HC640N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HC"];
TI!SN74HCT640N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HCT"];
TI!SN54LS640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["LS"];
TI!SNJ54LS640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["LS"];
TI!SN74LS640N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["LS"];
TI!SNJ54ABT640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ABT"];
TI!SN74ABT640N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ABT"];
TI!SN54BCT640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SNJ54BCT640J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SN74BCT640N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SNJ54ABT640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ABT"];
TI!SN54AS640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SNJ54AS640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["AS"];
TI!SNJ54HC640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["HC"];
TI!SNJ54LS640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["LS"];
TI!SN54ALS640BFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SNJ54ALS640BFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["ALS"];
TI!SN54BCT640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SNJ54BCT640FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver (3-STATE) Inverting"]
	TEC["BCT"];
TI!SNJ54AC245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN54AC245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SNJ54ACT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SNJ54ABT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SNJ54LVT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54LVT245BW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN54LVT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54AHC245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SNJ54AHCT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SNJ54LS245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54HC245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SNJ54HCT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SNJ54LV245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SN54BCT245W_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SNJ54ABT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT245AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SNJ54LVT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54LVT245AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54LVT245BJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN54LVT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54ACT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SN74ACT245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SNJ54AHC245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SN74AHC245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SNJ54AHCT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SN74AHCT245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SNJ54ALS245AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SN54ALS245AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS245AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SNJ54AS245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AS"];
TI!SN74AS245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AS"];
TI!SNJ54F245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["F"];
TI!SN54F245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["F"];
TI!SN74F245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["F"];
TI!SNJ54HC245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SN54HC245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SN74HC245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SNJ54HCT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SN54HCT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SN74HCT245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SNJ54LS245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN54LS245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SN74LS245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54LV245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SNJ54BCT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SN54BCT245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SN74BCT245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SNJ54AC245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN54AC245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN74AC245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SNJ54ABT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ABT"];
TI!SNJ54LVT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54LVT245AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54LVT245BFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SN54LVT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LVT"];
TI!SNJ54AHC245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHC"];
TI!SNJ54AHCT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AHCT"];
TI!SNJ54ALS245AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SN54ALS245AFK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ALS"];
TI!SNJ54AS245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AS"];
TI!SNJ54F245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["F"];
TI!SNJ54LS245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LS"];
TI!SNJ54BCT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SN54BCT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["BCT"];
TI!SNJ54HC245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HC"];
TI!SNJ54HCT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["HCT"];
TI!SNJ54LV245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["LV"];
TI!SNJ54AC245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SN54AC245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["AC"];
TI!SNJ54ACT245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Low Voltage CMOS Octal Bus Transceiver (3-STATE)"]
	TEC["ACT"];
TI!SNJ54ABT646AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54ABT646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54BCT646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN54ABT646AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN54BCT646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74BCT646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["BCT"];
TI!SN74ABT646ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SN74ABT646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ABT"];
TI!SNJ54LVT646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN54LVT646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LVT"];
TI!SN54ALS646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS646_1NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SN74ALS646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["ALS"];
TI!SNJ54AS646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SN54AS646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SN74AS646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["AS"];
TI!SNJ54HC646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SN74HC646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HC"];
TI!SNJ54HCT646JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SN74HCT646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["HCT"];
TI!SN74LS646NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver/Register (3-STATE)"]
	TEC["LS"];
TI!SNJ55ALS160W_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN74ALS1645AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SNJ54ALS1245AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SN54ALS1245AJ_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SN74ALS1245AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SN74ALS1640AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SN74ALS1245ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SN74ALS1645ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!SN74ACT1284DW_20_	PQ[20]	TYP["DIC"]
	IN[7,8,9,10,11]
	OUT[12,13,14]
	TRI[12,13,14]
	BI[1,2,3,4,17,18,19,20]
	VCC[15]
	GND[5,6]
	TXT["7-Bit Bus Interface with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ55ALS160J_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS057FK_20_	PQ[20]	TYP["DIC"]
	IN[1,3,6,8,10,11,12,14,17,19]
	BI[2,4,7,9,13,15,18,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS057W_20_	PQ[20]	TYP["DIC"]
	IN[1,3,6,8,10,11,12,14,17,19]
	BI[2,4,7,9,13,15,18,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS057J_20_	PQ[20]	TYP["DIC"]
	IN[1,3,6,8,10,11,12,14,17,19]
	BI[2,4,7,9,13,15,18,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN75ALS057N_20_	PQ[20]	TYP["DIC"]
	IN[1,3,6,8,10,11,12,14,17,19]
	BI[2,4,7,9,13,15,18,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS056FK_20_	PQ[20]	TYP["DIC"]
	IN[10,11]
	BI[1,2,3,4,6,7,8,9,12,13,14,15,17,18,19,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS056W_20_	PQ[20]	TYP["DIC"]
	IN[10,11]
	BI[1,2,3,4,6,7,8,9,12,13,14,15,17,18,19,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS056J_20_	PQ[20]	TYP["DIC"]
	IN[10,11]
	BI[1,2,3,4,6,7,8,9,12,13,14,15,17,18,19,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN75ALS056N_20_	PQ[20]	TYP["DIC"]
	IN[10,11]
	BI[1,2,3,4,6,7,8,9,12,13,14,15,17,18,19,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN74GTL16616DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SNJ54GTL16616WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SN74GTL16612DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["18-Bit GTL/LVT Universal Bus Transceiver"]
	TEC["GTL"];
TI!SNJ54GTL16612WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["18-Bit GTL/LVT Universal Bus Transceivers"]
	TEC["GTL"];
TI!SNJ54BCT8245AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["BCT"];
TI!SNJ54ABT8245JT_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT8245JT_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["ABT"];
TI!SN74BCT8245ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["BCT"];
TI!SN74BCT8245NT_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["BCT"];
TI!SN74ABT8952DW_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,14,15,16,26,27,28]
	OUT[13]
	TRI[13]
	BI[4,5,6,8,9,10,11,12,17,18,19,20,22,23,24,25]
	VCC[21]
	GND[7]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT8952JT_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,14,15,16,26,27,28]
	OUT[13]
	TRI[13]
	BI[4,5,6,8,9,10,11,12,17,18,19,20,22,23,24,25]
	VCC[21]
	GND[7]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT8952JT_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,14,15,16,26,27,28]
	OUT[13]
	TRI[13]
	BI[4,5,6,8,9,10,11,12,17,18,19,20,22,23,24,25]
	VCC[21]
	GND[7]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT8652DW_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SNJ54ABT8652JT_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SN54ABT8652JT_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SNJ54ABT8652FK_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SN54ABT8652FK_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SN74ABT8646DW_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SNJ54ABT8646JT_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SNJ54ABT8646FK_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SN74ABT8543DW_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT8543JT_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT8543FK_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT853DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT853PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT853W_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT853JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT853JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT853NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT833DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT833JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT833JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT833NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN54BCT25245W_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54ABT25245JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT25245JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54BCT25245JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT25245NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN64BCT25245NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT25245NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT2245PWLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT2245DBLE_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT2245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74BCT2245DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54ABT2245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT2245FK_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT2245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT2245J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT2245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74F2245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["F"];
TI!SN74BCT2245N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74LVT182640DL_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Inverting Bus Transceivers"]
	TEC["LVT"];
TI!SN74LVT18640DL_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Inverting Bus Transceivers"]
	TEC["LVT"];
TI!SN74ABT18640DL_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Inverting Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT182640WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Inverting Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54ABT18640WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Inverting Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT18640WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Inverting Bus Transceivers"]
	TEC["LVT"];
TI!SN74ABT162460DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,10,14,15,19,20,21,23,24,26,27,28,29,30,31,54,55,56]
	BI[12,13,16,17,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["4-to-1 Multiplexed/Demultiplexed Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16460DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,10,14,15,19,20,21,23,24,26,27,28,29,30,31,54,55,56]
	BI[12,13,16,17,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["4-to-1 Multiplexed/Demultiplexed Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT162460WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,10,14,15,19,20,21,23,24,26,27,28,29,30,31,54,55,56]
	BI[12,13,16,17,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["4-to-1 Multiplexed/Demultiplexed Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT16460WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,10,14,15,19,20,21,23,24,26,27,28,29,30,31,54,55,56]
	BI[12,13,16,17,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["4-to-1 Multiplexed/Demultiplexed Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN75ALS165N_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceiver"]
	TEC["ALS"];
TI!SN75ALS164N_22_	PQ[22]	TYP["DIC"]
	IN[1,2,12]
	OUT[21]
	BI[3,4,5,6,7,8,9,10,13,14,15,16,17,18,19,20]
	VCC[22]
	GND[11]
	TXT["Octal General-Purpose Interface Bus Transceiver"]
	TEC["ALS"];
TI!SNJ55ALS161W_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS161J_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN75ALS161N_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN75ALS161DW_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN74LVC861PW_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC861PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC861DB_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC861DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ABT861DW_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC861DW_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74BCT544DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74LVC544ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC544DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SNJ54F544JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["F"];
TI!SNJ54BCT544JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT544NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74LVC544ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC544DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC544DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC4245DW_24_	PQ[24]	TYP["DIC"]
	IN[2,22]
	BI[3,4,5,6,7,8,9,10,14,15,16,17,18,19,20,21]
	GND[11,12,13]
	TXT["Octal Bus Transceiver with Adjustable Output Voltage and 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC4245DB_24_	PQ[24]	TYP["DIC"]
	IN[2,22]
	BI[3,4,5,6,7,8,9,10,14,15,16,17,18,19,20,21]
	GND[11,12,13]
	TXT["Octal Bus Transceiver with Adjustable Output Voltage and 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC4245DBLE_24_	PQ[24]	TYP["DIC"]
	IN[2,22]
	BI[3,4,5,6,7,8,9,10,14,15,16,17,18,19,20,21]
	GND[11,12,13]
	TXT["Octal Bus Transceiver with Adjustable Output Voltage and 3-State Outputs"]
	TEC["LVC"];
TI!SN74GTL16622DGGR_64_	PQ[64]	TYP["DIC"]
	IN[1,32,33,34,35,62,63,64]
	BI[2,4,5,8,10,11,13,14,16,17,19,20,22,23,25,28,29,31,36,38,39,41,42,43,45,46,48,49,51,52,54,55,56,58,59,61]
	VCC[7]
	GND[3,6]
	TXT["18-Bit LVTTL-to-GTL/GTL+ Transceivers"]
	TEC["GTL"];
TI!SN74GTL16922DGGR_64_	PQ[64]	TYP["DIC"]
	IN[1,32,33,34,35,62,63,64]
	BI[2,4,5,8,10,11,13,14,16,17,19,20,22,23,25,28,29,31,36,38,39,41,42,43,45,46,48,49,51,52,54,55,56,58,59,61]
	VCC[7]
	GND[3,6]
	TXT["18-Bit LVTTL-to-GTL/GTL+ Transceivers"]
	TEC["GTL"];
TI!SN74GTL16615DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SN74GTL16611DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SN74GTL16615DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SN74BCT29862BNT_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT29861BNT_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT29853NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN74BCT29834NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN74BCT29833NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN74BCT2953NT_24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	BI[1,2,3,4,5,6,7,8,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["BCT"];
TI!SN74LVC2952APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC2952PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC2952PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT2952PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVT2952PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVC2952ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC2952DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC2952DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ABT2952ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT2952DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT2952AW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT2952JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT2952JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT2952AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT2952AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT2952ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SN74BCT2952NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT25642NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25 Ohm Octal Bus Transceiver"]
	TEC["BCT"];
TI!SN74ALS654NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Registers with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS642A1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN74ALS642AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN54LS642J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["LS"];
TI!SN74LS642N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["LS"];
TI!SN74ALS621A1N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN74ALS621AN_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SNJ54F621J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["F"];
TI!SN54F621J_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["F"];
TI!SN74F621N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["F"];
TI!SN74LS621N_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["LS"];
TI!SN74ALS29854NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ALS"];
TI!SN74BCT29854NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN74ABT16245ADGV_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT162245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT162245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!74AC16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AHC16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74ALVC16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC164245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16245ADL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16245ADL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC16245DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16245ADL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT162245DGG_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT162245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT162245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!74AC16245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AHC16245DGG_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHC16245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT16245DGG_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74AHCT16245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74ALVC164245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16245ADGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16245DGG_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16245ADGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC16245DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16245ADGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Incident-Wave Switching Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT657AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT657JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT657JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74BCT657NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT657ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT657NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74F657NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["F"];
TI!SN74ABT657DB_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT543ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT543DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74F543DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["F"];
TI!SN74LVC543ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC543DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC543DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT543DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVT543DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74F543NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["F"];
TI!SNJ54BCT543JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN54BCT543JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT543NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54ABT543AJT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT543JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT543ANT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT543NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT543JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT543JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54BCT543W_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT543ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT543DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC543ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC543DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT543DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74F543DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["F"];
TI!SN74BCT543DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT18245ADL_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["ABT"];
TI!SN74LVT18245DL_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["LVT"];
TI!SN74LVT182245DL_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["LVT"];
TI!SN74ABT18245WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT18245WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT18245AWD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT18245WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT18245WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54LVT182245WD_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["LVT"];
TI!SN54BCT899JT_28_	PQ[28]	TYP["DIC"]
	IN[1,3,13,16,17,27]
	OUT[2,15]
	BI[4,5,6,7,8,9,10,11,12,18,19,20,21,22,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["9-Bit Latchable Transceiver with Parity Generator/Checker"]
	TEC["BCT"];
TI!SN74BCT899NT_28_	PQ[28]	TYP["DIC"]
	IN[1,3,13,16,17,27]
	OUT[2,15]
	BI[4,5,6,7,8,9,10,11,12,18,19,20,21,22,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["9-Bit Latchable Transceiver with Parity Generator/Checker"]
	TEC["BCT"];
TI!SN74LVC863ADBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC863DB_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC863DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ABT863DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT863FK_28_	PQ[28]	TYP["DIC"]
	IN[2,13,16,17]
	BI[3,4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT863FK_28_	PQ[28]	TYP["DIC"]
	IN[2,13,16,17]
	BI[3,4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16853DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SN54ABT16853WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SNJ54ABT16853WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SN74ALVC16600DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16600DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16600DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54ABT16600WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16600WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16600WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16600WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ALVC162601DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT162601DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16601DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16601DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16601DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54ABT162601WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT162601WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT16601WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16601WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16601WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16601WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT162501DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16501DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16501DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16501DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54ABT162501WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT162501WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16501WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16501WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16501WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ALVC16500DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16500BDGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16500DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT162500DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16500DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16500BDL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16500DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54ABT162500WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16500BWD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16500WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16500WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT162500WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!74ACT16544DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74LVC16544DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!74ACT11623DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11543NT_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74AC16652DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["AC"];
TI!SN74ALVC16652DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16652DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16652DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!74ACT16651DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74LVC16652DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["LVC"];
TI!74AC11652DW_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["AC"];
TI!54ACT11652FK_28_	PQ[28]	TYP["DIC"]
	IN[8,21,22,23,6,7]
	BI[9,10,11,12,17,18,19,20,24,25,26,27,2,3,4,5]
	VCC[1]
	GND[13,14,15,16]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ACT"];
TI!74AC11652NT_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["AC"];
TI!54ACT11652JT_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ACT"];
TI!74AC11651NT_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["AC"];
TI!74AC11640NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT11640JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54AC11245JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!54AC11245JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!74AC11245NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT11245JT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11245NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74AC11245DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!74ACT11245DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74AC11245DBLE_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!74ACT11245DBLE_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALVC16952DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!74ACT16952DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALVC16952DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16952DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16952DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16952DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!54ACT16952WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ABT16952WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16952WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16952WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16952WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!54ACT16863WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ABT16863WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16863WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!54ACT16861WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16833WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ACT"];
TI!SN54ABT16833WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SNJ54ABT16833WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!74ACT16657DL_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,55,56]
	OUT[3,26]
	TRI[3,26]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16657DL_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,55,56]
	OUT[3,26]
	TRI[3,26]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!54ACT16657WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,55,56]
	OUT[3,26]
	TRI[3,26]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ACT"];
TI!SN54ABT16657WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,55,56]
	OUT[3,26]
	TRI[3,26]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16657WD_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,55,56]
	OUT[3,26]
	TRI[3,26]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!74ACT16652DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16652WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ABT16652WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16652WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16652WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16652WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!54ACT16648WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT16623DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16623DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT16623WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16623WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!54ACT16623WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16475WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16474WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Registered Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16470DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!74ACT16470DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16470WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ABT16470WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16470WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!74AC16646DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16646DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16646DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16646DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ALVC16646DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74LVC16646DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["LVC"];
TI!54AC16646WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver and Register with 3-State Outputs"]
	TEC["AC"];
TI!SN54ABT16646WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16646WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16646WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16646WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!74AC16640DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16640DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16640DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!54AC16640WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!54ACT16640WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ABT16640WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16640WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!54AC16620WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!54ACT16620WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALVC16543DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16543DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16543DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16543DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!74AC16543DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16543DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54ABT16543WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16543WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16543WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!54AC16543WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!SN74ALS1640ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver with 3-State outputs"]
	TEC["ALS"];
TI!54AC16472WD_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Registered Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16475DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT16863DL_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16863DL_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74BCT29833DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN74BCT29853DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!74ACT16648DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74GTL16616DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SN74GTL16612DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["18-Bit GTL/LVT Universal Bus Transceiver"]
	TEC["GTL"];
TI!SN74LVT182640DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Inverting Bus Transceivers"]
	TEC["LVT"];
TI!SN74ABT18640DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Inverting Bus Transceivers"]
	TEC["ABT"];
TI!SN74LVT18640DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Inverting Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54ACT16245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54AHC16245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["AHC"];
TI!SNJ54AHCT16245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["AHCT"];
TI!SNJ54ABT16245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT16245AWD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT16245AWD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN54ABT162245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT162245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54LVT162245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT162245WD_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!74ACT11652DW_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54ALS653FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ALS"];
TI!74AC11651DW_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["AC"];
TI!SN75ALS165DW_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceiver"]
	TEC["ALS"];
TI!SN74LS446N_16_	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]
	BI[2,4,5,7,9,11,12,14]
	VCC[16]
	GND[8]
	TXT["Quadruple Bus Transceivers with Individual Direction Controls"]
	TEC["LS"];
TI!SN74ABT32245PZ_100_	PQ[100]	TYP["DIC"]
	IN[36,37,39,40,86,87,89,90]
	BI[1,2,4,5,6,7,9,10,11,12,14,15,16,17,19,20,21,22,24,25,26,27,28,30,31,32,33,34,42,43,44,45,46,48,49,50,51,52,54,55,56,57,59,60,61,62,64,65,66,67,69,70,71,72,74,75,76,77,78,80,81,82,83,84,92,93,94,95,96,98,99,100]
	VCC[13]
	GND[3,8]
	TXT["36-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT32501PZ_100_	PQ[100]	TYP["DIC"]
	IN[35,36,37,39,40,41,85,86,87,89,90,91]
	BI[1,2,4,5,6,7,9,10,11,12,14,15,16,17,19,20,21,22,24,25,26,27,28,30,31,32,33,34,42,43,44,45,46,48,49,50,51,52,54,55,56,57,59,60,61,62,64,65,66,67,69,70,71,72,74,75,76,77,78,80,81,82,83,84,92,93,94,95,96,98,99,100]
	VCC[13]
	GND[3,8]
	TXT["36-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT32543PZ_100_	PQ[100]	TYP["DIC"]
	IN[35,36,37,39,40,41,85,86,87,89,90,91]
	BI[1,2,4,5,6,7,9,10,11,12,14,15,16,17,19,20,21,22,24,25,26,27,28,30,31,32,33,34,42,43,44,45,46,48,49,50,51,52,54,55,56,57,59,60,61,62,64,65,66,67,69,70,71,72,74,75,76,77,78,80,81,82,83,84,92,93,94,95,96,98,99,100]
	VCC[13]
	GND[3,8]
	TXT["36-Bit Registered Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LS242FK_20_	PQ[20]	TYP["DIC"]
	IN[2,19]
	BI[4,6,8,9,12,13,14,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Bus Transceiver"]
	TEC["LS"];
TI!SNJ54F242FK_20_	PQ[20]	TYP["DIC"]
	IN[2,19]
	BI[4,6,8,9,12,13,14,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Bus Transceiver"]
	TEC["F"];
TI!SNJ54LS243FK_20_	PQ[20]	TYP["DIC"]
	IN[2,19]
	BI[4,6,8,9,12,13,14,16]
	VCC[20]
	GND[10]
	TXT["3.3-V ABT Quadruple Bus Transceiver with 3-State Outputs"]
	TEC["LS"];
TI!SNJ54LVT243FK_20_	PQ[20]	TYP["DIC"]
	IN[2,19]
	BI[4,6,8,9,12,13,14,16]
	VCC[20]
	GND[10]
	TXT["3.3-V ABT Quadruple Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ALS243AFK_20_	PQ[20]	TYP["DIC"]
	IN[2,19]
	BI[4,6,8,9,12,13,14,16]
	VCC[20]
	GND[10]
	TXT["3.3-V ABT Quadruple Bus Transceiver with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ABT8543DL_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT8652DL_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SN74ABT8646DL_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Bus Transceivers and Registers"]
	TEC["ABT"];
TI!SN54ALS648FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceivers and Registers"]
	TEC["ALS"];
TI!SN74ALS651ADW_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ALS"];
TI!SNJ54AS651FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54ABT651FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT8952FK_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT8952FK_28_	PQ[28]	TYP["DIC"]
	IN[5,6,7,8,9,10,21,22,23]
	OUT[20]
	TRI[20]
	BI[1,2,3,4,11,12,13,15,16,17,18,19,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54AC11245FK_28_	PQ[28]	TYP["DIC"]
	IN[7,23]
	BI[3,4,5,6,9,10,11,12,18,19,20,21,24,25,26,27]
	VCC[2]
	GND[13]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!54AC11245FK_28_	PQ[28]	TYP["DIC"]
	IN[7,23]
	BI[3,4,5,6,9,10,11,12,18,19,20,21,24,25,26,27]
	VCC[2]
	GND[13]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT11245FK_28_	PQ[28]	TYP["DIC"]
	IN[7,23]
	BI[3,4,5,6,9,10,11,12,18,19,20,21,24,25,26,27]
	VCC[2]
	GND[13]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54F544FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State outputs"]
	TEC["F"];
TI!SNJ54ACT11640FK_28_	PQ[28]	TYP["DIC"]
	IN[7,23]
	BI[3,4,5,6,9,10,11,12,18,19,20,21,24,25,26,27]
	VCC[2]
	GND[13]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54BCT8245AFK_28_	PQ[28]	TYP["DIC"]
	IN[7,9,21,23,24]
	OUT[20]
	TRI[20]
	BI[2,3,4,5,6,10,11,12,13,16,17,18,19,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["BCT"];
TI!SNJ54ABT8245FK_28_	PQ[28]	TYP["DIC"]
	IN[7,9,21,23,24]
	OUT[20]
	TRI[20]
	BI[2,3,4,5,6,10,11,12,13,16,17,18,19,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT8245FK_28_	PQ[28]	TYP["DIC"]
	IN[7,9,21,23,24]
	OUT[20]
	TRI[20]
	BI[2,3,4,5,6,10,11,12,13,16,17,18,19,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ALS652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ALS"];
TI!SNJ54HCT652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["HCT"];
TI!SNJ54AS652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54HC652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["HC"];
TI!SNJ54ABT652AFK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN54BCT652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54LVT652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT652FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54HCT646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["HCT"];
TI!SNJ54ALS646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["ALS"];
TI!SN54ALS646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["ALS"];
TI!SNJ54AS646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["AS"];
TI!SN54AS646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["AS"];
TI!SNJ54HC646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["HC"];
TI!SNJ54ABT646AFK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54BCT646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["BCT"];
TI!SN54BCT646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["BCT"];
TI!SNJ54LVT646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["LVT"];
TI!SN54LVT646FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	BI[5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24]
	VCC[28]
	GND[14]
	TXT["Octal CMOS/TTL Translators with Registered Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54BCT543FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN54BCT543FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54ABT543AFK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT543FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT543FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT543FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,13,16,17,27]
	BI[4,5,6,7,9,10,11,12,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT25245FK_28_	PQ[28]	TYP["DIC"]
	IN[10,25]
	BI[2,3,4,5,7,9,11,13,14,17,18,20,21,24,26,27]
	VCC[6]
	GND[12]
	TXT["25-Ohm Octal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT25245FK_28_	PQ[28]	TYP["DIC"]
	IN[10,25]
	BI[2,3,4,5,7,9,11,13,14,17,18,20,21,24,26,27]
	VCC[6]
	GND[12]
	TXT["25-Ohm Octal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN54BCT25245FK_28_	PQ[28]	TYP["DIC"]
	IN[10,25]
	BI[2,3,4,5,7,9,11,13,14,17,18,20,21,24,26,27]
	VCC[6]
	GND[12]
	TXT["25-Ohm Octal Bus Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54ABT2952AFK_28_	PQ[28]	TYP["DIC"]
	IN[11,12,13,16,17,18]
	BI[2,3,4,5,6,7,9,10,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT2952AFK_28_	PQ[28]	TYP["DIC"]
	IN[11,12,13,16,17,18]
	BI[2,3,4,5,6,7,9,10,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT2952FK_28_	PQ[28]	TYP["DIC"]
	IN[11,12,13,16,17,18]
	BI[2,3,4,5,6,7,9,10,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT2952FK_28_	PQ[28]	TYP["DIC"]
	IN[11,12,13,16,17,18]
	BI[2,3,4,5,6,7,9,10,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT861FK_28_	PQ[28]	TYP["DIC"]
	IN[2,16]
	BI[3,4,5,6,7,9,10,11,12,13,17,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["10-Bit Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT853FK_28_	PQ[28]	TYP["DIC"]
	IN[2,13,16,17]
	BI[3,4,5,6,7,9,10,11,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SN54ABT853FK_28_	PQ[28]	TYP["DIC"]
	IN[2,13,16,17]
	BI[3,4,5,6,7,9,10,11,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SNJ54ABT833FK_28_	PQ[28]	TYP["DIC"]
	IN[2,13,16,17]
	BI[3,4,5,6,7,9,10,11,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SN54ABT833FK_28_	PQ[28]	TYP["DIC"]
	IN[2,13,16,17]
	BI[3,4,5,6,7,9,10,11,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!SNJ54ABT657AFK_28_	PQ[28]	TYP["DIC"]
	IN[5,20,21]
	OUT[6]
	TRI[6]
	BI[2,3,4,7,9,10,11,12,16,17,18,19,23,24,25,26,27]
	VCC[28]
	GND[13,14]
	TXT["Octal Transceiver with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT657FK_28_	PQ[28]	TYP["DIC"]
	IN[5,20,21]
	OUT[6]
	TRI[6]
	BI[2,3,4,7,9,10,11,12,16,17,18,19,23,24,25,26,27]
	VCC[28]
	GND[13,14]
	TXT["Octal Transceiver with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT657FK_28_	PQ[28]	TYP["DIC"]
	IN[5,20,21]
	OUT[6]
	TRI[6]
	BI[2,3,4,7,9,10,11,12,16,17,18,19,23,24,25,26,27]
	VCC[28]
	GND[13,14]
	TXT["Octal Transceiver with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT182502PM_64_	PQ[64]	TYP["DIC"]
	IN[21,22,23,24,26,27,28,30,53,54,55,56,59,60,62]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,63,64]
	VCC[9]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SN74LVT18502PM_64_	PQ[64]	TYP["DIC"]
	IN[21,22,23,24,26,27,28,30,53,54,55,56,59,60,62]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,63,64]
	VCC[9]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SN74GTL16923DGGR_64_	PQ[64]	TYP["DIC"]
	IN[1,32,33,34,35,62,63,64]
	BI[2,4,5,8,10,11,13,14,16,17,19,20,22,23,25,28,29,31,36,38,39,41,42,43,45,46,48,49,51,52,54,55,56,58,59,61]
	VCC[7]
	GND[3,6]
	TXT["18-Bit LVTTL-to-GTL/GTL + Bus Transceivers"]
	TEC["GTL"];
TI!SNJ54GTL16622HV_68_	PQ[64]	TYP["DIC"]
	IN[1,32,33,34,35,62,63,64]
	BI[2,4,5,8,10,11,13,14,16,17,19,20,22,23,25,28,29,31,36,38,39,41,42,43,45,46,48,49,51,52,54,55,56,58,59,61]
	VCC[7]
	GND[3,6]
	TXT["18-Bit LVTTL-to-GTL/GTL+ Transceivers"]
	TEC["GTL"];
TI!SNJ54GTL16922HV_68_	PQ[64]	TYP["DIC"]
	IN[1,32,33,34,35,62,63,64]
	BI[2,4,5,8,10,11,13,14,16,17,19,20,22,23,25,28,29,31,36,38,39,41,42,43,45,46,48,49,51,52,54,55,56,58,59,61]
	VCC[7]
	GND[3,6]
	TXT["18-Bit LVTTL-to-GTL/GTL+ Transceivers"]
	TEC["GTL"];
TI!SN74ABT18504HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,32,33,34,37,38,39,66,67,68]
	OUT[3]
	TRI[3]
	BI[7,8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,31,41,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63,65]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT18504AHV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,32,33,34,37,38,39,66,67,68]
	OUT[3]
	TRI[3]
	BI[7,8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,31,41,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63,65]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT18504HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,32,33,34,37,38,39,66,67,68]
	OUT[3]
	TRI[3]
	BI[7,8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,31,41,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63,65]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54ABT182504AHV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,32,33,34,37,38,39,66,67,68]
	OUT[3]
	TRI[3]
	BI[7,8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,31,41,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63,65]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT182504HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,32,33,34,37,38,39,66,67,68]
	OUT[3]
	TRI[3]
	BI[7,8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,31,41,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63,65]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SN74LVT182652PM_64_	PQ[64]	TYP["DIC"]
	IN[21,22,23,24,26,27,28,30,53,54,55,56,59,60,62]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,63,64]
	VCC[9]
	GND[4]
	TXT["Scan Test devices with 18-Bit Bus Transceivers and Registers"]
	TEC["LVT"];
TI!SN74LVT18652PM_64_	PQ[64]	TYP["DIC"]
	IN[21,22,23,24,26,27,28,30,53,54,55,56,59,60,62]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,63,64]
	VCC[9]
	GND[4]
	TXT["Scan Test devices with 18-Bit Bus Transceivers and Registers"]
	TEC["LVT"];
TI!SN74LVT182646PM_64_	PQ[64]	TYP["DIC"]
	IN[21,22,23,24,26,27,28,30,53,54,55,56,59,60,62]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,63,64]
	VCC[9]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Transceivers and Registers"]
	TEC["LVT"];
TI!SN74LVT18646PM_64_	PQ[64]	TYP["DIC"]
	IN[21,22,23,24,26,27,28,30,53,54,55,56,59,60,62]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,63,64]
	VCC[9]
	GND[4]
	TXT["Scan Test Devices with 18-Bit Transceivers and Registers"]
	TEC["LVT"];
TI!SN74LVT18504PM_64_	PQ[64]	TYP["DIC"]
	IN[22,23,24,26,27,28,54,55,56,59,60]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,21,30,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,53,62,63,64]
	VCC[9]
	GND[4]
	TXT["Scan test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SN74LVT182504PM_64_	PQ[64]	TYP["DIC"]
	IN[22,23,24,26,27,28,54,55,56,59,60]
	OUT[58]
	TRI[58]
	BI[1,2,3,5,6,7,8,10,11,12,14,15,16,17,18,19,21,30,31,32,33,34,35,37,38,39,40,42,43,44,46,47,48,49,50,51,53,62,63,64]
	VCC[9]
	GND[4]
	TXT["Scan test Devices with 20-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54LVT182502HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SN74ABT18502AHV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT18502HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SN54ABT18502HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT18502HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT18502HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Devices with 18-Bit Universal Bus Transceivers"]
	TEC["LVT"];
TI!SNJ54LVT182652HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["3.3-V ABT Scan Test Device with 18-Bit Transceivers and Registers"]
	TEC["LVT"];
TI!SNJ54LVT18652HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["3.3-V ABT Scan Test Device with 18-Bit Transceivers and Registers"]
	TEC["LVT"];
TI!SNJ54LVT182646HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Device with 18-Bit Transceivers and registers"]
	TEC["LVT"];
TI!SN74ABT18646HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Device with 18-Bit Transceivers and registers"]
	TEC["ABT"];
TI!SN54ABT18646HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Device with 18-Bit Transceivers and registers"]
	TEC["ABT"];
TI!SNJ54ABT18646HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Device with 18-Bit Transceivers and registers"]
	TEC["ABT"];
TI!SNJ54LVT18646HV_68_	PQ[68]	TYP["DIC"]
	IN[4,5,7,31,32,33,34,37,38,39,41,65,66,67,68]
	OUT[3]
	TRI[3]
	BI[8,9,10,11,12,14,15,16,17,20,21,22,24,25,26,27,28,29,42,43,44,45,46,48,49,50,51,54,55,56,58,59,60,61,62,63]
	VCC[2]
	GND[6]
	TXT["Scan Test Device with 18-Bit Transceivers and registers"]
	TEC["LVT"];
TI!SN74BCT2245DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74F2245DB_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Transceivers and LINE/MOS Drivers with 3-State Outputs"]
	TEC["F"];
TI!SN74LS449N_16_	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]
	BI[2,4,5,7,9,11,12,14]
	VCC[16]
	GND[8]
	TXT["Quadruple Bus Transceivers with Individual Direction Controls"]
	TEC["LS"];
TI!AM26S10CDR_16_	PQ[16]	TYP["DIC"]
	IN[4,5,11,12,13]
	OUT[3,6,10,14]
	BI[2,7,9,15]
	VCC[16]
	GND[1,8]
	TXT["Quadruple Bus Transceiver"]
	TEC["S"];
TI!SN75ALS057DW_20_	PQ[20]	TYP["DIC"]
	IN[1,3,6,8,10,11,12,14,17,19]
	BI[2,4,7,9,13,15,18,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceiver"]
	TEC["ALS"];
TI!SN75ALS056DW_20_	PQ[20]	TYP["DIC"]
	IN[10,11]
	BI[1,2,3,4,6,7,8,9,12,13,14,15,17,18,19,20]
	VCC[5]
	GND[16]
	TXT["Trapezoidal-Waveform Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN74ALS642A1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN74ALS642ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN74LS642DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["LS"];
TI!SN74ALS621A1DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN74ALS621ADW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["ALS"];
TI!SN74F621DW_20_	PQ[20]	TYP["DIC"]
	IN[1,19]
	BI[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Octal Bus Transceiver"]
	TEC["F"];
TI!SN74ACT1284DB_20_	PQ[20]	TYP["DIC"]
	IN[7,8,9,10,11]
	OUT[12,13,14]
	TRI[12,13,14]
	BI[1,2,3,4,17,18,19,20]
	VCC[15]
	GND[5,6]
	TXT["7-Bit Bus Interface with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ55ALS161FK_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SNJ55ALS160FK_20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	BI[2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal General-Purpose Interface Bus Transceivers"]
	TEC["ALS"];
TI!SN74BCT2952DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["BCT"];
TI!SN74LVC2952ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC2952DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ABT2952ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT2952DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVC4245PW_24_	PQ[24]	TYP["DIC"]
	IN[2,22]
	BI[3,4,5,6,7,8,9,10,14,15,16,17,18,19,20,21]
	GND[11,12,13]
	TXT["Octal Bus Transceiver with Adjustable Output Voltage and 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC4245PWLE_24_	PQ[24]	TYP["DIC"]
	IN[2,22]
	BI[3,4,5,6,7,8,9,10,14,15,16,17,18,19,20,21]
	GND[11,12,13]
	TXT["Octal Bus Transceiver with Adjustable Output Voltage and 3-State Outputs"]
	TEC["LVC"];
TI!SN74BCT2953DW_24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	BI[1,2,3,4,5,6,7,8,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ALS29863DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ALS"];
TI!SN74BCT29863BDW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT863DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC863ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC863DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SNJ54ABT861JT_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT861NT_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN75ALS164DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,13]
	OUT[23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal General-Purpose Interface Bus Transceiver"]
	TEC["ALS"];
TI!SN75ALS162N_22_	PQ[22]	TYP["DIC"]
	IN[1,2,12]
	BI[3,4,5,6,7,8,9,10,13,14,15,16,17,18,19,20]
	VCC[22]
	GND[11]
	TXT["Octal General-Purpose Interface Bus Transceiver"]
	TEC["ALS"];
TI!SN74LVC543APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC543PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC543PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT543PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVT543PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT543APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!74AC11245PWLE_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!74ACT11245PWLE_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74AC11640DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["AC"];
TI!SN74LS647NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceivers and Registers"]
	TEC["LS"];
TI!SN74BCT29862BDW_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ALS29863NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Transceiver with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ABT863JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT863JT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74BCT29863BNT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT863NT_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALS29854DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ALS"];
TI!SN74BCT29854DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN74ALS654DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ALS"];
TI!SN74LS649NT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceivers and Registers"]
	TEC["LS"];
TI!SN74BCT25642DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25 Ohm Octal Bus Transceiver"]
	TEC["BCT"];
TI!SN74ABT657ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT657DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74F657DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,24]
	OUT[12,13]
	TRI[12,13]
	BI[2,3,4,5,6,8,9,10,14,15,16,17,20,21,22,23]
	VCC[7]
	GND[18]
	TXT["Octal Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["F"];
TI!SN74BCT8245ADW_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["BCT"];
TI!SN74BCT8245DW_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["BCT"];
TI!SN74ABT8245DW_24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,24]
	OUT[11]
	TRI[11]
	BI[2,3,4,5,7,8,9,10,15,16,17,19,20,21,22,23]
	VCC[18]
	GND[6]
	TXT["Scan Test Devices with Octal Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT853DB_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT853DBLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT833DB_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!74ACT11623NT_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,2,3,4,9,10,11,12,14,15,16,17,20,21,22,23]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Bus Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!SN74BCT25245DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN64BCT25245DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT25245DW_24_	PQ[24]	TYP["DIC"]
	IN[13,24]
	BI[1,3,4,6,7,9,10,12,14,15,17,18,19,20,22,23]
	VCC[16]
	GND[2,5,8,11]
	TXT["25-Ohm Octal Bus Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC863APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC863PW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC863PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SNJ54BCT648JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	BI[4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20]
	VCC[24]
	GND[12]
	TXT["Octal Bus Transceivers and Registers with 3-State Outputs"]
	TEC["BCT"];
TI!SN74LVC544APWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC544PW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC544PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	BI[3,4,5,6,7,8,9,10,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74BCT29861BDW_24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	BI[2,3,4,5,6,7,8,9,10,11,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Transceiver with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT8952DL_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,14,15,16,26,27,28]
	OUT[13]
	TRI[13]
	BI[4,5,6,8,9,10,11,12,17,18,19,20,22,23,24,25]
	VCC[21]
	GND[7]
	TXT["Scan Test Devices with Octal Registered Bus Transceivers"]
	TEC["ABT"];
TI!74ACT11543DW_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Registered Transceiver with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11646DW_28_	PQ[28]	TYP["DIC"]
	IN[1,14,15,16,27,28]
	BI[2,3,4,5,10,11,12,13,17,18,19,20,23,24,25,26]
	VCC[21]
	GND[6,7,8,9]
	TXT["Octal Bus Transceiver and Register with 3-State Outputs"]
	TEC["ACT"];
TI!SN74BCT899DW_28_	PQ[28]	TYP["DIC"]
	IN[1,3,13,16,17,27]
	OUT[2,15]
	BI[4,5,6,7,8,9,10,11,12,18,19,20,21,22,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["9-Bit Latchable Transceiver with Parity Generator/Checker"]
	TEC["BCT"];
TI!SN74ABT16623DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!74AC16620DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16620DL_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16640DGGR_48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]
	BI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16952DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16952DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16952DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16952DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceivers with 3-State Outputs"]
	TEC["LVT"];
TI!74ACT16864DL_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT16861DL_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT16853DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["ABT"];
TI!74ACT16474DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Registered Transceivers with 3-State Outputs"]
	TEC["ACT"];
TI!74AC16472DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Registered Transceivers with 3-State Outputs"]
	TEC["AC"];
TI!74ACT16833DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ACT"];
TI!SN74ABT16833DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["Dual 8-Bit to 9-Bit Parity Bus Transceivers"]
	TEC["ABT"];
TI!SN74ABT16657DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,55,56]
	OUT[3,26]
	TRI[3,26]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers with Parity Generators/Checkers and 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16470DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16543DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16543DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16543DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16543DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVC16652DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ALVC16652DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74LVT16652DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ALVC16646DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74LVC16646DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT16646DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Bus Transceivers and Registers with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT18245ADGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["ABT"];
TI!SN74LVT18245DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["LVT"];
TI!SN74LVT182245DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,26,28,29,30,31,56]
	OUT[27]
	TRI[27]
	BI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55]
	VCC[7]
	GND[4]
	TXT["Scan Test Device with 18-Bit Bus Transceivers"]
	TEC["LVT"];
TI!SN74ALVC162601DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT162601DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT162601DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16601DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16601DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16601DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ALVC16600DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16600DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16600DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVC16544DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,3,26,27,28,29,30,31,54,55,56]
	BI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52]
	VCC[7]
	GND[4]
	TXT["16-Bit Registered Transceiver with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ABT162501DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16501DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16501DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT16501DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["18-Bit Universal Bus Transceiver with 3-State Outputs"]
	TEC["LVT"];
TI!SN74GTL16611DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	OUT[26]
	TRI[26]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	GND[4,11,18,25,32,39,46,53]
	TXT["17-Bit GTL/LVT Universal Bus Transceivers with Buffered Clock Outputs"]
	TEC["GTL"];
TI!SN74BCT29834DW_24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	BI[2,3,4,5,6,7,8,9,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["8-Bit to 9-Bit Parity Bus Transceiver"]
	TEC["BCT"];
TI!SN54LS197J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Binary Counter/Latch"]
	TEC["LS"];
TI!SN74LS197N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Binary Counter/Latch"]
	TEC["LS"];
TI!SNJ54LS197J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Binary Counter/Latch"]
	TEC["LS"];
TI!SNJ54LS293FK__20_	PQ[20]	TYP["DIC"]
	IN[14,16,18,19]
	OUT[6,8,12,13]
	VCC[20]
	GND[10]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74LS92D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Divide-By-Twelve Counter"]
	TEC["LS"];
TI!SN74HC163NSLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["HC"];
TI!SN74HC193NSLE__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["HC"];
TI!SN74HC4017N__16_	PQ[16]	TYP["DIC"]
	IN[13,14,15]
	OUT[1,2,3,4,5,6,7,9,10,11,12]
	GND[8]
	TXT["Decade Counter with 10 Decoded Outputs"]
	TEC["HC"];
TI!SN74HC4020D__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["14-Stage Ripple-Carry Binary Counter"]
	TEC["HC"];
TI!SN74HC4040D__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SN74HC4040DBLE__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SN74HC4040PWLE__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SN74HC4060D__16_	PQ[16]	TYP["DIC"]
	IN[11,12]
	OUT[1,2,3,4,5,6,7,9,10,13,14,15]
	VCC[16]
	GND[8]
	TXT["14-Stage Binary Counter/Oscillator"]
	TEC["HC"];
TI!SN74HC590AD__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SN74HC590ADW__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SN74ALS193AD__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SN74ALS193D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SN74HC193D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["HC"];
TI!SN74LS193D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["LS"];
TI!SN74LS390D__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["LS"];
TI!SN74HC393D__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["HC"];
TI!SN74LS393D__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["LS"];
TI!SN74LS593DW__20_	PQ[20]	TYP["DIC"]
	IN[9,12,13,14,15,16,17,18,19]
	OUT[11]
	BI[1,2,3,4,5,6,7,8]
	VCC[20]
	GND[10]
	TXT["8-Bit Binary Counter with Input Register (3-State)"]
	TEC["LS"];
TI!SN74LS697DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["U/D 4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SN74ALS163BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["ALS"];
TI!SN74F163AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["F"];
TI!SN74HC163D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["HC"];
TI!SN74LS163AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["LS"];
TI!SN74AS163D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["AS"];
TI!SNJ54HC163W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["HC"];
TI!SNJ54HC193W__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["HC"];
TI!SNJ54HC393FK__20_	PQ[20]	TYP["DIC"]
	IN[3,2,18,19]
	OUT[4,6,8,9,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["Dual Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4020FK__20_	PQ[20]	TYP["DIC"]
	IN[13,14]
	OUT[2,3,4,5,7,8,9,12,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["14-Stage Ripple-Carry Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4020W__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["14-Stage Ripple-Carry Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4040FK__20_	PQ[20]	TYP["DIC"]
	IN[13,14]
	OUT[2,3,4,5,7,8,9,12,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4040W__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4060J__16_	PQ[16]	TYP["DIC"]
	IN[11,12]
	OUT[1,2,3,4,5,6,7,9,10,13,14,15]
	GND[8]
	TXT["14-Stage Ripple Carry Binary Counter/Divider and Oscillator"]
	TEC["HC"];
TI!SN74HC4060N__16_	PQ[16]	TYP["DIC"]
	IN[11,12]
	OUT[1,2,3,4,5,6,7,9,10,13,14,15]
	GND[8]
	TXT["14-Stage Ripple Carry Binary Counter/Divider and Oscillator"]
	TEC["HC"];
TI!SNJ54HC4060W__16_	PQ[16]	TYP["DIC"]
	IN[11,12]
	OUT[1,2,3,4,5,6,7,9,10,13,14,15]
	GND[8]
	TXT["14-Stage Ripple Carry Binary Counter/Divider and Oscillator"]
	TEC["HC"];
TI!SNJ54HC590AW__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SNJ54LS193W__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["LS"];
TI!SNJ54HC390FK__20_	PQ[20]	TYP["DIC"]
	IN[3,2,5,18,19,15]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["Dual Decade Counter"]
	TEC["HC"];
TI!SNJ54LS390FK__20_	PQ[20]	TYP["DIC"]
	IN[3,2,5,18,19,15]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["Dual Decade Counter"]
	TEC["LS"];
TI!SNJ54HC590AFK__20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18]
	OUT[2,3,4,5,7,8,9,12,19]
	TRI[2,3,4,5,7,8,9,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SNJ54LS590FK__20_	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,18]
	OUT[2,3,4,5,7,8,9,12,19]
	TRI[2,3,4,5,7,8,9,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["LS"];
TI!SNJ54LS590W__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["LS"];
TI!SNJ54LS592FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Bit Register Binary Counter"]
	TEC["LS"];
TI!SNJ54LS592J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-Bit Register Binary Counter"]
	TEC["LS"];
TI!SN54LS592J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-Bit Register Binary Counter"]
	TEC["LS"];
TI!SN74LS592N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-Bit Register Binary Counter"]
	TEC["LS"];
TI!SNJ54LS592W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-Bit Register Binary Counter"]
	TEC["LS"];
TI!SNJ54LS593FK__20_	PQ[20]	TYP["DIC"]
	IN[9,12,13,14,15,16,17,18,19]
	OUT[11]
	BI[1,2,3,4,5,6,7,8]
	VCC[20]
	GND[10]
	TXT["8-Bit Binary Counter with Input Register (3-State)"]
	TEC["LS"];
TI!SNJ54LS593J__20_	PQ[20]	TYP["DIC"]
	IN[9,12,13,14,15,16,17,18,19]
	OUT[11]
	BI[1,2,3,4,5,6,7,8]
	VCC[20]
	GND[10]
	TXT["8-Bit Binary Counter with Input Register (3-State)"]
	TEC["LS"];
TI!SN74LS593N__20_	PQ[20]	TYP["DIC"]
	IN[9,12,13,14,15,16,17,18,19]
	OUT[11]
	BI[1,2,3,4,5,6,7,8]
	VCC[20]
	GND[10]
	TXT["8-Bit Binary Counter with Input Register (3-State)"]
	TEC["LS"];
TI!SNJ54LS691FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SNJ54LS691J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SNJ54LS697FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["U/D 4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SNJ54LS697J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["U/D 4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SN54LS697J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["U/D 4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SN74LS697N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["U/D 4-Bit Binary Counter/Register (3-State)"]
	TEC["LS"];
TI!SNJ54LS163AW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["LS"];
TI!SNJ54HC590AJ__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SN54HC590AJ__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SN74HC590AN__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["HC"];
TI!SNJ54LS590J__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["LS"];
TI!SN54LS590J__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["LS"];
TI!SN74LS590N__16_	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,14]
	OUT[1,2,3,4,5,6,7,9,15]
	TRI[1,2,3,4,5,6,7,15]
	VCC[16]
	GND[8]
	TXT["8-Bit Binary Counter with 3-State Output Register"]
	TEC["LS"];
TI!SNJ54HC4060FK__20_	PQ[20]	TYP["DIC"]
	IN[14,15]
	OUT[2,3,4,5,7,8,9,12,13,17,18,19]
	VCC[20]
	GND[10]
	TXT["14-Stage Binary Counter/Oscillator"]
	TEC["HC"];
TI!SN54HC4060FK__20_	PQ[20]	TYP["DIC"]
	IN[14,15]
	OUT[2,3,4,5,7,8,9,12,13,17,18,19]
	VCC[20]
	GND[10]
	TXT["14-Stage Binary Counter/Oscillator"]
	TEC["HC"];
TI!SNJ54HC4040J__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SN54HC4040J__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SN74HC4040N__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["Asynchronous 12-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4024J__14_	PQ[14]	TYP["DIC"]
	IN[1,2]
	OUT[3,4,5,6,9,11,12]
	VCC[14]
	GND[7]
	TXT["7-Stage Binary Counter"]
	TEC["HC"];
TI!SN54HC4024J__14_	PQ[14]	TYP["DIC"]
	IN[1,2]
	OUT[3,4,5,6,9,11,12]
	VCC[14]
	GND[7]
	TXT["7-Stage Binary Counter"]
	TEC["HC"];
TI!SNJ54HC4020J__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["14-Stage Ripple-Carry Binary Counter"]
	TEC["HC"];
TI!SN54HC4020J__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["14-Stage Ripple-Carry Binary Counter"]
	TEC["HC"];
TI!SN74HC4020N__16_	PQ[16]	TYP["DIC"]
	IN[10,11]
	OUT[1,2,3,4,5,6,7,9,12,13,14,15]
	GND[8]
	TXT["14-Stage Ripple-Carry Binary Counter"]
	TEC["HC"];
TI!SNJ54HC390J__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["HC"];
TI!SN54HC390J__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["HC"];
TI!SN74HC390N__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["HC"];
TI!SNJ54LS390J__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["LS"];
TI!SN54LS390J__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["LS"];
TI!SN74LS390N__16_	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["Dual Decade Counter"]
	TEC["LS"];
TI!SNJ54ALS193AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54ALS193FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN54ALS193FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54HC193FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SNJ54LS193FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54ALS161BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous Presettable 4-Bit Counter (Binary, Asynchronous Clear)"]
	TEC["ALS"];
TI!SN54ALS161BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous Presettable 4-Bit Counter (Binary, Asynchronous Clear)"]
	TEC["ALS"];
TI!SN54AS161FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous Presettable 4-Bit Counter (Binary, Asynchronous Clear)"]
	TEC["AS"];
TI!SNJ54AS161FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous Presettable 4-Bit Counter (Binary, Asynchronous Clear)"]
	TEC["AS"];
TI!SNJ54HC161FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous Presettable 4-Bit Counter (Binary, Asynchronous Clear)"]
	TEC["HC"];
TI!SNJ54HC393J__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["HC"];
TI!SN54HC393J__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["HC"];
TI!SN74HC393N__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["HC"];
TI!SNJ54LS393J__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["LS"];
TI!SN54LS393J__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["LS"];
TI!SN74LS393N__14_	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["Dual Binary Counter"]
	TEC["LS"];
TI!SNJ54ALS193AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SN54ALS193J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SN54HC193J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["HC"];
TI!SN54LS193J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["LS"];
TI!SN74ALS193AN__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SN74ALS193N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SN74HC193N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["HC"];
TI!SN74LS193N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["LS"];
TI!SNJ54ALS193J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["ALS"];
TI!SNJ54HC193J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["HC"];
TI!SNJ54LS193J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	GND[8]
	TXT["Presettable Binary Up/Down Counter (Dual Clock with Reset)"]
	TEC["LS"];
TI!SN54ALS163BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["ALS"];
TI!SN54AS163J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["AS"];
TI!SN54HC163J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["HC"];
TI!SN54LS163AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["LS"];
TI!SN74ALS163BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["ALS"];
TI!SN74AS163N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["AS"];
TI!SN74F163AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["F"];
TI!SN74HC163N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["HC"];
TI!SN74LS163AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["LS"];
TI!SNJ54ALS163BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["ALS"];
TI!SNJ54AS163J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["AS"];
TI!SNJ54HC163J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["HC"];
TI!SNJ54LS163AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	GND[8]
	TXT["Synchronous Programmable 4-Bit Counter (Binary, Synchronous Clear)"]
	TEC["LS"];
TI!74ACT11590N__20_	PQ[20]	TYP["DIC"]
	IN[13,14,17,18,19]
	OUT[1,2,3,8,9,10,11,12,20]
	TRI[1,2,3,8,9,10,11,20]
	VCC[15]
	GND[4,5,6,7]
	TXT["8-Bit Binary Counter with Registered 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALS568ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Decade Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN54LS699J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Synchronous U/D Counter, Output Registers & Multiplexed 3-State Outputs"]
	TEC["LS"];
TI!SN74LS699N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Synchronous U/D Counter, Output Registers & Multiplexed 3-State Outputs"]
	TEC["LS"];
TI!SNJ54LS162AW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["LS"];
TI!SN54LS162AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["LS"];
TI!SN74LS162AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["LS"];
TI!SNJ54ALS162BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["ALS"];
TI!SNJ54LS162AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["LS"];
TI!SNJ54LS160AW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["LS"];
TI!SN54HC160J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["HC"];
TI!SN54LS160AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["LS"];
TI!SN74HC160N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["HC"];
TI!SN74LS160AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["LS"];
TI!SNJ54HC160J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["HC"];
TI!SNJ54LS160AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["LS"];
TI!SN74ALS869NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["ALS"];
TI!SN54AS869JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SN74AS869NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SNJ54AS869JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!74ACT11593NT__24_	PQ[24]	TYP["DIC"]
	IN[14,15,16,17,20,21,22,23,24]
	OUT[13]
	BI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["8-Bit Binary Counter with Parallel-Input Register & 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54LS93W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54LS93J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN54LS93J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74LS93N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54LS92J__14_	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Divide-By-Twelve Counter"]
	TEC["LS"];
TI!SN54LS92J__14_	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Divide-By-Twelve Counter"]
	TEC["LS"];
TI!SN74LS92N__14_	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Divide-By-Twelve Counter"]
	TEC["LS"];
TI!SNJ54LS90W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SNJ54LS90J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN54LS90J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN74LS90N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SNJ54LS293J__14_	PQ[14]	TYP["DIC"]
	IN[10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN54LS293J__14_	PQ[14]	TYP["DIC"]
	IN[10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74LS293N__14_	PQ[14]	TYP["DIC"]
	IN[10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54LS290W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SNJ54LS290J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN54LS290J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN74LS290N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN74LS197D__14_	PQ[20]	TYP["DIC"]
	IN[2,4,6,9,12,14,16,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["Presettable Binary Counter/Latch"]
	TEC["LS"];
TI!SNJ54LS197FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,9,12,14,16,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["Presettable Binary Counter/Latch"]
	TEC["LS"];
TI!SNJ54LS196W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Decade Counter/Latch"]
	TEC["LS"];
TI!SN54LS196J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Decade Counter/Latch"]
	TEC["LS"];
TI!SN74LS196N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Decade Counter/Latch"]
	TEC["LS"];
TI!SNJ54LS196J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Decade Counter/Latch"]
	TEC["LS"];
TI!SN74LS192D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["LS"];
TI!SNJ54LS192W__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["LS"];
TI!SNJ54HC393W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]
	OUT[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Dual 4-Bit Binary Counter"]
	TEC["HC"];
TI!SN74HC191NSLE__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SN74ALS191AD__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN74ALS191D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN74HC191D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SN74LS191D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["LS"];
TI!SN54ALS191J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN54HC191J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SN54LS191J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["LS"];
TI!SN74ALS191AN__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN74ALS191N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN74HC191N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SN74LS191N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54ALS191AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54ALS191J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54HC191J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SNJ54LS191J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54HC191W__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["HC"];
TI!SN74LS190D__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!SNJ54HC190J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["HC"];
TI!SN54HC190J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["HC"];
TI!SN54LS190J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!SN74LS190N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!SNJ54LS190J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!SNJ54ALS569AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ALS569AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SNJ54ALS569AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ALS569AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS569AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ALS561AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Counter with 3-state Outputs"]
	TEC["ALS"];
TI!SNJ54ALS561AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Counter with 3-state Outputs"]
	TEC["ALS"];
TI!SN54ALS561AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Counter with 3-state Outputs"]
	TEC["ALS"];
TI!SN74ALS561AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Counter with 3-state Outputs"]
	TEC["ALS"];
TI!SNJ54LS169BW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54LS669W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54ALS169BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN54ALS169BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN74ALS169BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54AS169AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["AS"];
TI!SN54AS169AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["AS"];
TI!SN74AS169AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["AS"];
TI!SN74F169N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["F"];
TI!SNJ54LS169BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54LS669J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SN54LS169BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SN54LS669J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SN74LS169BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SN74LS669N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SN54LS668J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54HC161W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54LS161AW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54ALS161BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["ALS"];
TI!SN54ALS161BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["ALS"];
TI!SN54AS161J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["AS"];
TI!SN54HC161J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["HC"];
TI!SN54LS161AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74ALS161BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["ALS"];
TI!SN74AS161N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["AS"];
TI!SN74F161AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["F"];
TI!SN74HC161N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["HC"];
TI!SN74LS161AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54AS161J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["AS"];
TI!SNJ54HC161J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54LS161AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74AS161D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["AS"];
TI!SN74ALS867ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["ALS"];
TI!SN54AS867JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SN74AS867NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SNJ54AS867JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SN74ALS869DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["ALS"];
TI!SN74AS869DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SNJ54AS869FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,17,27]
	OUT[16,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SN54AS869FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,17,27]
	OUT[16,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!74ACT11593DW__24_	PQ[24]	TYP["DIC"]
	IN[14,15,16,17,20,21,22,23,24]
	OUT[13]
	BI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["8-Bit Binary Counter with Parallel-Input Register and 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALS867ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["ALS"];
TI!SN74AS867DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,14,23]
	OUT[13,15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SN74LS196D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]
	OUT[2,5,9,12]
	VCC[14]
	GND[7]
	TXT["Presettable Decade Counter/Latch"]
	TEC["LS"];
TI!SNJ54LS196FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,6,9,12,14,16,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["Presettable Decade Counter/Latch"]
	TEC["LS"];
TI!SN54AS867FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,17,27]
	OUT[16,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SNJ54AS867FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,17,27]
	OUT[16,18,19,20,21,23,24,25,26]
	VCC[28]
	GND[14]
	TXT["Synchronous 8-Bit Up/Down Counter"]
	TEC["AS"];
TI!SNJ54HC190FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["HC"];
TI!SNJ54LS190FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!SNJ54LS190W__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!74ACT11590DW__20_	PQ[20]	TYP["DIC"]
	IN[13,14,17,18,19]
	OUT[1,2,3,8,9,10,11,12,20]
	TRI[1,2,3,8,9,10,11,20]
	VCC[15]
	GND[4,5,6,7]
	TXT["8-Bit Binary Counter with Registered 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54LS161AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Counter"]
	TEC["LS"];
TI!SNJ54ALS169BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN54ALS169BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54LS169BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54LS669FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54AS169AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["AS"];
TI!SN54AS169AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["AS"];
TI!SNJ54LS191FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous Up/Down Counter with Down/Up Mode Control"]
	TEC["LS"];
TI!SNJ54HC4024FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3]
	OUT[4,6,8,9,13,16,18]
	VCC[20]
	GND[10]
	TXT["Asynchronous 7-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54LS197W__14_	PQ[20]	TYP["DIC"]
	IN[2,4,6,9,12,14,16,19]
	OUT[3,8,13,18]
	VCC[20]
	GND[10]
	TXT["Presettable Binary Counter/Latch"]
	TEC["LS"];
TI!SNJ54ACT11160J__20_	PQ[20]	TYP["DIC"]
	IN[10,11,12,13,14,17,18,19,20]
	OUT[1,2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["ACT"];
TI!SNJ54LS160AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["LS"];
TI!SNJ54ALS162BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["ALS"];
TI!SNJ54LS162AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["LS"];
TI!SN54ALS163BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["ALS"];
TI!SN54AS163FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["AS"];
TI!SNJ54ALS163BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["ALS"];
TI!SNJ54AS163FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["AS"];
TI!SNJ54HC163FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54LS163AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13]
	OUT[14,15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74LS699DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14]
	OUT[15,16,17,18,19]
	TRI[15,16,17,18]
	VCC[20]
	GND[10]
	TXT["Synchronous U/D Counter, Output Registers & Multiplexed 3-State Outputs"]
	TEC["LS"];
TI!SN74ALS568AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Decade Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS569ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS561ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,17]
	OUT[13,14,15,16,18,19]
	TRI[13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Counter with 3-state Outputs"]
	TEC["ALS"];
TI!SNJ54LS393FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,18,19]
	OUT[4,6,8,9,12,13,14,16]
	VCC[20]
	GND[10]
	TXT["Dual 4-Bit Decade and Binary Counter"]
	TEC["LS"];
TI!SN74ALS161BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["ALS"];
TI!SN74F161AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["F"];
TI!SN74HC161D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["HC"];
TI!SN74LS161AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54LS390W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]
	OUT[3,5,6,7,9,10,11,13]
	VCC[16]
	GND[8]
	TXT["Dual 4-Bit Decade and Binary Counter"]
	TEC["LS"];
TI!SN74HC160D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["HC"];
TI!SN74LS160AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Asynchronous Clear"]
	TEC["LS"];
TI!SN74LS162AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Decade Counter, Synchronous Clear"]
	TEC["LS"];
TI!SN54ALS191FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54ALS191AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54ALS191FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SNJ54HC191FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,13,14,18,19]
	OUT[3,4,8,9,15,17]
	VCC[20]
	GND[10]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["HC"];
TI!SNJ54LS191W__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["4-Bit Synchronous Up/Down Binary Counter"]
	TEC["LS"];
TI!SN54LS490J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]
	OUT[3,5,6,7,9,10,11,13]
	VCC[16]
	GND[8]
	TXT["Dual 4-Bit Decade Counter"]
	TEC["LS"];
TI!SN74LS490N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]
	OUT[3,5,6,7,9,10,11,13]
	VCC[16]
	GND[8]
	TXT["Dual 4-Bit Decade Counter"]
	TEC["LS"];
TI!SN54HC192J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["HC"];
TI!SN54LS192J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["LS"];
TI!SN74LS192N__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["LS"];
TI!SNJ54HC192J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["HC"];
TI!SNJ54LS192J__16_	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,10,11,14,15]
	OUT[2,3,6,7,12,13]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Counter (Dual Clock with Clear)"]
	TEC["LS"];
TI!SN74ALS169BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["ALS"];
TI!SN74AS169AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["AS"];
TI!SN74F169D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["F"];
TI!SN74LS169BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SN74LS669D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10]
	OUT[11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Synchronous 4-Bit Up/Down Binary Counter"]
	TEC["LS"];
TI!SNJ54LS393W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]
	OUT[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Dual 4-Bit Decade and Binary Counter"]
	TEC["LS"];
TI!SNJ54LS293W__14_	PQ[14]	TYP["DIC"]
	IN[10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74LS93D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SNJ54LS92W__14_	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Divide-By-Twelve Counter"]
	TEC["LS"];
TI!SN74LS90D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,6,7,14]
	OUT[8,9,11,12]
	VCC[5]
	GND[10]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN74LS293D__14_	PQ[14]	TYP["DIC"]
	IN[10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["4-Bit Binary Counter"]
	TEC["LS"];
TI!SN74LS290D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,10,11,12,13]
	OUT[4,5,8,9]
	VCC[14]
	GND[7]
	TXT["Decade Counter"]
	TEC["LS"];
TI!SN74HC393DB__14_	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]
	OUT[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Dual 4-Bit Binary Counter"]
	TEC["HC"];
TI!SN74HC393DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]
	OUT[3,4,5,6,8,9,10,11]
	VCC[14]
	GND[7]
	TXT["Dual 4-Bit Binary Counter"]
	TEC["HC"];
TI!SNJ54LS145W_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54LS145J_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SN54LS145J_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS145N_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS445N_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54LS47W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[9,10,11,12,13,14,15]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN54LS48J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[9,10,11,12,13,14,15]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS48N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[9,10,11,12,13,14,15]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN54LS47J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[9,10,11,12,13,14,15]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS47N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[9,10,11,12,13,14,15]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54LS49J_14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	VCC[14]
	GND[7]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN54LS49J_14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	VCC[14]
	GND[7]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN54LS248J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[4,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS248N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[4,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54LS247J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[4,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN54LS247J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[4,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS247N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[4,9,10,11,12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS47D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	OUT[9,10,11,12,13,14,15]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS145D_16_	PQ[16]	TYP["DIC"]
	IN[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SN74LS247D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,7]
	BI[4]
	VCC[16]
	GND[8]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54LS47FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,9]
	BI[5]
	VCC[20]
	GND[10]
	TXT["BCD-to-Seven-Segment Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54LS145FK_20_	PQ[20]	TYP["DIC"]
	IN[15,17,18,19]
	VCC[20]
	GND[10]
	TXT["BCD-to-Decimal Decoders/Drivers"]
	TEC["LS"];
TI!SNJ54HC688W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["HC"];
TI!SN74LS85D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["LS"];
TI!SN74HC688DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["HC"];
TI!SNJ54LS85W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["LS"];
TI!SNJ54ALS688J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SNJ54ALS520J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN54ALS688J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN54ALS520J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN74ALS521N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN74ALS688N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN74ALS520N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN54F520J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["F"];
TI!SNJ54LS688J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["LS"];
TI!SN74LS688N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["LS"];
TI!SNJ54HC688J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["HC"];
TI!SN54HC688J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["HC"];
TI!SN74HC688N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["HC"];
TI!SNJ54ALS688FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SNJ54ALS520FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN54ALS688FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SN54ALS520FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["ALS"];
TI!SNJ54HC688FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Equality Comparator"]
	TEC["HC"];
TI!SNJ54HC85AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SN54HC85AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SN74HC85AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SNJ54LS85J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["LS"];
TI!SN54LS85J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["LS"];
TI!SN74LS85N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,9,10,11,12,13,14,15]
	OUT[5,6,7]
	GND[8]
	TXT["4-Bit Magnitude Comparator"]
	TEC["LS"];
TI!SNJ54LS688W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["LS"];
TI!SNJ54LS684J__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["LS"];
TI!SNJ54HC682J__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SNJ54HC684J__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SN74HC682N__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SN74HC684N__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SN74HC682DW__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SN74HC684DW__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SNJ54F521J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["F"];
TI!SN54F521J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["F"];
TI!SN74F521N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["F"];
TI!SN74F521DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["F"];
TI!SNJ54AS885JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,15,16,17,18,19,20,21,22,23]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SN54AS885JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,15,16,17,18,19,20,21,22,23]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SN74AS885NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,15,16,17,18,19,20,21,22,23]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SNJ54AC11521J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!54AC11521J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!SNJ54ACT11521J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!SNJ54AC11520J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!SNJ54ACT11520J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!54ACT11520J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!74ACT11520N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!SN74ALS679N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,19]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-Bit Address Comparator"]
	TEC["ALS"];
TI!SN74HC679N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,19]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-Bit Address Comparator"]
	TEC["HC"];
TI!SN74ALS677ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,23]
	OUT[22]
	VCC[24]
	GND[12]
	TXT["16-Bit Address Comparator"]
	TEC["ALS"];
TI!SN74ALS518N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ALS"];
TI!SN74AS866AN__28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,12,15,18,19,20,21,22,23,24,25,26,27]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SNJ54AS885FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,18,19,20,21,23,24,25,26,27]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SN54AS885FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,18,19,20,21,23,24,25,26,27]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SN74AS885DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,15,16,17,18,19,20,21,22,23]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-Bit Magnitude Comparator"]
	TEC["AS"];
TI!SN74ALS677ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,23]
	OUT[22]
	VCC[24]
	GND[12]
	TXT["16-Bit Address Comparator"]
	TEC["ALS"];
TI!SNJ54HC682W__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SNJ54HC684W__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SNJ54LS85FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,12,13,14,15,17,18,19]
	OUT[7,8,9]
	VCC[20]
	GND[10]
	TXT["4-Bit Magnitude Comparator"]
	TEC["LS"];
TI!SN74ALS521DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ALS"];
TI!SN74ALS688DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ALS"];
TI!SN74ALS520DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ALS"];
TI!74AC11521DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!SN74ALS679DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,19]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-Bit Address Comparator"]
	TEC["ALS"];
TI!SN74HC679DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,19]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-Bit Address Comparator"]
	TEC["HC"];
TI!SNJ54F521FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["F"];
TI!SNJ54AC11520FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!SNJ54ACT11520FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!54ACT11520FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!SNJ54HC85AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,12,13,14,15,17,18,19,20]
	OUT[7,8,9]
	GND[10]
	TXT["4-Bit Magnitude Comparator"]
	TEC["HC"];
TI!SNJ54AC11521FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!54AC11521FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["AC"];
TI!SNJ54ACT11521FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!74ACT11520DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,7,8,9,10,11,12,13,14,16,17,18,19,20]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-Bit Identity Comparator"]
	TEC["ACT"];
TI!SNJ54HC682FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["HC"];
TI!SNJ54HC684FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["HC"];
TI!SNJ54LS682FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["LS"];
TI!SNJ54LS684FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[1,19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["LS"];
TI!SN74ALS518DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	VCC[20]
	GND[10]
	TXT["8-Bit Identity Comparator"]
	TEC["ALS"];
TI!SNJ54LS688FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-Bit Magnitude/Identity Comparator"]
	TEC["LS"];
TI!SN74LS31N_16_	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]
	OUT[2,4,7,9,12,14]
	VCC[16]
	GND[8]
	TXT["Delay Elements"]
	TEC["LS"];
TI!SN74LS31D_16_	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]
	OUT[2,4,7,9,12,14]
	VCC[16]
	GND[8]
	TXT["Delay Elements"]
	TEC["LS"];
TI!SNJ54LS348W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	TRI[6,7,9]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders with 3-State Outputs"]
	TEC["LS"];
TI!SNJ54LS348J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	TRI[6,7,9]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders with 3-State Outputs"]
	TEC["LS"];
TI!SN54LS348J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	TRI[6,7,9]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders with 3-State Outputs"]
	TEC["LS"];
TI!SN74LS348N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	TRI[6,7,9]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders with 3-State Outputs"]
	TEC["LS"];
TI!SNJ54HC148W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SNJ54LS148W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SNJ54HC148J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SN54HC148J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SN74HC148N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SNJ54LS148J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN54LS148J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN74LS148N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN74LS348D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	TRI[6,7,9]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders with 3-State Outputs"]
	TEC["LS"];
TI!SN74HC148D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SN74LS148D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14,15]
	VCC[16]
	GND[8]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SNJ54LS147W_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14]
	VCC[16]
	GND[8]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN74HC147N_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14]
	VCC[16]
	GND[8]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SNJ54LS147J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14]
	VCC[16]
	GND[8]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN54LS147J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14]
	VCC[16]
	GND[8]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN74LS147D_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,10,11,12,13]
	OUT[6,7,9,14]
	VCC[16]
	GND[8]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SNJ54HC148FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,14,15,17]
	OUT[8,9,12,18,19]
	VCC[20]
	GND[10]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SN54HC148FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,14,15,17]
	OUT[8,9,12,18,19]
	VCC[20]
	GND[10]
	TXT["8-Line to 3-Line Priority Encoders"]
	TEC["HC"];
TI!SNJ54LS148FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,14,15,17]
	OUT[8,9,12,18,19]
	VCC[20]
	GND[10]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SNJ54LS348FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,14,15,17]
	OUT[8,9,12,18,19]
	TRI[8,9,12]
	VCC[20]
	GND[10]
	TXT["8-Line to 3-Line Priority Encoders with 3-State Outputs"]
	TEC["LS"];
TI!SNJ54LS147FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,13,14,15,17]
	OUT[8,9,12,18]
	VCC[20]
	GND[10]
	TXT["10-Line to 4-Line and 8-Line to 3-Line Priority Encoders"]
	TEC["LS"];
TI!SN74AHC157DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74AHC157DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74AHC157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!74ACT11352N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 4-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ACT"];
TI!74ACT11352D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 4-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ACT"];
TI!74ACT11257DW__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AHC157PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74AHC157PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74ALS857DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,13,15,16,18,19,21,22,23]
	OUT[4,7,10,11,14,17,20]
	TRI[4,7,10,11,14,17,20]
	VCC[24]
	GND[12]
	TXT["Hex 2-to-1 Universal Multiplexer"]
	TEC["ALS"];
TI!SN74AS250ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,13,14,15,16,17,18,19,20,21,22,23]
	OUT[10]
	TRI[10]
	VCC[24]
	GND[12]
	TXT["1-of-16 Data Generator/Multiplexer with 3-State Outputs"]
	TEC["AS"];
TI!SN74AS258N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output"]
	TEC["AS"];
TI!SN74AS850AFN__28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,12,15,16,17,18,20,21,22,23,24,25,26,27]
	OUT[13,19]
	TRI[13,19]
	VCC[28]
	GND[14]
	TXT["1-of-16 Data Selector/Multiplexer with 3-State Output"]
	TEC["AS"];
TI!SN74AS850AN__28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,12,15,16,17,18,20,21,22,23,24,25,26,27]
	OUT[13,19]
	TRI[13,19]
	VCC[28]
	GND[14]
	TXT["1-of-16 Data Selector/Multiplexer with 3-State Output"]
	TEC["AS"];
TI!SN74AS851BN__28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,12,15,16,17,18,20,21,22,23,24,25,26,27]
	OUT[13,19]
	TRI[13,19]
	VCC[28]
	GND[14]
	TXT["1-of-16 Data Selector/Multiplexer with 3-State Output"]
	TEC["AS"];
TI!SN74LS399D__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,5,6,9,11,12,13,14]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Input Multiplexer with Storage"]
	TEC["LS"];
TI!SNJ54AHC157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74AHC157N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SNJ54AHCT257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output"]
	TEC["AHCT"];
TI!SNJ54ALS151FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN54ALS151FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SNJ54ALS352FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN54ALS352FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SNJ54ALS857JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,13,15,16,18,19,21,22,23]
	OUT[4,7,10,11,14,17,20]
	TRI[4,7,10,11,14,17,20]
	VCC[24]
	GND[12]
	TXT["Hex 2-to-1 Universal Multiplexer"]
	TEC["ALS"];
TI!SN54ALS857JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,13,15,16,18,19,21,22,23]
	OUT[4,7,10,11,14,17,20]
	TRI[4,7,10,11,14,17,20]
	VCC[24]
	GND[12]
	TXT["Hex 2-to-1 Universal Multiplexer"]
	TEC["ALS"];
TI!SN74ALS857NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,5,6,8,9,13,15,16,18,19,21,22,23]
	OUT[4,7,10,11,14,17,20]
	TRI[4,7,10,11,14,17,20]
	VCC[24]
	GND[12]
	TXT["Hex 2-to-1 Universal Multiplexer"]
	TEC["ALS"];
TI!SNJ54AS250AFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,16,17,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["1-of-16 Data Generator/Multiplexer with 3-State Output"]
	TEC["AS"];
TI!SNJ54AS250AJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,13,14,15,16,17,18,19,20,21,22,23]
	OUT[10]
	TRI[10]
	VCC[24]
	GND[12]
	TXT["1-of-16 Data Generator/Multiplexer with 3-State Outputs"]
	TEC["AS"];
TI!SN74AS250ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,13,14,15,16,17,18,19,20,21,22,23]
	OUT[10]
	TRI[10]
	VCC[24]
	GND[12]
	TXT["1-of-16 Data Generator/Multiplexer with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54F251BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Output"]
	TEC["F"];
TI!SNJ54F257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output"]
	TEC["F"];
TI!SNJ54F352FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Line to 1-Line Data Selector/Multiplexer"]
	TEC["F"];
TI!SNJ54HC151W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN54HC151W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SNJ54HC153W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN54HC153W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SNJ54HC253FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["HC"];
TI!SNJ54AHC157W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SNJ54HC157W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN54HC157W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SNJ54HCT157W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HCT"];
TI!SNJ54HC257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["HC"];
TI!SNJ54HCT257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["HCT"];
TI!SNJ54F151BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer"]
	TEC["F"];
TI!SNJ54HC151FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN54HC151FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer"]
	TEC["HC"];
TI!SNJ54LS151FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer"]
	TEC["LS"];
TI!SNJ54LS258BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LS"];
TI!SNJ54LS399FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,5,7,8,12,14,15,17,18]
	OUT[3,9,13,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Multiplexer with Storage"]
	TEC["LS"];
TI!SNJ54LS399J__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,5,6,9,11,12,13,14]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Input Multiplexer with Storage"]
	TEC["LS"];
TI!SN54LS399J__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,5,6,9,11,12,13,14]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Input Multiplexer with Storage"]
	TEC["LS"];
TI!SN74LS399N__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,5,6,9,11,12,13,14]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Input Multiplexer with Storage"]
	TEC["LS"];
TI!SNJ54LS399W__16_	PQ[16]	TYP["DIC"]
	IN[1,3,4,5,6,9,11,12,13,14]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["Quadruple 2-Input Multiplexer with Storage"]
	TEC["LS"];
TI!SNJ54F153FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 1-of-4 Data Selector/Multiplexer"]
	TEC["F"];
TI!SNJ54HC153FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 1-of-4 Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN54HC153FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 1-of-4 Data Selector/Multiplexer"]
	TEC["HC"];
TI!SNJ54AHCT157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Line to 1-Line Data selector/multiplexer"]
	TEC["AHCT"];
TI!SNJ54LS157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Line to 1-Line Data selector/multiplexer"]
	TEC["LS"];
TI!SNJ54ALS251FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ALS251FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ALS"];
TI!SNJ54HC251FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["HC"];
TI!SNJ54LS251FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,9,12,13,14,15,17,18,19]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["LS"];
TI!74ACT11257DB__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11257DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11157DW__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ACT"];
TI!74AC11353N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 1-or-4 Data Selector/Multiplexer"]
	TEC["AC"];
TI!SNJ54ACT11353J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 1-or-4 Data Selector/Multiplexer"]
	TEC["ACT"];
TI!74AC11353D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 1-or-4 Data Selector/Multiplexer"]
	TEC["AC"];
TI!74AC11258N__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output"]
	TEC["AC"];
TI!74ACT11258N__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output"]
	TEC["ACT"];
TI!74AC11257DW__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output"]
	TEC["AC"];
TI!74AC11251N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["AC"];
TI!74AC11251D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["1-of-8 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["AC"];
TI!74AC11257N__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["AC"];
TI!54ACT11257J__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11257N__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54AC11253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 1-of-4 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["AC"];
TI!54AC11253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 1-of-4 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT11253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,11,13,14,15,16]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["Dual 1-of-4 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!54AC11253FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 1-of-4 Data Selector/Multiplexer with 3-State Outputs"]
	TEC["AC"];
TI!54AC11157J__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AC"];
TI!54AC11157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,15,16,17,18,19]
	OUT[7,8,13,14]
	VCC[1]
	GND[9]
	TXT["Quadruple 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AC"];
TI!SN74AHC158DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SN74AHC158DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SN74AHCT158DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74AHCT158DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74LVC158ADBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LVC"];
TI!SN74LVC158DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LVC"];
TI!SN74AHC158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SN74AHCT158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74AS158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AS"];
TI!SN74F158AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["F"];
TI!SN74HC158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["HC"];
TI!SN74LS158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LS"];
TI!SN74LVC158AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LVC"];
TI!SN74LVC158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LVC"];
TI!SNJ54LS298J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["LS"];
TI!SN54LS298J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["LS"];
TI!SN74LS298N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["LS"];
TI!SNJ54HC253W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["HC"];
TI!SNJ54LS253W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["LS"];
TI!SNJ54ALS253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SN54ALS253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SN74ALS253N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SN74AS253AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["AS"];
TI!SN54F253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["F"];
TI!SNJ54HC253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["HC"];
TI!SN54HC253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["HC"];
TI!SN74HC253N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["HC"];
TI!SNJ54LS253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["LS"];
TI!SN54LS253J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["LS"];
TI!SN74LS253N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["LS"];
TI!SNJ54HC251W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["HC"];
TI!SNJ54LS251W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["LS"];
TI!SNJ54ALS251J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["ALS"];
TI!SN54ALS251J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["ALS"];
TI!SN74ALS251N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["ALS"];
TI!SNJ54F251BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["F"];
TI!SN74F251BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["F"];
TI!SN74F251AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["F"];
TI!SNJ54HC251J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["HC"];
TI!SN74HC251N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["HC"];
TI!SNJ54LS251J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["LS"];
TI!SN54LS251J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["LS"];
TI!SN74LS251N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["LS"];
TI!SNJ54ALS158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["ALS"];
TI!SN54ALS158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["ALS"];
TI!SN74ALS158N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["ALS"];
TI!SNJ54F158AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["F"];
TI!SN54F158AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["F"];
TI!SN74F158AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["F"];
TI!SN74ALS153D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74AS153D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["AS"];
TI!SN74F153D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["F"];
TI!SN74HC153D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["HC"];
TI!SNJ54LS153W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["LS"];
TI!SNJ54ALS153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["ALS"];
TI!SN54ALS153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74ALS153N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74AS153N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["AS"];
TI!SNJ54F153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["F"];
TI!SN54F153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["F"];
TI!SN74F153N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["F"];
TI!SNJ54HC153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["HC"];
TI!SN54HC153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["HC"];
TI!SN74HC153N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["HC"];
TI!SNJ54LS153J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["LS"];
TI!SNJ54LS151W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["LS"];
TI!SNJ54ALS151J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["ALS"];
TI!SN54ALS151J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74ALS151N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74AS151N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["AS"];
TI!SNJ54F151AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["F"];
TI!SNJ54F151BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["F"];
TI!SN74F151BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["F"];
TI!SN74F151AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["F"];
TI!SNJ54HC151J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["HC"];
TI!SN54HC151J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["HC"];
TI!SN74HC151N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["HC"];
TI!SNJ54LS151J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["LS"];
TI!SN54LS151J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["LS"];
TI!SN74LS151N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["LS"];
TI!SN74AHCT257DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SN74AHCT257DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SN74AHCT257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SN74F257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["F"];
TI!SN74LS257BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["LS"];
TI!SNJ54AHCT257W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SNJ54AHCT257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SN74AHCT257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SN74AHCT157DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SN74AHCT157DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SN74AHCT157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SN74ALS157AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74AS157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AS"];
TI!SN74F157AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["F"];
TI!SN74HC157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HC"];
TI!SN74HCT157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HCT"];
TI!SN74LS157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["LS"];
TI!SNJ54LS157W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["LS"];
TI!SNJ54AHCT157W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SNJ54AHCT157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SN74AHCT157N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SNJ54ALS157AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["ALS"];
TI!SN54ALS157AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74ALS157AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74AS157N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AS"];
TI!SNJ54F157AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["F"];
TI!SN54F157AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["F"];
TI!SN74F157AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["F"];
TI!SNJ54HC157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HC"];
TI!SN54HC157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HC"];
TI!SN74HC157N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HC"];
TI!SNJ54HCT157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HCT"];
TI!SN74HCT157N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["HCT"];
TI!SNJ54LS157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["LS"];
TI!SN54LS157J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["LS"];
TI!SN74LS157N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["LS"];
TI!SN74AHC258DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SN74AHCT258DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SN74AHCT258DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SN74LVC258ADBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74LVC258DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74LVC258DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74AHC258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SN74AHCT258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SN74ALS258AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SN74ALS258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SN74F258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["F"];
TI!SN74HC258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["HC"];
TI!SN74LS258BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LS"];
TI!SN74AS258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AS"];
TI!SN74LVC258AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74LVC258D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SNJ54AHC258W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SNJ54LS258BW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LS"];
TI!SNJ54AHCT258W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SNJ54AHC258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SN74AHC258N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SNJ54AHCT258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SN74AHCT258N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SNJ54ALS258AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SNJ54ALS258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SN54ALS258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SN74ALS258AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SN74ALS258N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["ALS"];
TI!SNJ54F258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["F"];
TI!SN54F258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["F"];
TI!SN74F258N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["F"];
TI!SN54HC258J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["HC"];
TI!SN74HC258N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["HC"];
TI!SN54LS258BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LS"];
TI!SN74LS258BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LS"];
TI!SN74AHC257DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74LVC257ADBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC257DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC257DB__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74AHC257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74ALS257AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN74ALS257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN74HC257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN74HCT257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HCT"];
TI!SN74LVC257AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74AS257AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AS"];
TI!SN74AS257D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AS"];
TI!SNJ54AHC257W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SNJ54LS257BW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LS"];
TI!SNJ54AHC257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74AHC257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SNJ54ALS257AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SNJ54ALS257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN54ALS257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN74ALS257AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SN74ALS257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["ALS"];
TI!SNJ54F257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["F"];
TI!SN54F257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["F"];
TI!SN74F257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["F"];
TI!SNJ54HC257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN54HC257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SN74HC257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HC"];
TI!SNJ54HCT257J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HCT"];
TI!SN74HCT257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["HCT"];
TI!SNJ54LS257BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LS"];
TI!SN54LS257BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LS"];
TI!SN74LS257BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LS"];
TI!SN74AS257AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AS"];
TI!SN74AS257N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AS"];
TI!SNJ54AHCT158W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SNJ54AHC158W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SNJ54HC158W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["HC"];
TI!SNJ54LS158W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LS"];
TI!SNJ54AHC158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SN74AHC158N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SNJ54AHCT158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74AHCT158N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74AS158N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AS"];
TI!SNJ54HC158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["HC"];
TI!SN74HC158N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["HC"];
TI!SNJ54LS158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LS"];
TI!SN54LS158J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LS"];
TI!SN74LS158N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LS"];
TI!SN74LVC157ADBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC157DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC157AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC157D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74HC354N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["HC"];
TI!SN74LS354N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["LS"];
TI!SN74AS353AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output(Inv.)"]
	TEC["AS"];
TI!SN54LS353J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output(Inv.)"]
	TEC["LS"];
TI!SN74LS353N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output(Inv.)"]
	TEC["LS"];
TI!SN74AS298N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["AS"];
TI!SN54HC298J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["HC"];
TI!SN74HC298N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["HC"];
TI!SN74ALS352D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["ALS"];
TI!SN74LS352D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["LS"];
TI!SN54LS356J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["LS"];
TI!SN74LS356N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["LS"];
TI!SNJ54ALS257AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["ALS"];
TI!SNJ54ALS257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["ALS"];
TI!SN54ALS257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["ALS"];
TI!SNJ54LS257BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["LS"];
TI!SNJ54AHC257FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["AHC"];
TI!SN74HC354DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["HC"];
TI!SN74LS354DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["LS"];
TI!SNJ54AHCT258FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SNJ54ALS158FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["ALS"];
TI!SNJ54F158AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["F"];
TI!SNJ54HC158FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["HC"];
TI!SNJ54LS158FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LS"];
TI!SNJ54ALS253FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SN54ALS253FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!54ACT11158J__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quad 2-Line To 1-Line Data Selectors/Multiplexers"]
	TEC["ACT"];
TI!SNJ54LS253FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Line to 1-Line Data Selectors/Multiplexers with 3-State Outputs"]
	TEC["LS"];
TI!SNJ54HCT157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selectors/Multiplexers"]
	TEC["HCT"];
TI!SNJ54AHC157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selectors/Multiplexers"]
	TEC["AHC"];
TI!SNJ54ALS157AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selectors/Multiplexers"]
	TEC["ALS"];
TI!SN54ALS157AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selectors/Multiplexers"]
	TEC["ALS"];
TI!SNJ54HC157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selectors/Multiplexers"]
	TEC["HC"];
TI!SN54HC157FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Line to 1-Line Data Selectors/Multiplexers"]
	TEC["HC"];
TI!SN74AHC158PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SN74AHC158PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHC"];
TI!SN74AHCT158PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74AHCT158PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["AHCT"];
TI!SN74LVC158APWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LVC"];
TI!SN74LVC158PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["LVC"];
TI!SN74AHC257PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["AHC"];
TI!SN74LVC257APWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC257PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC257PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74ALS251D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["ALS"];
TI!SN74F251BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["F"];
TI!SN74F251AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["F"];
TI!SN74HC251D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["HC"];
TI!SN74LS251D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Bit SIPO Shift Register"]
	TEC["LS"];
TI!SN74ALS158D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer(Inv.)"]
	TEC["ALS"];
TI!SN74LS356DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17]
	OUT[18,19]
	TRI[18,19]
	VCC[20]
	GND[10]
	TXT["8-Channel Multiplexer/Register (3-State)"]
	TEC["LS"];
TI!SN74AHC258PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SN74AHCT258PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SN74LVC258APWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74LVC258PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74LVC258PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["LVC"];
TI!SN74ALS253D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SN74AS253AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["AS"];
TI!SN74HC253D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["HC"];
TI!SN74LS253D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["LS"];
TI!SN74AHCT157PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SN74AHCT157PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer"]
	TEC["AHCT"];
TI!SN74HC153PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer"]
	TEC["HC"];
TI!SN74ALS151D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["ALS"];
TI!SN74AS151D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["AS"];
TI!SN74F151BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["F"];
TI!SN74F151AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["F"];
TI!SN74HC151D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["HC"];
TI!SN74LS151D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,7,9,10,11,12,13,14,15]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["8-Channel Multiplexer"]
	TEC["LS"];
TI!SN74LVC157APWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74LVC157PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer"]
	TEC["LVC"];
TI!SN74AHCT257PW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SN74AHCT257PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,13,14,15]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer (3-State)"]
	TEC["AHCT"];
TI!SNJ54AHC158FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHC"];
TI!SNJ54AHCT158FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer (3-State,Inverting)"]
	TEC["AHCT"];
TI!SNJ54ALS258FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["ALS"];
TI!SN54ALS258FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["ALS"];
TI!SNJ54ALS258AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["ALS"];
TI!SNJ54F258FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["F"];
TI!SNJ54AHC258FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,17,18,19]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer(3-State)"]
	TEC["AHC"];
TI!SNJ54ALS153FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SN54ALS153FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["ALS"];
TI!SNJ54LS153FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,13,14,15,17,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Channel Multiplexer 3-State Output"]
	TEC["LS"];
TI!SN74AS353AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer(Inv.)"]
	TEC["AS"];
TI!SNJ54ALS352J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["ALS"];
TI!SN54ALS352J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["ALS"];
TI!SN74ALS352N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["ALS"];
TI!SNJ54F352J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["F"];
TI!SN54LS352J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["LS"];
TI!SN74LS352N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer (Inv.)"]
	TEC["LS"];
TI!SNJ54ACT11257FK__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT11257FK__20_	PQ[20]	TYP["DIC"]
	IN[1,10,11,12,13,14,17,18,19,20]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[15]
	GND[4,5,6,7]
	TXT["Quad 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!SN74LS353D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["Dual 4-Channel Multiplexer 3-State Output(Inv.)"]
	TEC["LS"];
TI!SNJ54LS298FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13,14]
	OUT[15,17,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["LS"];
TI!SN74AS298D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["AS"];
TI!SN74LS298D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["LS"];
TI!SNJ54LS298W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,11]
	OUT[12,13,14,15]
	VCC[16]
	GND[8]
	TXT["Quad 2-Channel Multiplexer/Register"]
	TEC["LS"];
TI!SN74F573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SN74HC373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HC75D__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["HC"];
TI!SN74LS279AD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["Quad S-R Latch"]
	TEC["LS"];
TI!SN74HC375D__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["HC"];
TI!SN74LS375D__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["LS"];
TI!SN74LS75D__16_	PQ[16]	TYP["DIC"]
	IN[2,3,4,6,7,13]
	OUT[1,8,9,10,11,14,15,16]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["LS"];
TI!SN74ALS573CDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SN74AS573ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN74HC573ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HC573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HCT573ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN74HCT573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN74ALS373ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SN74AS373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN74LS373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LS"];
TI!SN74AC573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN74AC563PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74AC563DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74ACT563DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SN74ALS563BDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN74HC563DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SN74ALS580BDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN74AS580DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AS"];
TI!SN74AC563DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74AC533PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74AC533DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74ACT533DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SN74AS533ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AS"];
TI!SN74AC533DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74AC373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN74AC373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN74ACT373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74ABT373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SN74HC373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74LVC373APWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVC"];
TI!SN74LVC373PW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVC"];
TI!SN74ACT573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74AHC573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SN74LVT573DB__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVT"];
TI!SN74AC373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN74ACT373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74AHCT373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SN74BCT373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74ABT373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SN74F373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SN74HC373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HCT373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN74LV373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LV"];
TI!SN74LVC373ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVC"];
TI!SN74LVC373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVC"];
TI!SN74ACT373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74BCT373DB__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74BCT373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74ABT373DB__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SN74ABT373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SN74LVC373ADBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVC"];
TI!SN74LVC373DB__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVC"];
TI!SNJ54AC533FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SNJ54ACT533FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SNJ54AC533W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SNJ54ACT533W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SNJ54AHCT573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SN74AHCT573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SNJ54AS533FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AS"];
TI!SNJ54AC533J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74AC533N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SNJ54ACT533J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SN74ACT533N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SN74ALS533AN__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54AS533J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AS"];
TI!SN74AS533AN__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AS"];
TI!SN54HC533J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SNJ54ALS573CFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54ALS573BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54AS573AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN54AS573AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SNJ54AC373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SNJ54ACT373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AHCT373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SNJ54ABT373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SNJ54BCT373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN54BCT373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SNJ54F573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SN74F573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SNJ54ALS563BW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54HC563W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SNJ54ALS580BW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN54ALS580BW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54ALS573CW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54AS573AW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN54AS573AW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SNJ54HC573AW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HC373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN54HC373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SNJ54F573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SNJ54HCT573AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SNJ54ALS573CJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54ALS573BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SN74ALS573CN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54AS573AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN54AS573AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN74AS573AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SNJ54HC573AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HC573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN54HC573AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN54HC573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HC573AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HC573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT573AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN74HCT573AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN74HCT573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SNJ54HCT573AW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SNJ54LS279AW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["Quad S-R Latch"]
	TEC["LS"];
TI!SNJ54AC373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SNJ54ACT373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AHCT373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SNJ54ABT373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SN54BCT373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SNJ54LS373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LS"];
TI!SNJ54LS375FK__20_	PQ[20]	TYP["DIC"]
	IN[2,5,9,12,15,19]
	OUT[4,3,7,8,14,13,17,18]
	VCC[20]
	GND[10]
	TXT["Quad D-Type Latch"]
	TEC["LS"];
TI!SN74HC375N__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["HC"];
TI!SNJ54LS375J__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["LS"];
TI!SN54LS375J__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["LS"];
TI!SN74LS375N__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["LS"];
TI!SNJ54LS375W__16_	PQ[16]	TYP["DIC"]
	IN[1,7,4,9,15,12]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["Quad D-Type Latch"]
	TEC["LS"];
TI!SNJ54LS75W__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["LS"];
TI!SNJ54AC373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN74AC373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SNJ54ACT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74ACT373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AHCT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SN74AHCT373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SNJ54ABT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SNJ54BCT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN54BCT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74BCT373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74ABT373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ABT"];
TI!SNJ54HC373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN54HC373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SN74HC373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN54HCT373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SN74HCT373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SNJ54LV373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LV"];
TI!SNJ54AC563J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SN74AC563N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AC"];
TI!SNJ54ACT563J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SN74ACT563N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ACT"];
TI!SNJ54ALS563BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54ALS563AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN74ALS563BN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54HC563J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SN54HC563J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SN74HC563N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SNJ54ALS580BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54ALS580AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN54ALS580BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN54ALS580AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN74ALS580BN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN74AS580N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["AS"];
TI!SNJ54ALS563BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54ALS563AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54HC563FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["HC"];
TI!SNJ54ALS580BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54ALS580AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN54ALS580BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SN54ALS580AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Inverting"]
	TEC["ALS"];
TI!SNJ54ALS373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SN54ALS373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SN74ALS373AN__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54AS373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN54AS373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN74AS373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SNJ54F373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SN54F373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SN74F373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SNJ54LS373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LS"];
TI!SN54LS373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LS"];
TI!SN74LS373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LS"];
TI!SNJ54ALS373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SN54ALS373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ALS"];
TI!SNJ54AS373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SN54AS373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AS"];
TI!SNJ54F373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["F"];
TI!SNJ54HC373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HCT373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HCT"];
TI!SNJ54HC75J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["HC"];
TI!SN54HC75J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["HC"];
TI!SN74HC75N__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["HC"];
TI!SNJ54LS75J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["LS"];
TI!SN54LS75J__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["LS"];
TI!SN74LS75N__16_	PQ[16]	TYP["DIC"]
	IN[2,3,13,6,7,4]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-Bit D-Type Latch"]
	TEC["LS"];
TI!SNJ54LS279AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["Quad S-R Latch"]
	TEC["LS"];
TI!SN54LS279AJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["Quad S-R Latch"]
	TEC["LS"];
TI!SN74LS279AN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["Quad S-R Latch"]
	TEC["LS"];
TI!SN74AC573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!74ACT573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74ACT573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74AHC573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SNJ54AC573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN54AC573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN74AC573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SNJ54ACT573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!74ACT573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74ACT573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AHC573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SN74AHC573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SN54BCT573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74BCT573N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74AC573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!74ACT573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74ACT573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SN74AHC573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SN74AHCT573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SN74BCT573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SN74LVT573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["LVT"];
TI!74ACT573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AC573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN54AC573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SNJ54ACT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!54ACT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AHC573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SNJ54AHCT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SN54BCT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SNJ54AC573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SN54AC573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AC"];
TI!SNJ54ACT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!54ACT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["ACT"];
TI!SNJ54AHC573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHC"];
TI!SNJ54AHCT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["AHCT"];
TI!SN54BCT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["BCT"];
TI!SNJ54HC573AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54HC573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Latch with 3-State Output Non-Inverting"]
	TEC["HC"];
TI!SNJ54ACT16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!54AC16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN74ALS533ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74LV573DB__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74LV573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74LV573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SNJ54LV573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SNJ54LV573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SNJ54LV573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SNJ54LS259BW__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["LS"];
TI!SNJ54F533J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["F"];
TI!SNJ54BCT8373AJT__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SNJ54ABT8373JT__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["ABT"];
TI!SN54BCT8373AJT__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SN74BCT8373ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SN74BCT8373NT__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SNJ54ALS996JT__24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[16,17,18,19,20,21,22,23]
	TRI[16,17,18,19,20,21,22,23]
	BI[1,2,3,4,5,6,7,8]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Edge-Triggered Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS996NT__24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[16,17,18,19,20,21,22,23]
	TRI[16,17,18,19,20,21,22,23]
	BI[1,2,3,4,5,6,7,8]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Edge-Triggered Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS996_1NT__24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[16,17,18,19,20,21,22,23]
	TRI[16,17,18,19,20,21,22,23]
	BI[1,2,3,4,5,6,7,8]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Edge-Triggered Read-Back Latch"]
	TEC["ALS"];
TI!SNJ54ALS873BJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ALS873BJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS873BNT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SNJ54AS873AJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54AS873JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN54AS873AJT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN54AS873JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74AS873ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74AHC373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74LV373PW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74LV373PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74AHC373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74LV373DB__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74LV373DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74AHC373DW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SNJ54AHC373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN54AHC373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SNJ54LV373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SNJ54AHC373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN54AHC373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SNJ54LV373W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SNJ54AHC373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN54AHC373J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHC373N__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHC16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74ALVC16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16373ADL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT162373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVT16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54AHC16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SNJ54AHCT16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SNJ54ABT16373AWD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54LVT162373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT162373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!54ACT16373WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AC564PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN74ACT564PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AC564DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN74ACT564DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AC564DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN74ACT564DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74AS576DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54AC564FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN54AC564FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT564FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ACT564FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54AS576FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN54AS576FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54AC564J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN54AC564J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN74AC564N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT564J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ACT564J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ACT564N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54AS576J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN54AS576J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74AS576N__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54AC564W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN54AC564W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT564W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN54ACT564W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN54AS576W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54AC563W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT563W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!74AC11373DW__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AC"];
TI!74ACT11373DW__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54AC11373JT__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AC"];
TI!74AC11373NT__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT11373JT__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT11373JT__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT11373NT__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT843DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT843W__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT843JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT843JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT843NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT841JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT841JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT841ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT841NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT573ADBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT573DB__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT573ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT573AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT573FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT573AW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT573W__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SNJ54ABT573AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT573AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54LVT573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN54LVT573J__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT533ADBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT533DB__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT533ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT533FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT533W__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT533J__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT533AN__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16843DL__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	TRI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16843DL__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	TRI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16843WD__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	TRI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT16843WD__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	TRI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALVC16841DL__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT162841DL__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT16841DL__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16841WD__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT162841WD__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT16841WD__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT16260WD__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT162260WD__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT16260WD__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT162260WD__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT841ADBLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT841DB__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC841ADBLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC841DB__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC841DBLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC841ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC841DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC573ADBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC573DB__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC573ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC573DW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74BCT29843NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ALS994NT__24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	BI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-Bit D-Type Transparent Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS992NT__24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	BI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-Bit D-Type Transparent Read-Back Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS990N__20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	OUT[12,13,14,15,16,17,18,19]
	BI[2,3,4,5,6,7,8,9]
	VCC[20]
	TXT["8-Bit D-Type Transparent Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS845NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,23]
	OUT[15,16,17,18,19,20,21,22]
	TRI[15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["8-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74LVC843ADBLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC843DB__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC843DBLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC843ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC843DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ALS843NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74AS843ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74ALS842NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Output"]
	TEC["ALS"];
TI!SN74AS842ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Output"]
	TEC["AS"];
TI!SN74ALS841NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74AS841ANT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74ALS667NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	OUT[15,16,17,18,19,20,21,22]
	TRI[15,16,17,18,19,20,21,22]
	BI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Transparent Read-Back Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS666NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	OUT[15,16,17,18,19,20,21,22]
	TRI[15,16,17,18,19,20,21,22]
	BI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Transparent Read-Back Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS29841NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS259J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SNJ54ALS259J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SN54ALS259J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SN74ALS259N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SNJ54LS259BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["LS"];
TI!SN54LS259BJ__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["LS"];
TI!SN74LS259BN__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["LS"];
TI!SN74AHCT573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74AHCT573DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74ACT563DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ACT533DBLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN54BCT29841W__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!SN54BCT29841JT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!SN74BCT29841NT__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!74ACT16841DL__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16841WD__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54ACT16374WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!54ACT16374WD__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!74ACT16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!74AC16373DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SN74ABT16260DL__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT162260DL__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54BCT8373AFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,21,23,24,25,26,27]
	OUT[10,11,12,13,16,17,18,19,20]
	TRI[10,11,12,13,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SNJ54ABT8373FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,21,23,24,25,26,27]
	OUT[10,11,12,13,16,17,18,19,20]
	TRI[10,11,12,13,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["ABT"];
TI!SN54BCT8373AFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,21,23,24,25,26,27]
	OUT[10,11,12,13,16,17,18,19,20]
	TRI[10,11,12,13,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SN74ABT8373DW__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["ABT"];
TI!SN74BCT8373ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SN74BCT8373DW__24_	PQ[24]	TYP["DIC"]
	IN[1,12,13,14,15,16,17,19,20,21,22,23,24]
	OUT[2,3,4,5,7,8,9,10,11]
	TRI[2,3,4,5,7,8,9,10]
	VCC[18]
	GND[6]
	TXT["Scan Test Device with Octal D-Type Latches"]
	TEC["BCT"];
TI!SNJ54ACT11533JT__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALVC16841DGGR__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT162841DGGR__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!74ACT16841DGGR__56_	PQ[56]	TYP["DIC"]
	IN[1,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	TRI[2,3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,27]
	VCC[7]
	GND[4]
	TXT["20-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALVC16843DGGR__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	TRI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16843DGGR__56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54,55,56]
	OUT[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	TRI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26]
	VCC[7]
	GND[4]
	TXT["18-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74AHC16373DGG__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHC16373DGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT16373DGG__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74AHCT16373DGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74ALVC16373DGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT16373ADGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC16373DGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVT162373DGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVT16373DGGR__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!74ACT16374DL__48_	PQ[48]	TYP["DIC"]
	IN[1,24,25,26,27,29,30,32,33,35,36,37,38,40,41,43,44,46,47,48]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[7]
	GND[4]
	TXT["16-Bit D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54ALS996FK__28_	PQ[28]	TYP["DIC"]
	IN[11,12,13,16,17,18]
	OUT[19,20,21,23,24,25,26,27]
	TRI[19,20,21,23,24,25,26,27]
	BI[2,3,4,5,6,7,9,10]
	VCC[28]
	GND[14]
	TXT["8-Bit D-Type Edge-Triggered Read-Back Latch"]
	TEC["ALS"];
TI!SN54BCT29841FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,16]
	OUT[17,18,19,20,21,23,24,25,26,27]
	TRI[17,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!SNJ54ABT843FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,16,17]
	OUT[18,19,20,21,23,24,25,26,27]
	TRI[18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT843FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,16,17]
	OUT[18,19,20,21,23,24,25,26,27]
	TRI[18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT841FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,16]
	OUT[17,18,19,20,21,23,24,25,26,27]
	TRI[17,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN54ABT841FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,13,16]
	OUT[17,18,19,20,21,23,24,25,26,27]
	TRI[17,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54AC11373FK__28_	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,7,23,24,25,26,27]
	OUT[9,10,11,12,18,19,20,21]
	TRI[9,10,11,12,18,19,20,21]
	VCC[2]
	GND[13]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ALS873BFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,27,9,10,11,12,13,16,17]
	OUT[23,24,25,26,18,19,20,21]
	TRI[23,24,25,26,18,19,20,21]
	VCC[28]
	GND[14]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN54ALS873BFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,27,9,10,11,12,13,16,17]
	OUT[23,24,25,26,18,19,20,21]
	TRI[23,24,25,26,18,19,20,21]
	VCC[28]
	GND[14]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SNJ54AS873AFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,27,9,10,11,12,13,16,17]
	OUT[23,24,25,26,18,19,20,21]
	TRI[23,24,25,26,18,19,20,21]
	VCC[28]
	GND[14]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54AS873FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,27,9,10,11,12,13,16,17]
	OUT[23,24,25,26,18,19,20,21]
	TRI[23,24,25,26,18,19,20,21]
	VCC[28]
	GND[14]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN54AS873AFK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,27,9,10,11,12,13,16,17]
	OUT[23,24,25,26,18,19,20,21]
	TRI[23,24,25,26,18,19,20,21]
	VCC[28]
	GND[14]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN54AS873FK__28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,27,9,10,11,12,13,16,17]
	OUT[23,24,25,26,18,19,20,21]
	TRI[23,24,25,26,18,19,20,21]
	VCC[28]
	GND[14]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SNJ54ACT11533FK__28_	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,7,23,24,25,26,27]
	OUT[9,10,11,12,18,19,20,21]
	TRI[9,10,11,12,18,19,20,21]
	VCC[2]
	GND[13]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ABT841APWLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVC841APWLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC841PW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC841PWLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ABT843DB__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT843DBLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SNJ54ABT841W__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ALS29841DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74BCT29843DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ABT841ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74ABT841DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74BCT29841DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["BCT"];
TI!SN74ALS843DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!74AC11373DBLE__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AC"];
TI!74ACT11373DBLE__24_	PQ[24]	TYP["DIC"]
	IN[13,14,15,16,17,20,21,22,23,24]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[18]
	GND[5,6,7,8]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALS873BDW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74AS873ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,23,7,8,9,10,11,13,14]
	OUT[19,20,21,22,15,16,17,18]
	TRI[19,20,21,22,15,16,17,18]
	VCC[24]
	GND[12]
	TXT["Dual 4-Bit D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74LVC843APWLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC843PW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC843PWLE__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["9-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74ALS841DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74AS841ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["AS"];
TI!SN74ALS842DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Output"]
	TEC["ALS"];
TI!SN74AS842ADW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	TRI[14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["10-Bit Bus-Interface D-Type Latch with 3-State Output"]
	TEC["AS"];
TI!SN74ALS667DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	OUT[15,16,17,18,19,20,21,22]
	TRI[15,16,17,18,19,20,21,22]
	BI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Transparent Read-Back Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS666DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]
	OUT[15,16,17,18,19,20,21,22]
	TRI[15,16,17,18,19,20,21,22]
	BI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Transparent Read-Back Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS996DW__24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[16,17,18,19,20,21,22,23]
	TRI[16,17,18,19,20,21,22,23]
	BI[1,2,3,4,5,6,7,8]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Edge-Triggered Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS996_1DW__24_	PQ[24]	TYP["DIC"]
	IN[9,10,11,13,14,15]
	OUT[16,17,18,19,20,21,22,23]
	TRI[16,17,18,19,20,21,22,23]
	BI[1,2,3,4,5,6,7,8]
	VCC[24]
	GND[12]
	TXT["8-Bit D-Type Edge-Triggered Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS994DW__24_	PQ[24]	TYP["DIC"]
	IN[1,13]
	OUT[14,15,16,17,18,19,20,21,22,23]
	BI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-Bit D-Type Transparent Read-Back Latch"]
	TEC["ALS"];
TI!SN74ALS992DW__24_	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]
	OUT[15,16,17,18,19,20,21,22,23]
	TRI[15,16,17,18,19,20,21,22,23]
	BI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-Bit D-Type Transparent Read-Back Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ALS845DW__24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,11,13,14,23]
	OUT[15,16,17,18,19,20,21,22]
	TRI[15,16,17,18,19,20,21,22]
	VCC[24]
	GND[12]
	TXT["8-Bit Bus-Interface D-Type Latch with 3-State Outputs"]
	TEC["ALS"];
TI!SN74ACT533PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54LS279AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,7,8,13,14,15,18,19]
	OUT[5,9,12,17]
	VCC[20]
	GND[10]
	TXT["Quadruple S-R Latch"]
	TEC["LS"];
TI!SNJ54LS373FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch and Edge-Triggered Flip-Flops"]
	TEC["LS"];
TI!SN74LVC573APWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74LVC573PW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVC"];
TI!SN74AHC373DGV__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHC"];
TI!SN74AHCT373DGV__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74ABT573APWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74LVT573PW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN74LVT573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LVT"];
TI!SN74ABT533APWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["ABT"];
TI!SN74AHCT573DGV__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["AHCT"];
TI!SN74LV573PW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74LV573PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal Transparent D-Type Latch with 3-State Outputs"]
	TEC["LV"];
TI!SN74ACT563PWLE__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SNJ54F533FK__20_	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["F"];
TI!SNJ54AC563FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["AC"];
TI!SNJ54ACT563FK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,11]
	OUT[12,13,14,15,16,17,18,19]
	TRI[12,13,14,15,16,17,18,19]
	VCC[20]
	GND[10]
	TXT["Octal D-Type Transparent Latch with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALS990DW__20_	PQ[20]	TYP["DIC"]
	IN[1,11]
	OUT[12,13,14,15,16,17,18,19]
	BI[2,3,4,5,6,7,8,9]
	VCC[20]
	TXT["8-Bit D-Type Transparent Read-Back Latch"]
	TEC["ALS"];
TI!SNJ54ALS259FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SN54ALS259FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SNJ54LS259BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,17,18,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-Bit Addressable Latch"]
	TEC["LS"];
TI!SN74LS259BD__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["LS"];
TI!SN74ALS259D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,13,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-Bit Addressable Latch"]
	TEC["ALS"];
TI!SN54LS630JD_28_	PQ[28]	TYP["DIC"]
	IN[25,26]
	OUT[1,27]
	BI[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,21,22,23,24]
	VCC[28]
	GND[14]
	TXT["16-Bit Parallel Error Detection and Correction Circuits"]
	TEC["LS"];
TI!SN74LS630N_28_	PQ[28]	TYP["DIC"]
	IN[25,26]
	OUT[1,27]
	BI[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,21,22,23,24]
	VCC[28]
	GND[14]
	TXT["16-Bit Parallel Error Detection and Correction Circuits"]
	TEC["LS"];
TI!SN74LS636N_20_	PQ[20]	TYP["DIC"]
	IN[17,18]
	OUT[1,19]
	BI[2,3,4,5,6,7,8,9,11,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["8-Bit Parallel Error Detection and Correction Circuits"]
	TEC["LS"];
TI!SNJ54AC04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["AC"];
TI!SNJ54AHCT04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["AHCT"];
TI!SNJ54HCT04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["HCT"];
TI!SNJ54LV04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["LV"];
TI!SNJ54HC04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["HC"];
TI!SNJ54LS04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["LS"];
TI!SNJ54ALS04BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["ALS"];
TI!SN54ALS04BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["ALS"];
TI!SNJ54AS04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["AS"];
TI!SN54AS04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["AS"];
TI!SNJ54F04FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter (Single Stage)"]
	TEC["F"];
TI!SNJ54ACT11004FK__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["ACT"];
TI!54ACT11004FK__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["ACT"];
TI!SNJ54AC11004J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!54AC11004J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!74AC11004N__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SNJ54ACT11004J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["ACT"];
TI!54ACT11004J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["ACT"];
TI!74ACT11004N__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["ACT"];
TI!SN54AS808BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input AND Driver"]
	TEC["AS"];
TI!SN54AS808BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input AND Driver"]
	TEC["AS"];
TI!SN74AS808BN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input AND Driver"]
	TEC["AS"];
TI!SN75ALS121N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual Line Driver"]
	TEC["ALS"];
TI!SN74LVC04ADBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LVC"];
TI!SN74LVC04DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LVC"];
TI!SN74LVC04AD__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LVC"];
TI!SN74LVC04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LVC"];
TI!SNJ54LS40W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SNJ54LS40J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN54LS40J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN74LS28D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer"]
	TEC["LS"];
TI!SNJ54HC7002W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NOR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7002J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NOR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC7002N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NOR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74LS06D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS16D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS16N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54LS06J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS06N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54HC7032W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-OR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7032J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-OR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC7032N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-OR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7001J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-AND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC7001N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-AND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC7001D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-AND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54ALS1005J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["ALS"];
TI!SN54ALS1005J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["ALS"];
TI!SN74ALS1005N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["ALS"];
TI!SN74AC04PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SN74HC04PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SN74AHCT04PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AHCT"];
TI!SN74HCT04PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HCT"];
TI!SN74LV04PW__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SN74LV04PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SN74AC04DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SN74HC04DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SN74AHCT04DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AHCT"];
TI!SN74LV04DB__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SN74LV04DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SN74AC04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SN74ALS04BD__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["ALS"];
TI!SN74AS04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SN74HC04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SN74HCT04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HCT"];
TI!SN74F04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["F"];
TI!SN74LS04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LS"];
TI!SN74AHCT04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AHCT"];
TI!SN74LV04D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SNJ54AC04W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SNJ54HC04W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SNJ54LS04W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LS"];
TI!SNJ54AHCT04W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AHCT"];
TI!SNJ54LV04W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SNJ54AHCT04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AHCT"];
TI!SN74AHCT04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AHCT"];
TI!SNJ54ALS04BJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["ALS"];
TI!SN54ALS04BJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["ALS"];
TI!SN74ALS04BN__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["ALS"];
TI!SNJ54AS04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SN54AS04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SN74AS04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SNJ54F04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["F"];
TI!SN54F04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["F"];
TI!SN74F04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["F"];
TI!SNJ54HC04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SN54HC04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SN74HC04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HC"];
TI!SNJ54HCT04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HCT"];
TI!SN54HCT04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HCT"];
TI!SN74HCT04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HCT"];
TI!SNJ54LS04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LS"];
TI!SN54LS04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LS"];
TI!SN74LS04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LS"];
TI!SN74AC04N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SNJ54LV04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LV"];
TI!SN74LS07D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["LS"];
TI!SN74LS17D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["LS"];
TI!SN74F126N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Bus Buffer Gate with 3-State Output"]
	TEC["F"];
TI!SN74F125N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Bus Buffer Gate with 3-State Output"]
	TEC["F"];
TI!SN74AHC14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHC"];
TI!SN74AHCT14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SN74HC14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HC"];
TI!SN74HCT14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HCT"];
TI!SN74AC14PW__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN74AC14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN74ACT14PW__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN74ACT14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN74LV14PW__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74LV14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74LVC14PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LVC"];
TI!SN74AHC14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHC"];
TI!SN74AHCT14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SN74HCT14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HCT"];
TI!SN74AC14DB__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN74AC14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN74ACT14DB__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN74ACT14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN74LV14DB__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74LV14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74LVC14DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LVC"];
TI!SN74AC14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN74ACT14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN74AHC14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHC"];
TI!SN74AHCT14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SN74HC14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HC"];
TI!SN74HCT14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HCT"];
TI!SN74LS14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LS"];
TI!SN74LV14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74LVC14D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LVC"];
TI!SNJ54LS14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LS"];
TI!SNJ54AC14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN54AC14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SNJ54AHC14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHC"];
TI!SNJ54AHCT14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SNJ54HC14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HC"];
TI!SNJ54HCT14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HCT"];
TI!SNJ54ACT14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN54ACT14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SNJ54LV14W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74ACT14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SNJ54AC14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN54AC14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SN74AC14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AC"];
TI!SNJ54ACT14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SN54ACT14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["ACT"];
TI!SNJ54AHC14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHC"];
TI!SN74AHC14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHC"];
TI!SNJ54AHCT14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SN74AHCT14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SNJ54HC14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HC"];
TI!SN54HC14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HC"];
TI!SN74HC14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HC"];
TI!SNJ54HCT14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HCT"];
TI!SN74HCT14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["HCT"];
TI!SNJ54LS14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LS"];
TI!SN54LS14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LS"];
TI!SN74LS14N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LS"];
TI!SNJ54LV14J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["LV"];
TI!SN74ALS8003AP__8_	PQ[8]	TYP["DIC"]
	IN[1,2,6,7]
	OUT[3,5]
	VCC[8]
	GND[4]
	TXT["Dual 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54AC11000J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11000J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!74AC11000N__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT11000J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11000J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!74AC11032DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!74ACT11032DBLE__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!74AC11032D__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!74ACT11032D__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AC11032J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!54AC11032J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!74AC11032N__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT11032J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!54ACT11032J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!74ACT11032N__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!74AC11008D__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!74ACT11008D__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AC11008J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!54AC11008J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!74AC11008N__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54ACT11008J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!54ACT11008J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!74ACT11008N__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54HC51J__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,10,12,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["Dual 2 Wide 2 Input AND/OR Invert Gate"]
	TEC["HC"];
TI!SN74HC51N__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,10,12,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["Dual 2 Wide 2 Input AND/OR Invert Gate"]
	TEC["HC"];
TI!SNJ54AC11W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AC"];
TI!SNJ54HC11W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SNJ54AC11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AC"];
TI!SN74AC11N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AC"];
TI!SNJ54ACT11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ACT"];
TI!SN74ACT11N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ACT"];
TI!SNJ54ALS11AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ALS"];
TI!SN54ALS11AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ALS"];
TI!SN74ALS11AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ALS"];
TI!SNJ54AS11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AS"];
TI!SN54AS11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AS"];
TI!SN74AS11N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AS"];
TI!SNJ54F11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["F"];
TI!SN54F11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["F"];
TI!SN74F11N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["F"];
TI!SNJ54HC11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SN54HC11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SN74HC11N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SNJ54LS11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["LS"];
TI!SN54LS11J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["LS"];
TI!SN74LS11N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["LS"];
TI!SNJ54AHCT02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["AHCT"];
TI!SN74AHCT02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["AHCT"];
TI!SNJ54LS266W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-NOR Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN74F260N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["Dual 5-Input Positive-NOR Gate"]
	TEC["F"];
TI!SN54LS22J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["LS"];
TI!SNJ54LS09W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SN74HC09D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["HC"];
TI!SN74ALS09D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["ALS"];
TI!SN74LS09D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SNJ54LS136W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74AC86DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SN74ACT86DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SN74AHC86DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SN74AHCT86DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SN74LVC86ADB__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC86ADBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC86DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SN74AC86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SN74ACT86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SN74AHC86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SN74AHCT86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SN74ALS86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ALS"];
TI!SN74AS86AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AS"];
TI!SN74F86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["F"];
TI!SN74HC86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SN74LS86AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LS"];
TI!SN74LVC86AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC86D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SNJ54AC86W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT86W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AHC86W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT86W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SNJ54HC86W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SNJ54LS86AW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LS"];
TI!SNJ54AHCT86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SN74AHCT86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SNJ54AC86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SN74AC86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SN74ACT86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AHC86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SN74AHC86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SNJ54ALS86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ALS"];
TI!SN54ALS86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ALS"];
TI!SN74ALS86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ALS"];
TI!SNJ54AS86AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AS"];
TI!SN54AS86AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AS"];
TI!SN74AS86AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AS"];
TI!SNJ54F86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["F"];
TI!SN74F86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["F"];
TI!SNJ54HC86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SN54HC86J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SN74HC86N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SNJ54LS86AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LS"];
TI!SN54LS86AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LS"];
TI!SN74LS86AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LS"];
TI!SN74AC32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SN74ACT32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SN74AHC32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SN74AHCT32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SN74LV32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SN74LV32DB__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SN74LVC32ADB__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LVC"];
TI!SN74AC32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SN74ACT32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SN74AHC32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SN74AHCT32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SN74AS32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AS"];
TI!SN74F32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["F"];
TI!SN74LS32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LS"];
TI!SN74LV32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SN74LVC32AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LVC"];
TI!SNJ54AC32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AHC32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SNJ54LV32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SNJ54AC32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SN74AC32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SN74ACT32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AHC32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SN74AHC32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SN74AHCT32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SNJ54AS32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AS"];
TI!SN54AS32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AS"];
TI!SN74AS32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AS"];
TI!SNJ54F32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["F"];
TI!SN74F32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["F"];
TI!SNJ54LV32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SNJ54HC30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["HC"];
TI!SN54HC30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["HC"];
TI!SN74HC30N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["HC"];
TI!SNJ54LS30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["LS"];
TI!SN54LS30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["LS"];
TI!SN74LS30N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["LS"];
TI!SN74AS27D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["AS"];
TI!SN74HC27D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["HC"];
TI!SN74HC27NSLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["HC"];
TI!SNJ54HC27W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["HC"];
TI!SNJ54HC27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["HC"];
TI!SN54HC27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["HC"];
TI!SN74HC27N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["HC"];
TI!SNJ54LS27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["LS"];
TI!SN54LS27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["LS"];
TI!SN74LS27N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input NOR Gate"]
	TEC["LS"];
TI!SN74HC01D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["HC"];
TI!SNJ54ALS01J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["ALS"];
TI!SN74HC01N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["HC"];
TI!SNJ54LS01J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN54LS01J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS01N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54HC266W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SNJ54HC266J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SN54HC266J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SN74HC266N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SN74HC7266N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SNJ54LS266J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["LS"];
TI!SN54LS266J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["LS"];
TI!SN74LS266N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["LS"];
TI!SN74AHC02PWLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SN74AHCT02PWLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHCT"];
TI!SN74LVC02APWLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LVC"];
TI!SN74LVC02PWLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LVC"];
TI!SN74LV02PWLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SN74LV02PW__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SN74AHC02DBLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SN74AHCT02DBLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHCT"];
TI!SN74LVC02ADBLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LVC"];
TI!SN74LVC02DBLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LVC"];
TI!SN74LV02DBLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SN74LV02DB__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SN74AHC02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SN74AHCT02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHCT"];
TI!SN74LVC02AD__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LVC"];
TI!SN74LVC02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LVC"];
TI!SN74LV02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SNJ54AHC02W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT02W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHCT"];
TI!SNJ54LV02W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SNJ54AHC02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SN74AHC02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SNJ54LV02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SN74AC11DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["AC"];
TI!SN74ACT11DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54LS11W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["LS"];
TI!SNJ54ACT11W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54LS12J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SN54LS12J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74LS12N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SNJ54LS12W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74AC10PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74ACT10PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74LVC10APWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74LVC10PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SNJ54AC10W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN54AC10W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74AS10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN74HC10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74LS10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN74AC10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74ACT10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74LVC10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74AC10DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT10W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54LS10W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54AC10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN54AC10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74AC10N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74ACT10N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54ALS10AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54ALS10AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74ALS10AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54F10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN54F10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74F10N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54HC10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN54HC10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74HC10N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54LS10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN54LS10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN74LS10N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54HC4075J__14_	PQ[14]	TYP["DIC"]
	IN[3,4,5,1,2,8,11,12,13]
	OUT[6,9,10]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input OR Gate"]
	TEC["HC"];
TI!SN54HC4075J__14_	PQ[14]	TYP["DIC"]
	IN[3,4,5,1,2,8,11,12,13]
	OUT[6,9,10]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input OR Gate"]
	TEC["HC"];
TI!SN74HC4075N__14_	PQ[14]	TYP["DIC"]
	IN[3,4,5,1,2,8,11,12,13]
	OUT[6,9,10]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input OR Gate"]
	TEC["HC"];
TI!SN74HCT08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HCT"];
TI!SN74AHC08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHC"];
TI!SN74AHCT08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHCT"];
TI!SN74LV08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SN74LV08PW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SN74LVC08APWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SN74LVC08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SN74AC08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SN74HC08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN74HCT08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HCT"];
TI!SN74ACT08PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SN74AHC08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHC"];
TI!SN74AHCT08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHCT"];
TI!SN74LV08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SN74LV08DB__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SN74LVC08ADBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SN74LVC08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SN74AC08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SN74ACT08DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AHC08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHC"];
TI!SNJ54LS08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LS"];
TI!SNJ54AHCT08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHCT"];
TI!SNJ54HC08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SNJ54LV08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SNJ54AC08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54LVC08AW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SNJ54HCT08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HCT"];
TI!SN74AS08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN74AC08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SN74AHC08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHC"];
TI!SN74AHCT08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHCT"];
TI!SN74LV08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SN74LVC08AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SN74LVC08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SN74ACT08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SN74F08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["F"];
TI!SN74HC08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN74LS08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN74ALS08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SN74HCT08D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HCT"];
TI!SN74HC132D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74LS132D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["LS"];
TI!SNJ54HC132W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54LS132W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["LS"];
TI!SN54HC132J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC132N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54LS132J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["LS"];
TI!SN54LS132J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["LS"];
TI!SN74LS132N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["LS"];
TI!SN74LS24AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["LS"];
TI!SN74LVC00APWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74LVC00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74ACT00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74AHC00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SN74AHCT00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SN74HC00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74HCT00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HCT"];
TI!SN74LV00PW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SN74LV00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SN74AC00PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74LV00DB__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SN74LV00DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SN74AC00DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74LVC00ADBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74LVC00DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74ACT00DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74AHC00DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SN74AHCT00DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SN74LV00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SN74LS00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN74LVC00AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74LVC00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74AC00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74ACT00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74AHC00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SN74AHCT00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SN74ALS00AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74AS00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN74F00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74HC00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74HCT00D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HCT"];
TI!SN74HC00NSLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54LV00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SNJ54LVC00AW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SNJ54AHC00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SNJ54AHCT00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SNJ54HC00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54HCT00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HCT"];
TI!SNJ54LS00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54ACT00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74AC00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SN74ACT00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54AHC00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SN74AHC00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SNJ54AHCT00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SN74AHCT00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SNJ54ALS00AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54ALS00AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74ALS00AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54AS00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN54AS00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN74AS00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SNJ54F00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN54F00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74F00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54HC00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN54HC00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74HC00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54HCT00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HCT"];
TI!SN74HCT00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HCT"];
TI!SNJ54LS00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN54LS00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN74LS00N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54LV00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SNJ54LVC00AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SNJ54LS54W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-Wide AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SNJ54LS54J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-Wide AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SN54LS54J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-Wide AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SN74LS54N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-Wide AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SNJ54LS51W__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,12,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SNJ54LS51J__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,12,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SN54LS51J__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,12,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SN74LS51N__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,12,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SNJ54LS26W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input High-Voltage Interface Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54LS26J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input High-Voltage Interface Positive-NAND Gate"]
	TEC["LS"];
TI!SN54LS26J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input High-Voltage Interface Positive-NAND Gate"]
	TEC["LS"];
TI!SN74LS26N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input High-Voltage Interface Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54LS13J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Schmitt-Trigger"]
	TEC["LS"];
TI!SN54LS13J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Schmitt-Trigger"]
	TEC["LS"];
TI!SN74LS13N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Schmitt-Trigger"]
	TEC["LS"];
TI!SNJ54HC05W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["HC"];
TI!SN74HC05D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["HC"];
TI!SN74ALS05AD__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["ALS"];
TI!SN74LS05D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["LS"];
TI!SNJ54HC05J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["HC"];
TI!SN54HC05J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["HC"];
TI!SN74HC05N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["HC"];
TI!SNJ54ALS05AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["ALS"];
TI!SN54ALS05AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["ALS"];
TI!SN74ALS05AN__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["ALS"];
TI!SNJ54LS05J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["LS"];
TI!SN54LS05J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["LS"];
TI!SN74LS05N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["LS"];
TI!SNJ54HC03W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Drain Outputs"]
	TEC["HC"];
TI!SNJ54LS03W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SNJ54F64J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,9,10,11,12,13]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 Input AND-OR-INVERT Gate"]
	TEC["F"];
TI!SNJ54LS37W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["LS"];
TI!SNJ54F37J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["F"];
TI!SNJ54ALS37AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["ALS"];
TI!SN54ALS37AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["ALS"];
TI!SN74ALS37AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["ALS"];
TI!SN54LS37J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["LS"];
TI!SNJ54LS37J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["LS"];
TI!SN74LS37N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["LS"];
TI!SNJ54LS20W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54AS20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN54AS20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN74AS20N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SNJ54F20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN54F20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74F20N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54AS10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gates"]
	TEC["AS"];
TI!SN54AS10J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gates"]
	TEC["AS"];
TI!SN74AS10N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gates"]
	TEC["AS"];
TI!SNJ54AS1004AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SN54AS1004AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SN74AS1004AN__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SN74ALS1004N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["ALS"];
TI!SNJ54AS1000AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SN54AS1000AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SN74AS1000AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SNJ54ALS832AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["ALS"];
TI!SN54ALS832AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["ALS"];
TI!SN74ALS832AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["ALS"];
TI!SNJ54AS832BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
TI!SN54AS832BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
TI!SN74AS832BN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
TI!SNJ54ALS805AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["ALS"];
TI!SN54ALS805AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["ALS"];
TI!SN74ALS805AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["ALS"];
TI!SN54AS805BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
TI!SN74AS805BN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
TI!SNJ54ALS804AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
TI!SN54ALS804AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
TI!SNJ54AS804BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
TI!SN54AS804BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
TI!SNJ54ALS804AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
TI!SN54ALS804AJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
TI!SN74ALS804AN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
TI!SNJ54AS804BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
TI!SN54AS804BJ__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
TI!SN74AS804BN__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
TI!SNJ54ALS38AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS38AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS38BJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74ALS38AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74ALS38BN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54LS38J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SN54LS38J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS38N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54LS33W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS33AJ__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS33AJ__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74ALS33AN__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54LS33J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SN54LS33J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS33N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SN74HC32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SN74HCT32DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HCT"];
TI!SN74ALS32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["ALS"];
TI!SN74HC32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SN74HCT32D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HCT"];
TI!SNJ54HC32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SNJ54HCT32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HCT"];
TI!SNJ54LS32W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["LS"];
TI!SNJ54ALS32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["ALS"];
TI!SN54ALS32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["ALS"];
TI!SN74ALS32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["ALS"];
TI!SNJ54HC32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SN54HC32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SN74HC32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SNJ54HCT32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HCT"];
TI!SN74HCT32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HCT"];
TI!SNJ54LS32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["LS"];
TI!SN54LS32J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["LS"];
TI!SN74LS32N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["LS"];
TI!SNJ54LS30W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54ALS30AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54ALS30AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74ALS30AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54AS30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN54AS30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN74AS30N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SNJ54F30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN54F30J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74F30N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54LS27W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["LS"];
TI!SNJ54ALS27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SN54ALS27AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SN54ALS27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SN74ALS27AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SN74ALS27N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SNJ54AS27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["AS"];
TI!SN54AS27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["AS"];
TI!SN74AS27N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["AS"];
TI!SNJ54F27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["F"];
TI!SN54F27J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["F"];
TI!SN74F27N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["F"];
TI!SNJ54LS21W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SNJ54ALS21AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SN54ALS21AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SN74ALS21AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SNJ54AS21J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN54AS21J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN74AS21N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AS"];
TI!SNJ54LS21J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN54LS21J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN74LS21N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SNJ54HC21J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["HC"];
TI!SNJ54HC21W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN54HC21J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN74HC21N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN74ALS20AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["ALS"];
TI!SN74HC20D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["HC"];
TI!SN74HC20NSLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["HC"];
TI!SNJ54HC20W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["HC"];
TI!SNJ54ALS20AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["ALS"];
TI!SN54ALS20AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["ALS"];
TI!SN74ALS20AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["ALS"];
TI!SNJ54HC20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["HC"];
TI!SN54HC20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["HC"];
TI!SN74HC20N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["HC"];
TI!SNJ54LS20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["LS"];
TI!SN54LS20J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["LS"];
TI!SN74LS20N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NAND Gate"]
	TEC["LS"];
TI!SNJ54LS15W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS15AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54LS15J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN54LS15J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS15N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS133J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54ALS133J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74ALS133N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54HC133J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN54HC133J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74HC133N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54ALS1035J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Non-Inverting Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS1035J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Non-Inverting Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74ALS1035N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Non-Inverting Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54ALS03BJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["ALS"];
TI!SN54ALS03BJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["ALS"];
TI!SN74ALS03BN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["ALS"];
TI!SNJ54HC03J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["HC"];
TI!SN54HC03J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["HC"];
TI!SN74HC03N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["HC"];
TI!SNJ54LS03J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["LS"];
TI!SN54LS03J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["LS"];
TI!SN74LS03N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["LS"];
TI!SN74HC02DBLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SN74HC02NSLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SN74ALS02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SN74AS02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["AS"];
TI!SN74F02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["F"];
TI!SN74HC02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SN74HCT02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HCT"];
TI!SN74LS02D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["LS"];
TI!SN74ALS02AD__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SNJ54HC02W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SNJ54HCT02W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HCT"];
TI!SNJ54ALS02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SN54ALS02AJ__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SN54ALS02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SN74ALS02AN__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SN74ALS02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["ALS"];
TI!SNJ54AS02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["AS"];
TI!SN54AS02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["AS"];
TI!SN74AS02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["AS"];
TI!SNJ54F02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["F"];
TI!SN54F02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["F"];
TI!SN74F02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["F"];
TI!SNJ54HC02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SN54HC02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SN74HC02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SNJ54HCT02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HCT"];
TI!SN74HCT02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HCT"];
TI!SNJ54LS02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["LS"];
TI!SN54LS02J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["LS"];
TI!SN74LS02N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["LS"];
TI!SNJ54LS51FK__20_	PQ[20]	TYP["DIC"]
	IN[2,19,13,14,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SN74HC132DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74AHC00DGV__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SN74AHCT00DGV__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SN74LS54D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-Wide AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SNJ54LS54FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,13,14,16,18,19]
	OUT[9]
	VCC[20]
	GND[10]
	TXT["4-Wide AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SN74LS51D__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,12,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["AND-OR-INVERT Gate"]
	TEC["LS"];
TI!SNJ54LS38W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS26D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input High-Voltage Interface Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54LS26FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input High-Voltage Interface Positive-NAND Gate"]
	TEC["LS"];
TI!SN74LS266D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-NOR Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54LS22FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54LS20FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54ALS20AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54ALS20AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54AS20FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN54AS20FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SNJ54HC20FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74LS13D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Schmitt-Trigger"]
	TEC["LS"];
TI!SN74LS136D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SNJ54LS136J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN54LS136J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN74LS136N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54LS136FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate  with Open-Collector Outputs"]
	TEC["LS"];
TI!SN74LS12D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SNJ54LS12FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN74AC11PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["AC"];
TI!SN74ACT11PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54HCT04W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["HCT"];
TI!SN74HC7032D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-OR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7032FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Positive-OR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC7002D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NOR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7002FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Positive-NOR Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7001W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-AND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54HC7001FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Positive-AND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SN74HC51D__14_	PQ[14]	TYP["DIC"]
	IN[1,13,9,10,12,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["Dual 2 Wide 2 Input AND/OR Invert Gate"]
	TEC["HC"];
TI!SNJ54HC51FK__20_	PQ[20]	TYP["DIC"]
	IN[2,19,13,14,18,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["Dual 2 Wide 2 Input AND/OR Invert Gate"]
	TEC["HC"];
TI!SNJ54HC4078AJ__14_	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["8-Input NOR/OR Gate"]
	TEC["HC"];
TI!SNJ54HC4078AFK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,13,14,16,18]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["8-Input OR/NOR Gate"]
	TEC["HC"];
TI!SN74HC4075D__14_	PQ[14]	TYP["DIC"]
	IN[3,4,5,1,2,8,11,12,13]
	OUT[6,9,10]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input OR Gate"]
	TEC["HC"];
TI!SNJ54HC4075FK__20_	PQ[20]	TYP["DIC"]
	IN[4,6,8,2,3,12,16,18,19]
	OUT[9,13,14]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input OR Gate"]
	TEC["HC"];
TI!SNJ54HC4002J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,12,11,10,9]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NOR Gate"]
	TEC["HC"];
TI!SN54HC4002J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,12,11,10,9]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input NOR Gate"]
	TEC["HC"];
TI!SNJ54HC4002FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,18,16,14,13]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["Dual 4 Input NOR Gate"]
	TEC["HC"];
TI!SN74AS30D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["AS"];
TI!SN74HC30D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input NAND Gate"]
	TEC["HC"];
TI!SN74HC266D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SN74HC7266D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["Quad Exclusive NOR Gate with Open-Drain"]
	TEC["HC"];
TI!SNJ54HC266FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-NOR Gate with Open-Collectors Outputs"]
	TEC["HC"];
TI!SNJ54LS266FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-NOR Gate with Open-Collectors Outputs"]
	TEC["LS"];
TI!SNJ54HC133FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54HC132J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Positive-NAND Gate with Schmitt-Trigger Input"]
	TEC["HC"];
TI!SNJ54LS132FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Schmitt Trigger"]
	TEC["LS"];
TI!SNJ54HC132FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Schmitt Trigger"]
	TEC["HC"];
TI!SNJ54HC10W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54LS05W__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverter (Open-Drain)"]
	TEC["LS"];
TI!SN74ALS03BD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Drain Outputs"]
	TEC["ALS"];
TI!SN74LS03D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SNJ54F64FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,13,14,16,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["4-2-3-2 Input AND-OR-INVERT Gate"]
	TEC["F"];
TI!SN74LS37D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["LS"];
TI!SN74ALS37AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer"]
	TEC["ALS"];
TI!SNJ54F27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["F"];
TI!SNJ54ALS27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["ALS"];
TI!SN54ALS27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["ALS"];
TI!SNJ54AS27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["AS"];
TI!SN54AS27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["AS"];
TI!SNJ54HC27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["HC"];
TI!SNJ54LS27FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["LS"];
TI!SNJ54F20FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54F10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54LS10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54F02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["F"];
TI!SNJ54AHC02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHCT"];
TI!SNJ54ALS02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["ALS"];
TI!SN54ALS02AFK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["ALS"];
TI!SN54ALS02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["ALS"];
TI!SNJ54AS02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AS"];
TI!SN54AS02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AS"];
TI!SNJ54HC02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["HC"];
TI!SNJ54HCT02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["HCT"];
TI!SNJ54LS02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LS"];
TI!SNJ54LV02FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["LV"];
TI!SN74AS20D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN74F20D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74LS20D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SN74ALS10AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gates"]
	TEC["ALS"];
TI!SN74F10D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gates"]
	TEC["F"];
TI!SNJ54AS1032AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Buffer/Driver"]
	TEC["AS"];
TI!SN54AS1032AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Buffer/Driver"]
	TEC["AS"];
TI!SN74AS1032AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Buffer/Driver"]
	TEC["AS"];
TI!SNJ54AS1032AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Buffer/Driver"]
	TEC["AS"];
TI!SN54AS1032AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Buffer/Driver"]
	TEC["AS"];
TI!SN74ALS1004D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["ALS"];
TI!SN74AS1004AD__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AS"];
TI!SNJ54AS1004AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverting Driver"]
	TEC["AS"];
TI!SN54AS1004AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverting Driver"]
	TEC["AS"];
TI!SN74AS1000AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SNJ54AS1000AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SNJ54AS1000FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SN54AS1000AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer/Driver"]
	TEC["AS"];
TI!SN74ALS832ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["ALS"];
TI!SN74AS832BDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
TI!SNJ54ALS832AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["ALS"];
TI!SN54ALS832AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["ALS"];
TI!SNJ54AS832BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
TI!SN54AS832BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input OR Driver"]
	TEC["AS"];
TI!SN74ALS805ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["ALS"];
TI!SN74AS805BDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
TI!SNJ54ALS805AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["ALS"];
TI!SN54ALS805AFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["ALS"];
TI!SN54AS805BFK__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NOR Driver"]
	TEC["AS"];
TI!SN74ALS804ADW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["ALS"];
TI!SN74AS804BDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input NAND Driver"]
	TEC["AS"];
TI!SN74ALS38AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74ALS38BD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74LS38D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS38AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS38AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS38BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54LS38FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS37AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-input Positive-NAND Buffer"]
	TEC["ALS"];
TI!SN54ALS37AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-input Positive-NAND Buffer"]
	TEC["ALS"];
TI!SNJ54LS37FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-input Positive-NAND Buffer"]
	TEC["LS"];
TI!SN74ALS33AD__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74LS33D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS33AFK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS33AFK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NOR Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SN74HC32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HC"];
TI!SN74HCT32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input OR Gate"]
	TEC["HCT"];
TI!SN74ALS30AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74F30D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["F"];
TI!SN74LS30D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54ALS30AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input NAND Gate"]
	TEC["ALS"];
TI!SN54ALS30AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input NAND Gate"]
	TEC["ALS"];
TI!SNJ54AS30FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input NAND Gate"]
	TEC["AS"];
TI!SN54AS30FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input NAND Gate"]
	TEC["AS"];
TI!SNJ54HC30FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input NAND Gate"]
	TEC["HC"];
TI!SNJ54LS30FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input NAND Gate"]
	TEC["LS"];
TI!SN74ALS27AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SN74ALS27D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["ALS"];
TI!SN74F27D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["F"];
TI!SN74LS27D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NOR Gates"]
	TEC["LS"];
TI!SN74AS21D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN74LS21D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN74ALS21AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SN74HC21D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["HC"];
TI!SNJ54ALS21AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input AND Gate"]
	TEC["ALS"];
TI!SN54ALS21AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input AND Gate"]
	TEC["ALS"];
TI!SNJ54AS21FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input AND Gate"]
	TEC["AS"];
TI!SN54AS21FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input AND Gate"]
	TEC["AS"];
TI!SNJ54HC21FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input AND Gate"]
	TEC["HC"];
TI!SN74LS15D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SNJ54ALS15AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate with Open-Collector Outputs"]
	TEC["ALS"];
TI!SN74HC133D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SN74ALS133D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54ALS133FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-Input NAND Gate"]
	TEC["ALS"];
TI!SN54ALS133FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-Input NAND Gate"]
	TEC["ALS"];
TI!SN74ALS1035D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Non-Inverting Buffer with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54ALS1034J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Driver"]
	TEC["ALS"];
TI!SNJ54AS1034AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Driver"]
	TEC["AS"];
TI!SNJ54ALS1034FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Driver"]
	TEC["ALS"];
TI!SNJ54AS1034AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Driver"]
	TEC["AS"];
TI!SNJ54ALS1010AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN74ALS1005D__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["ALS"];
TI!SNJ54ALS1005FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverting Buffer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SN54ALS1005FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverting Buffer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SNJ54ALS09FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Collector Outputs"]
	TEC["ALS"];
TI!SN54ALS09FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Collector Outputs"]
	TEC["ALS"];
TI!SNJ54HC09FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Collector Outputs"]
	TEC["HC"];
TI!SNJ54LS09FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Collector Outputs"]
	TEC["LS"];
TI!SNJ54ALS05AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["ALS"];
TI!SN54ALS05AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54HC05FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["HC"];
TI!SNJ54LS05FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverter with Open-Collector Output"]
	TEC["LS"];
TI!SN74HC03D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Ouput"]
	TEC["HC"];
TI!SNJ54ALS03BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SN54ALS03BFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Buffer with Open-Collector Outputs"]
	TEC["ALS"];
TI!SN74HC02PWLE__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["HC"];
TI!SN74HC386D__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["HC"];
TI!SNJ54ALS01FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["ALS"];
TI!SNJ54LS01FK__20_	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate with Open-Collector Output"]
	TEC["LS"];
TI!SN74AC86PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SN74ACT86PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SN74AHC86PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SN74AHCT86PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SN74LVC86APW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC86APWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC86PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LVC"];
TI!SNJ54LS02W__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input NOR Gate"]
	TEC["LS"];
TI!SN74AHC02DGV__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHC"];
TI!SN74AHCT02DGV__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AHCT"];
TI!SNJ54ACT32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SNJ54LS32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LS"];
TI!SNJ54ACT11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,16,14,13]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54LS11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,16,14,13]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["LS"];
TI!SNJ54ACT11020FK__20_	PQ[20]	TYP["DIC"]
	IN[8,6,3,2,19,18,14,13]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11020FK__20_	PQ[20]	TYP["DIC"]
	IN[8,6,3,2,19,18,14,13]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54ACT08W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54ACT00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54ALS00AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54ALS00AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SNJ54AS00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SN54AS00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AS"];
TI!SNJ54F00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54HC00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HC"];
TI!SNJ54HCT00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["HCT"];
TI!SNJ54LVC00AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SNJ54LS00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LS"];
TI!SNJ54AHC00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHC"];
TI!SNJ54AHCT00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AHCT"];
TI!SNJ54LV00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["LV"];
TI!SNJ54AC86FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AC"];
TI!SNJ54AHC86FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT86FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["AHCT"];
TI!SNJ54F86FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["F"];
TI!SNJ54HC86FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SNJ54LS86AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["LS"];
TI!SNJ54ACT86FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Exclusive-OR Gate"]
	TEC["ACT"];
TI!SN74AC32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SN74ACT32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SN74AHC32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SN74AHCT32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SN74LV32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SN74LV32PW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SN74LVC32APW__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LVC"];
TI!SN74LVC32PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LVC"];
TI!SNJ54AC32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SNJ54AHC32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHC"];
TI!SNJ54AHCT32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AHCT"];
TI!SNJ54ALS32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ALS"];
TI!SN54ALS32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ALS"];
TI!SNJ54AS32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AS"];
TI!SN54AS32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AS"];
TI!SNJ54F32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["F"];
TI!SNJ54HC32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["HC"];
TI!SNJ54HCT32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["HCT"];
TI!SNJ54LV32FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["LV"];
TI!SN74AHCT14DGV__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Schmitt-Trigger Inverter"]
	TEC["AHCT"];
TI!SNJ54AC14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["AC"];
TI!SN54AC14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["AC"];
TI!SNJ54ACT14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["ACT"];
TI!SN54ACT14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["ACT"];
TI!SNJ54HCT14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["HCT"];
TI!SNJ54AHC14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["AHC"];
TI!SNJ54AHCT14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["AHCT"];
TI!SNJ54LV14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["LV"];
TI!SNJ54LS14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["LS"];
TI!SNJ54HC14FK__20_	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Schmitt Inverter"]
	TEC["HC"];
TI!SN74AC11D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AC"];
TI!SN74ACT11D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ACT"];
TI!SN74ALS11AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["ALS"];
TI!SN74AS11D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["AS"];
TI!SN74F11D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["F"];
TI!SN74HC11D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SN74LS11D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["LS"];
TI!SN74HC11NSLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SNJ54AC11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["AC"];
TI!SNJ54ALS11AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["ALS"];
TI!SN54ALS11AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["ALS"];
TI!SNJ54AS11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["AS"];
TI!SN54AS11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["AS"];
TI!SNJ54F11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["F"];
TI!SNJ54HC11FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input AND Gate"]
	TEC["HC"];
TI!SNJ54AC11034J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Non-Inverter"]
	TEC["AC"];
TI!54AC11034J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Non-Inverter"]
	TEC["AC"];
TI!SNJ54ACT11034J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Non-Inverter"]
	TEC["ACT"];
TI!54ACT11034J__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Non-Inverter"]
	TEC["ACT"];
TI!SNJ54AC11034FK__20_	PQ[20]	TYP["DIC"]
	IN[5,4,3,18,17,16]
	OUT[6,7,8,13,14,15]
	VCC[1]
	GND[9,10,11,12]
	TXT["Hex Non-Inverter"]
	TEC["AC"];
TI!54AC11034FK__20_	PQ[20]	TYP["DIC"]
	IN[5,4,3,18,17,16]
	OUT[6,7,8,13,14,15]
	VCC[1]
	GND[9,10,11,12]
	TXT["Hex Non-Inverter"]
	TEC["AC"];
TI!SNJ54ACT11034FK__20_	PQ[20]	TYP["DIC"]
	IN[5,4,3,18,17,16]
	OUT[6,7,8,13,14,15]
	VCC[1]
	GND[9,10,11,12]
	TXT["Hex Non-Inverter"]
	TEC["ACT"];
TI!54ACT11034FK__20_	PQ[20]	TYP["DIC"]
	IN[5,4,3,18,17,16]
	OUT[6,7,8,13,14,15]
	VCC[1]
	GND[9,10,11,12]
	TXT["Hex Non-Inverter"]
	TEC["ACT"];
TI!74ACT11032PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AC11032FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!54AC11032FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT11032FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!54ACT11032FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!SNJ54AC11030J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,8,9,12,13,14]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11030J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,8,9,12,13,14]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT11030J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,8,9,12,13,14]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11030J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,8,9,12,13,14]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54AC11030FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11030FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT11030FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11030FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54F30FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-Input Positive-NAND Gate"]
	TEC["F"];
TI!SNJ54AC11027J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["AC"];
TI!54AC11027J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["AC"];
TI!74AC11027N__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["AC"];
TI!SNJ54ACT11027J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["ACT"];
TI!54ACT11027J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NOR Gate"]
	TEC["ACT"];
TI!SNJ54AC11027FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NOR"]
	TEC["AC"];
TI!54AC11027FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NOR"]
	TEC["AC"];
TI!SNJ54ACT11027FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NOR"]
	TEC["ACT"];
TI!54ACT11027FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NOR"]
	TEC["ACT"];
TI!SNJ54AC11021J__14_	PQ[13]	TYP["DIC"]
	IN[1,2,12,13,6,7,9,10]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AC"];
TI!54AC11021J__14_	PQ[13]	TYP["DIC"]
	IN[1,2,12,13,6,7,9,10]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54ACT11021J__14_	PQ[13]	TYP["DIC"]
	IN[1,2,12,13,6,7,9,10]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ACT"];
TI!54ACT11021J__14_	PQ[13]	TYP["DIC"]
	IN[1,2,12,13,6,7,9,10]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AC11021FK__20_	PQ[20]	TYP["DIC"]
	IN[8,6,3,2,19,18,14,13]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AC"];
TI!54AC11021FK__20_	PQ[20]	TYP["DIC"]
	IN[8,6,3,2,19,18,14,13]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54ACT11021FK__20_	PQ[20]	TYP["DIC"]
	IN[8,6,3,2,19,18,14,13]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ACT"];
TI!54ACT11021FK__20_	PQ[20]	TYP["DIC"]
	IN[8,6,3,2,19,18,14,13]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AC11020J__14_	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11020J__14_	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT11020J__14_	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11020J__14_	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54AC11020FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11020FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54AC11011J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["AC"];
TI!54AC11011J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54ACT11011J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!54ACT11011J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AC11011FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2,20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["AC"];
TI!54AC11011FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2,20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54ACT11011FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2,20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!54ACT11011FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2,20]
	GND[10]
	TXT["Triple 3-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AC11010J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11010J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT11010J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11010J__16_	PQ[16]	TYP["DIC"]
	IN[1,15,16,10,11,14,7,8,9]
	OUT[2,3,6]
	VCC[12]
	GND[4,5]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54AC11010FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11010FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT11010FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!54ACT11010FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15,14]
	OUT[8,9,13]
	VCC[2]
	GND[10,12]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!74AC11008PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!74ACT11008PWLE__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54AC11008FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2,20]
	GND[10]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!54AC11008FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2,20]
	GND[10]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!74AC11004DW__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!74ACT11004DW__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter"]
	TEC["ACT"];
TI!SNJ54AC11004FK__20_	PQ[20]	TYP["DIC"]
	IN[5,4,3,18,17,16]
	OUT[6,7,8,13,14,15]
	VCC[1]
	GND[9,10,11,12]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!54AC11004FK__20_	PQ[20]	TYP["DIC"]
	IN[5,4,3,18,17,16]
	OUT[6,7,8,13,14,15]
	VCC[1]
	GND[9,10,11,12]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SNJ54AC11002J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AC"];
TI!54AC11002J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["AC"];
TI!SNJ54ACT11002J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["ACT"];
TI!54ACT11002J__16_	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["ACT"];
TI!SNJ54AC11002FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!54AC11002FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["AC"];
TI!SNJ54ACT11002FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!54ACT11002FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[2]
	GND[10,12]
	TXT["Quadruple 2-Input Positive-OR Gate"]
	TEC["ACT"];
TI!74AC11000D__16_	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,10,11,8,9]
	OUT[2,3,6,7]
	VCC[12]
	GND[4,5]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54AC11000FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!54AC11000FK__20_	PQ[20]	TYP["DIC"]
	IN[7,5,4,3,19,18,17,15]
	OUT[8,9,13,14]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74LVC10ADBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74LVC10DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SN74ACT10DBLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["ACT"];
TI!SNJ54AC10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["AC"];
TI!SN54AC10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["AC"];
TI!SNJ54ACT10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["ACT"];
TI!SNJ54ALS10AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["ALS"];
TI!SN54ALS10AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["ALS"];
TI!SNJ54AS10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["AS"];
TI!SN54AS10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["AS"];
TI!SNJ54HC10FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-Input NAND Gate"]
	TEC["HC"];
TI!SNJ54LVC08AFK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["LVC"];
TI!SNJ54AC08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["AC"];
TI!SNJ54AHCT08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["AHCT"];
TI!SNJ54ALS08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["ALS"];
TI!SN54ALS08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["ALS"];
TI!SNJ54AS08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["AS"];
TI!SN54AS08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["AS"];
TI!SNJ54HC08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["HC"];
TI!SNJ54HCT08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["HCT"];
TI!SNJ54LV08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["LV"];
TI!SNJ54AHC08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["AHC"];
TI!SNJ54LS08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["LS"];
TI!SNJ54ACT08FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-Input AND Gate"]
	TEC["ACT"];
TI!SNJ54AC04J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["AC"];
TI!SNJ54AC00W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54AC00J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SNJ54AC00FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quadruple 2-Input Positive-NAND Gate"]
	TEC["AC"];
TI!SN74LS17N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["LS"];
TI!SNJ54LS07J__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["LS"];
TI!SN74LS07N__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Open-Collector High-Voltage Output"]
	TEC["LS"];
TI!SN75ALS121D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,10,11,12,13,14,15]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["Dual Line Driver"]
	TEC["ALS"];
TI!SN74LVC04APWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LVC"];
TI!SN74LVC04PWLE__14_	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter"]
	TEC["LVC"];
TI!SN74LVC10AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-Input Positive-NAND Gate"]
	TEC["LVC"];
TI!SNJ54LS28J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer"]
	TEC["LS"];
TI!SN54LS28J__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer"]
	TEC["LS"];
TI!SN74LS28N__14_	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Buffer"]
	TEC["LS"];
TI!SNJ54ALS09J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["ALS"];
TI!SN54ALS09J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["ALS"];
TI!SN74ALS09N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["ALS"];
TI!SNJ54HC09J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["HC"];
TI!SN54HC09J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["HC"];
TI!SN74HC09N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["HC"];
TI!SNJ54LS09J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SN54LS09J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SN74LS09N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate with Open-Drain Outputs"]
	TEC["LS"];
TI!SN74F260D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["Dual 5-Input Positive-NOR Gate"]
	TEC["F"];
TI!SN74F126D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Bus Buffer Gate with 3-State Output"]
	TEC["F"];
TI!SN74F125D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple Bus Buffer Gate with 3-State Output"]
	TEC["F"];
TI!SNJ54AHC08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHC"];
TI!SN74AHC08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHC"];
TI!SNJ54LV08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LV"];
TI!SN74F08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["F"];
TI!SNJ54AHCT08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHCT"];
TI!SN74AHCT08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AHCT"];
TI!SNJ54AS08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN54AS08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN74AS08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AS"];
TI!SNJ54LVC08AJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LVC"];
TI!SNJ54AC08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SN74AC08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AC"];
TI!SNJ54ACT08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SN74ACT08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ACT"];
TI!SNJ54ALS08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SN54ALS08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SN74ALS08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["ALS"];
TI!SNJ54HC08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN54HC08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN74HC08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SNJ54HCT08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HCT"];
TI!SN74HCT08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HCT"];
TI!SNJ54LS08J_M__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN54LS08J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN74LS08N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["LS"];
TI!SN74AS1032AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-OR Buffer/Driver"]
	TEC["AS"];
TI!SN74AS1008AN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN74AS1008AD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["AS"];
TI!SN74HC08NSLE__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-AND Gate"]
	TEC["HC"];
TI!SN74ALS8003AD__8_	PQ[8]	TYP["DIC"]
	IN[1,2,6,7]
	OUT[3,5]
	VCC[8]
	GND[4]
	TXT["Dual 2-Input Positive-NAND Gate"]
	TEC["ALS"];
TI!SN54HC386J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SN74HC386N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-Input Exclusive-OR Gate"]
	TEC["HC"];
TI!SN54HC36J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quadruple 2-Input Positive-NOR Gate"]
	TEC["HC"];
TI!SN74AS808BDW__20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["Hex 2-Input AND Driver"]
	TEC["AS"];
TI!74AC11204_7DW__20_	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[15]
	GND[4,5,6,7]
	TXT["Hex Inverter/Clock Driver"]
	TEC["AC"];
TI!54ACT11802JT__24_	PQ[24]	TYP["DIC"]
	IN[1,22,23,24,16,17,20,21,12,13,14,15]
	OUT[2,3,4,9,10,11]
	VCC[18]
	GND[5,6,7,8]
	TXT["Triple 4-Input OR/NOR Clock Driver"]
	TEC["ACT"];
TI!54ACT11802FK__28_	PQ[28]	TYP["DIC"]
	IN[9,7,6,5,4,3,27,26,25,24,23,21]
	OUT[10,11,12,18,19,20]
	VCC[2]
	GND[17,16,13,14]
	TXT["Triple 4-Input OR/NOR Clock Driver"]
	TEC["ACT"];
TI!SN74LS610N_40_	PQ[40]	TYP["DIC"]
	IN[1,2,3,4,5,6,13,21,28,35,36,37,38,39]
	OUT[14,15,16,17,18,19,22,23,24,25,26,27]
	BI[7,8,9,10,11,12,29,30,31,32,33,34]
	VCC[40]
	GND[20]
	TXT["Memory Mappers"]
	TEC["LS"];
TI!SN74LS122D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS122W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS122J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN54LS122J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS122N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS123J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN54LS123J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS123N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS123D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS221D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS221FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[5,17,7,15]
	VCC[20]
	GND[10]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SN54LS221FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[5,17,7,15]
	VCC[20]
	GND[10]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS221W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SN54LS221W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS221J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SN54LS221J__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS221N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS123W__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS423N__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SN74LS423D__16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[4,13,5,12]
	VCC[16]
	GND[8]
	TXT["Dual Monostable Multivibrator"]
	TEC["LS"];
TI!SNJ54LS123FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[5,17,7,15]
	VCC[20]
	GND[10]
	TXT["Dual Retriggerable Monostable Multivibrator"]
	TEC["LS"];
TI!SN74ALVC16271DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16272DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16270DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Registered Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16269DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Registered Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16260DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16409DL_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["9-Bit, 4-Port Universal Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ABT32316PN_80_	PQ[80]	TYP["DIC"]
	IN[21,22,23,24,25,26,27,28,73,74,75,76,77,78,79]
	BI[1,2,3,5,6,7,8,9,12,13,14,15,16,18,19,32,33,34,35,36,38,39,40,41,42,43,45,46,47,48,49,52,53,54,55,56,58,59,60,61,62,63,65,66,67,68,69,80]
	VCC[10]
	GND[4]
	TXT["16-Bit Tri-port Universal Bus Exchangers"]
	TEC["ABT"];
TI!SN54ABT32316PN_80_	PQ[80]	TYP["DIC"]
	IN[21,22,23,24,25,26,27,28,73,74,75,76,77,78,79]
	BI[1,2,3,5,6,7,8,9,12,13,14,15,16,18,19,32,33,34,35,36,38,39,40,41,42,43,45,46,47,48,49,52,53,54,55,56,58,59,60,61,62,63,65,66,67,68,69,80]
	VCC[10]
	GND[4]
	TXT["16-Bit Tri-port Universal Bus Exchangers"]
	TEC["ABT"];
TI!SN54LS442J_20_	PQ[20]	TYP["DIC"]
	IN[1,11,12,17,18,19]
	BI[2,3,4,5,6,7,8,9,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Tridirectional Bus Transceivers"]
	TEC["LS"];
TI!SN74LS442N_20_	PQ[20]	TYP["DIC"]
	IN[1,11,12,17,18,19]
	BI[2,3,4,5,6,7,8,9,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Tridirectional Bus Transceivers"]
	TEC["LS"];
TI!SN74ABT32318PN_80_	PQ[80]	TYP["DIC"]
	IN[22,23,24,25,26,27,74,75,76,77,78,79]
	BI[1,2,3,5,6,7,8,9,12,13,14,15,16,18,19,20,21,28,29,32,33,34,35,36,38,39,40,41,42,43,45,46,47,48,49,52,53,54,55,56,58,59,60,61,62,63,65,66,67,68,69,72,73,80]
	VCC[10]
	GND[4]
	TXT["18-Bit Tri-port Universal Bus Exchangers"]
	TEC["ABT"];
TI!74ACT16254DGGR_64_	PQ[64]	TYP["DIC"]
	IN[1,2,3,4,5,7,8,9,31,32,56,57,58,60,61,62,63,64]
	BI[11,12,13,15,16,17,18,20,21,22,24,25,26,28,29,30,35,36,37,39,40,41,43,44,45,47,48,49,50,52,53,54]
	VCC[10]
	GND[6]
	TXT["16-Bit Address/Data Multiplexer with 3-State Outputs"]
	TEC["ACT"];
TI!SN74ALVC16409DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["9-Bit, 4-Port Universal Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16271DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16272DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16270DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Registered Bus Exchanger with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16269DGG_56_	PQ[56]	TYP["DIC"]
	IN[1,2,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Registered Bus Transceiver with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74ALVC16260DGGR_56_	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,29,30,55,56]
	BI[3,5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24,26,31,33,34,36,37,38,40,41,42,43,44,45,47,48,49,51,52,54]
	VCC[7]
	GND[4]
	TXT["12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs"]
	TEC["ALVC"];
TI!SN74LS442DW_20_	PQ[20]	TYP["DIC"]
	IN[1,11,12,17,18,19]
	BI[2,3,4,5,6,7,8,9,13,14,15,16]
	VCC[20]
	GND[10]
	TXT["Quadruple Tridirectional Bus Transceivers"]
	TEC["LS"];
TI!SN74AS280N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["AS"];
TI!SN74F280BD__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["F"];
TI!SN74HC280D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["HC"];
TI!SN74LS280D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["LS"];
TI!SN74ALS280D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["ALS"];
TI!SN74AS280D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["AS"];
TI!SNJ54HC280FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,12,13,14,16,18,19]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-Bit Parity Generator"]
	TEC["HC"];
TI!SNJ54LS280FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,6,12,13,14,16,18,19]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-Bit Parity Generator"]
	TEC["LS"];
TI!SN74ALS280N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["ALS"];
TI!SN54F280BJ__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["F"];
TI!SN74F280BN__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["F"];
TI!SNJ54HC280J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["HC"];
TI!SN54HC280J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["HC"];
TI!SN74HC280N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["HC"];
TI!SNJ54LS280J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["LS"];
TI!SN54LS280J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["LS"];
TI!SN74LS280N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator"]
	TEC["LS"];
TI!SNJ54ACT11280FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,14,16,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["ACT"];
TI!54ACT11280FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,14,16,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["ACT"];
TI!SNJ54LS280W__14_	PQ[14]	TYP["DIC"]
	IN[1,2,4,8,9,10,11,12,13]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-Bit Odd/Even Parity Generator/Checker"]
	TEC["LS"];
TI!SNJ54AS286J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,8,9,10,11,12,13]
	OUT[5]
	BI[6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AS"];
TI!SN54AS286J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,8,9,10,11,12,13]
	OUT[5]
	BI[6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AS"];
TI!SN74AS286N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,8,9,10,11,12,13]
	OUT[5]
	BI[6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AS"];
TI!74AC11286N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,12,13,14]
	OUT[5]
	BI[3]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AC"];
TI!74ACT11286N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,12,13,14]
	OUT[5]
	BI[3]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["ACT"];
TI!54ACT11280J__14_	PQ[14]	TYP["DIC"]
	IN[1,2,7,8,9,10,12,13,14]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["ACT"];
TI!74ACT11280N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,7,8,9,10,12,13,14]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["ACT"];
TI!74AC11280N__14_	PQ[14]	TYP["DIC"]
	IN[1,2,7,8,9,10,12,13,14]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["AC"];
TI!SNJ54AS286FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,12,13,14,16,18,19]
	OUT[8]
	BI[9]
	VCC[20]
	GND[10]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AS"];
TI!SN54AS286FK__20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,12,13,14,16,18,19]
	OUT[8]
	BI[9]
	VCC[20]
	GND[10]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AS"];
TI!74AC11286D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,12,13,14]
	OUT[5]
	BI[3]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AC"];
TI!74ACT11286D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,8,9,10,12,13,14]
	OUT[5]
	BI[3]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["ACT"];
TI!SN74AS286D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,8,9,10,11,12,13]
	OUT[5]
	BI[6]
	VCC[14]
	GND[7]
	TXT["9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port"]
	TEC["AS"];
TI!74ACT11280D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,7,8,9,10,12,13,14]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["ACT"];
TI!74AC11280D__14_	PQ[14]	TYP["DIC"]
	IN[1,2,7,8,9,10,12,13,14]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["9-Bit Parity Generator/Checker"]
	TEC["AC"];
TI!SNJ54F350FK_20_	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,12,13,17]
	OUT[14,15,18,19]
	TRI[14,15,18,19]
	VCC[20]
	GND[10]
	TXT["4-Bit Shifter with 3-State Outputs"]
	TEC["F"];
TI!SNJ54F350J_16_	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,9,10,13]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-Bit Shifter with 3-State Outputs"]
	TEC["F"];
TI!SNJ54LVT8980JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,12,13,14,15,22,23,24]
	OUT[16,17,18,20,21]
	TRI[16,17,18,20]
	BI[3,4,5,6,8,9,10,11]
	VCC[19]
	GND[7]
	TXT["Embedded Test-Bus Controllers IEEE STD 1149.1 (JTAG) TAP Masters with 8-Bit Generic Host Interfaces"]
	TEC["LVT"];
TI!SNJ54ACT8999JT_28_	PQ[28]	TYP["DIC"]
	IN[1,2,14,15,16,17,27,28]
	OUT[4,5,6,8,9,10,11,12,13]
	TRI[5,6,8,9,10,11,13]
	BI[18,19,20,22,23,24,25,26]
	VCC[21]
	GND[7]
	TXT["Scan-Path Selectors with 8-Bit Bidirectional Data Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Multiplexers"]
	TEC["ACT"];
TI!SN74ACT8999NT_28_	PQ[28]	TYP["DIC"]
	IN[1,2,14,15,16,17,27,28]
	OUT[4,5,6,8,9,10,11,12,13]
	TRI[5,6,8,9,10,11,13]
	BI[18,19,20,22,23,24,25,26]
	VCC[21]
	GND[7]
	TXT["Scan-Path Selectors with 8-Bit Bidirectional Data Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Multiplexers"]
	TEC["ACT"];
TI!SNJ54ACT8997JT_28_	PQ[28]	TYP["DIC"]
	IN[14,15,16,17,18,19,20,22,23,24,25,26,27,28]
	OUT[2,3,4,5,6,8,9,10,11,12,13]
	VCC[21]
	GND[7]
	TXT["SCAN-PATH Linkers with 4-Bit Identification Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Concatenators"]
	TEC["ACT"];
TI!SN74ACT8997NT_28_	PQ[28]	TYP["DIC"]
	IN[14,15,16,17,18,19,20,22,23,24,25,26,27,28]
	OUT[2,3,4,5,6,8,9,10,11,12,13]
	VCC[21]
	GND[7]
	TXT["SCAN-PATH Linkers with 4-Bit Identification Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Concatenators"]
	TEC["ACT"];
TI!SN74ABT8996DB_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,9,10,11,12,17,20,21,22,23,24]
	OUT[8,13,14,15,16,18]
	TRI[8,14]
	VCC[19]
	GND[7]
	TXT["10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SN74ABT8996DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,9,10,11,12,17,20,21,22,23,24]
	OUT[8,13,14,15,16,18]
	TRI[8,14]
	VCC[19]
	GND[7]
	TXT["10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SNJ54ABT8996JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,9,10,11,12,17,20,21,22,23,24]
	OUT[8,13,14,15,16,18]
	TRI[8,14]
	VCC[19]
	GND[7]
	TXT["10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SN54ABT8996JT_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,9,10,11,12,17,20,21,22,23,24]
	OUT[8,13,14,15,16,18]
	TRI[8,14]
	VCC[19]
	GND[7]
	TXT["10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SNJ54LVT8980FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,14,16,17,18,26,27,28]
	OUT[19,20,21,24,25]
	TRI[19,20,21,24]
	BI[4,5,6,7,10,11,12,13]
	VCC[23]
	GND[9]
	TXT["Embedded Test-Bus Controllers IEEE STD 1149.1 (JTAG) TAP Masters with 8-Bit Generic Host Interfaces"]
	TEC["LVT"];
TI!SN74LVT8980DW_24_	PQ[24]	TYP["DIC"]
	IN[1,2,12,13,14,15,22,23,24]
	OUT[16,17,18,20,21]
	TRI[16,17,18,20]
	BI[3,4,5,6,8,9,10,11]
	VCC[19]
	GND[7]
	TXT["Embedded Test-Bus Controllers IEEE STD 1149.1 (JTAG) TAP Masters with 8-Bit Generic Host Interfaces"]
	TEC["LVT"];
TI!SN74ACT8999DW_28_	PQ[28]	TYP["DIC"]
	IN[1,2,14,15,16,17,27,28]
	OUT[4,5,6,8,9,10,11,12,13]
	TRI[5,6,8,9,10,11,13]
	BI[18,19,20,22,23,24,25,26]
	VCC[21]
	GND[7]
	TXT["Scan-Path Selectors with 8-Bit Bidirectional Data Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Multiplexers"]
	TEC["ACT"];
TI!SNJ54ACT8999FK_28_	PQ[28]	TYP["DIC"]
	IN[6,7,8,9,21,22,23,24]
	OUT[11,12,13,15,16,17,18,19,20]
	TRI[12,15,16,17,18,20]
	BI[1,2,3,4,5,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan-Path Selectors with 8-Bit Bidirectional Data Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Multiplexers"]
	TEC["ACT"];
TI!SN54ACT8999FK_28_	PQ[28]	TYP["DIC"]
	IN[6,7,8,9,21,22,23,24]
	OUT[11,12,13,15,16,17,18,19,20]
	TRI[12,15,16,17,18,20]
	BI[1,2,3,4,5,25,26,27]
	VCC[28]
	GND[14]
	TXT["Scan-Path Selectors with 8-Bit Bidirectional Data Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Multiplexers"]
	TEC["ACT"];
TI!SNJ54ACT8997FK_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,21,22,23,24,25,26,27]
	OUT[9,10,11,12,13,15,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["Scan-Path Linkers with 4-Bit Identification Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Concatenators"]
	TEC["ACT"];
TI!SN54ACT8997FK_28_	PQ[28]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,21,22,23,24,25,26,27]
	OUT[9,10,11,12,13,15,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["Scan-Path Linkers with 4-Bit Identification Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Concatenators"]
	TEC["ACT"];
TI!SN74ACT8997DW_28_	PQ[28]	TYP["DIC"]
	IN[14,15,16,17,18,19,20,22,23,24,25,26,27,28]
	OUT[2,3,4,5,6,8,9,10,11,12,13]
	VCC[21]
	GND[7]
	TXT["SCAN-PATH Linkers with 4-Bit Identification Buses Scan-Controlled IEEE STD 1149.1 (JTAG) TAP Concatenators"]
	TEC["ACT"];
TI!SNJ54ABT8996FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,11,12,13,14,20,24,25,26,27,28]
	OUT[10,16,17,18,19,21]
	TRI[10,17]
	VCC[23]
	GND[9]
	TXT["10-Bit Addressable SCAN Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SN54ABT8996FK_28_	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,11,12,13,14,20,24,25,26,27,28]
	OUT[10,16,17,18,19,21]
	TRI[10,17]
	VCC[23]
	GND[9]
	TXT["10-Bit Addressable SCAN Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SN74ABT8996PWLE_24_	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,9,10,11,12,17,20,21,22,23,24]
	OUT[8,13,14,15,16,18]
	TRI[8,14]
	VCC[19]
	GND[7]
	TXT["10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers"]
	TEC["ABT"];
TI!SN74LS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["LS"];
TI!SN74LS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["LS"];
TI!SN74LS183	PQ[14]	TYP["DIC"]
	IN[4,3,1,11,12,13]
	OUT[5,6,10,8]
	VCC[14]
	GND[7]
	TXT["DUAL CARRY-SAVE FULL ADD"]
	TEC["LS"];
TI!SN74LS145	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["BCD-To-Decimal DEC DRV"]
	TEC["LS"];
TI!SN74LS699	PQ[20]	TYP["DIC"]
	IN[12,11,3,9,8,13,1,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS U/D CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN74LS697	PQ[20]	TYP["DIC"]
	IN[12,11,3,9,8,13,1,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS U/D CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN74LS696	PQ[20]	TYP["DIC"]
	IN[12,11,3,9,8,13,1,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS U/D CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN74LS693	PQ[20]	TYP["DIC"]
	IN[12,11,3,8,9,1,13,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN74LS691	PQ[20]	TYP["DIC"]
	IN[12,11,3,8,9,1,13,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN74LS690	PQ[20]	TYP["DIC"]
	IN[12,11,3,8,9,1,13,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN74LS688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN74LS687	PQ[24]	TYP["DIC"]
	IN[2,23,3,5,8,10,13,15,17,20,4,6,9,11,14,16,18,21]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN74LS686	PQ[24]	TYP["DIC"]
	IN[2,23,3,5,8,10,13,15,17,20,4,6,9,11,14,16,18,21]
	OUT[22,1]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN74LS685	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN74LS682	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN74LS684	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN74LS681	PQ[20]	TYP["DIC"]
	IN[18,17,16,15,6,4,3,2,1,19,5]
	OUT[9,7,8,14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL BIN ACCUMULATOR"]
	TEC["LS"];
TI!SN74LS674	PQ[24]	TYP["DIC"]
	IN[5,3,1,2,7,6,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["16-BIT SFT REG"]
	TEC["LS"];
TI!SN74LS673	PQ[24]	TYP["DIC"]
	IN[4,5,3,1,2]
	OUT[7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23,6]
	TRI[6]
	VCC[24]
	GND[12]
	TXT["16-BIT SFT REG"]
	TEC["LS"];
TI!SN74LS672	PQ[20]	TYP["DIC"]
	IN[12,11,1,3,9,8,14,13,2,4,5,6,7]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["4-BIT UNIVERSAL SFT REG/LCH 3SO"]
	TEC["LS"];
TI!SN74LS671	PQ[20]	TYP["DIC"]
	IN[12,11,1,3,9,8,14,13,2,4,5,6,7]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["4-BIT UNIVERSAL SFT REG/LCH 3SO"]
	TEC["LS"];
TI!SN74LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
TI!SN74LS669	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
TI!SN74LS668	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
TI!SN74LS653	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS649	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS647	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN74LS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS644	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS642	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS641	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS639	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS638	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS629	PQ[16]	TYP["DIC"]
	IN[6,11]
	OUT[7,10]
	VCC[16]
	GND[9]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN74LS628	PQ[14]	TYP["DIC"]
	IN[5]
	OUT[6,8]
	VCC[9]
	GND[7]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN74LS627	PQ[14]	TYP["DIC"]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN74LS626	PQ[16]	TYP["DIC"]
	IN[4,13]
	OUT[3,2,14,15]
	VCC[16]
	GND[1]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN74LS625	PQ[16]	TYP["DIC"]
	OUT[3,2,14,15]
	VCC[16]
	GND[1]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN74LS624	PQ[14]	TYP["DIC"]
	IN[5]
	OUT[6,8]
	VCC[9]
	GND[7]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN74LS623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS621	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN74LS607	PQ[28]	TYP["DIC"]
	IN[2,1,3,4,5,6,7,8,9,10,27,26,25,24,23,22,21,20]
	VCC[28]
	GND[14]
	TXT["OCTAL 2-IN MULTIPLEXED LCH"]
	TEC["LS"];
TI!SN74LS604	PQ[28]	TYP["DIC"]
	IN[2,1,3,4,5,6,7,8,9,10,27,26,25,24,23,22,21,20]
	OUT[15,13,12,11,16,17,18,19]
	TRI[15,13,12,11,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["OCTAL 2-IN MULTIPLEXED LCH"]
	TEC["LS"];
TI!SN74LS606	PQ[28]	TYP["DIC"]
	IN[2,1,3,4,5,6,7,8,9,10,27,26,25,24,23,22,21,20]
	OUT[15,13,12,11,16,17,18,19]
	TRI[15,13,12,11,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["OCTAL 2-IN MULTIPLEXED LCH"]
	TEC["LS"];
TI!SN74LS599	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[1,2,3,4,5,6,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN74LS598	PQ[20]	TYP["DIC"]
	IN[16,12,14,13,9,18,17,1,15,19,2,3,4,5,6,7,8]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-BIT SRG WITH INPUT LCH"]
	TEC["LS"];
TI!SN74LS597	PQ[16]	TYP["DIC"]
	IN[10,11,13,14,15,12,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WITH INPUT LCH"]
	TEC["LS"];
TI!SN74LS596	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[1,2,3,4,5,6,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN74LS595	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN74LS594	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN74LS593	PQ[20]	TYP["DIC"]
	IN[19,18,12,15,14,13,9,1,17,16,2,3,4,5,6,7,8]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-BIT BIN CNT WITH INPUT REG"]
	TEC["LS"];
TI!SN74LS592	PQ[16]	TYP["DIC"]
	IN[10,12,11,14,15,13,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH INPUT REG"]
	TEC["LS"];
TI!SN74LS591	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["LS"];
TI!SN74LS590	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9,15,1,2,3,4,5,6,7]
	TRI[15,1,2,3,4,5,6,7]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["LS"];
TI!SN74LS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
TI!SN74LS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
TI!SN74LS490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN74LS468	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN74LS467	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN74LS466	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN74LS465	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN74LS449	PQ[16]	TYP["DIC"]
	IN[1,15,13,3,6,10,14,12,11,9]
	OUT[2,4,5,7]
	TRI[2,4,5,7]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVER WITH INDIVIDUAL DIR CONTROL"]
	TEC["LS"];
TI!SN74LS446	PQ[16]	TYP["DIC"]
	IN[1,15,13,3,6,10,14,12,11,9]
	OUT[2,4,5,7]
	TRI[2,4,5,7]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVER WITH INDIVIDUAL DIR CONTROL"]
	TEC["LS"];
TI!SN74LS445	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["BCD-TO-DECIMAL DEC/DRV"]
	TEC["LS"];
TI!SN74LS444	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN74LS442	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN74LS441	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN74LS440	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN74LS423	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN74LS422	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN74LS399	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,5,11,12,14,13]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
TI!SN74LS396	PQ[16]	TYP["DIC"]
	IN[15,7,3,6,9,12]
	OUT[2,1,5,4,10,11,13,14]
	VCC[16]
	GND[8]
	TXT["OCTAL STORAGE REG"]
	TEC["LS"];
TI!SN74LS395A	PQ[16]	TYP["DIC"]
	IN[1,9,7,10,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
TI!SN74LS393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN74LS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN74LS386A	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["LS"];
TI!SN74LS385	PQ[20]	TYP["DIC"]
	IN[11,1,3,5,4,8,6,7,13,15,14,18,16,17]
	OUT[2,9,12,19]
	VCC[20]
	GND[10]
	TXT["QUAD SER ADDER/SUBTRACTER"]
	TEC["LS"];
TI!SN74LS384	PQ[16]	TYP["DIC"]
	IN[1,9,7,5,4,3,2,14,13,12,11,15,10]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BY-1-BIT TWO COMPLEMENT MULT"]
	TEC["LS"];
TI!SN74LS382A	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["LS"];
TI!SN74LS381A	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["LS"];
TI!SN74LS379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN74LS378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN74LS377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN74LS375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
TI!SN74LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN74LS366A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN74LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN74LS356	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["LS"];
TI!SN74LS355	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["LS"];
TI!SN74LS354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["LS"];
TI!SN74LS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
TI!SN74LS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
TI!SN74LS348	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	TRI[9,7,6]
	VCC[16]
	GND[8]
	TXT["8-TO-3 PRIORITY ENCODER 3SO"]
	TEC["LS"];
TI!SN74LS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
TI!SN74LS322A	PQ[20]	TYP["DIC"]
	IN[9,8,1,2,11,18,19,3,17,4,16,5,15,6,14,7,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT REG WITH SIGN EXTEND REG"]
	TEC["LS"];
TI!SN74LS321	PQ[16]	TYP["DIC"]
	IN[5]
	OUT[7,12,10,9,13,6,4]
	VCC[16]
	GND[8]
	TXT["CRYSTAL-CONTROLLED OSCILLATOR"]
	TEC["LS"];
TI!SN74LS320	PQ[16]	TYP["DIC"]
	IN[5]
	OUT[7,12,10,9,4]
	VCC[16]
	GND[8]
	TXT["CRYSTAL-CONTROLLED OSCILLATOR"]
	TEC["LS"];
TI!SN74LS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
TI!SN74LS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
TI!SN74LS294	PQ[16]	TYP["DIC"]
	IN[11,4,5,2,1,15,14]
	OUT[3,7]
	VCC[16]
	GND[8]
	TXT["PROGRAMMABLE FRQ DIV/DIGITAL TIMERS"]
	TEC["LS"];
TI!SN74LS293	PQ[14]	TYP["DIC"]
	IN[12,13,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
TI!SN74LS292	PQ[16]	TYP["DIC"]
	IN[11,4,5,10,1,15,14,2]
	OUT[3,6,13,7]
	VCC[16]
	GND[8]
	TXT["PROGRAMMABLE FRQ DIV/DIGITAL TIMERS"]
	TEC["LS"];
TI!SN74LS290	PQ[14]	TYP["DIC"]
	IN[12,13,1,3,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
TI!SN74LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
TI!SN74LS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["LS"];
TI!SN74LS279A	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
TI!SN74LS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["LS"];
TI!SN74LS266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
TI!SN74LS261	PQ[16]	TYP["DIC"]
	IN[13,14,15,1,2,11,12,4,3]
	OUT[10,9,7,6,5]
	VCC[16]
	GND[8]
	TXT["2-BIT 4-BIT PARALLEL BIN MULT"]
	TEC["LS"];
TI!SN74LS259B	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
TI!SN74LS258B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
TI!SN74LS257B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
TI!SN74LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
TI!SN74LS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["LS"];
TI!SN74LS248	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
TI!SN74LS247	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
TI!SN74LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
TI!SN74LS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
TI!SN74LS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
TI!SN74LS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
TI!SN74LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
TI!SN74LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
TI!SN74LS221	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["LS"];
TI!SN74LS197	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
TI!SN74LS196	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
TI!SN74LS195A	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
TI!SN74LS194A	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
TI!SN74LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
TI!SN74LS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
TI!SN74LS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
TI!SN74LS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
TI!SN74LS181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["LS"];
TI!SN74LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
TI!SN74LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
TI!SN74LS173A	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
TI!SN74LS171	PQ[16]	TYP["DIC"]
	IN[13,12,14,4,5,11]
	OUT[15,1,3,2,6,7,10,9]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
TI!SN74LS170	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["4-4 REG FILES OCO"]
	TEC["LS"];
TI!SN74LS169B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
TI!SN74LS166A	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
TI!SN74LS165A	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
TI!SN74LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
TI!SN74LS163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN74LS162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN74LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN74LS160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN74LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN74LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN74LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
TI!SN74LS155A	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
TI!SN74LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN74LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
TI!SN74LS148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["LS"];
TI!SN74LS147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["LS"];
TI!SN74LS139A	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["LS"];
TI!SN74LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
TI!SN74LS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["LS"];
TI!SN74LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
TI!SN74LS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["LS"];
TI!SN74LS126A_1_	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
TI!SN74LS126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
TI!SN74LS125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
TI!SN74LS123	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN74LS122	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN74LS114A	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
TI!SN74LS113A	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
TI!SN74LS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
TI!SN74LS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
TI!SN74LS107A	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
TI!SN74LS96	PQ[16]	TYP["DIC"]
	IN[16,1,8,9,2,3,4,6,7]
	OUT[15,14,13,11,10]
	VCC[5]
	GND[12]
	TXT["5-BIT SHIFT REG"]
	TEC["LS"];
TI!SN74LS95B	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
TI!SN74LS93	PQ[14]	TYP["DIC"]
	IN[2,3,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
TI!SN74LS92	PQ[14]	TYP["DIC"]
	IN[6,7,14,1]
	OUT[12,11,9,8]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
TI!SN74LS91	PQ[14]	TYP["DIC"]
	IN[9,11,12]
	OUT[13,14]
	VCC[5]
	GND[10]
	TXT["8-BIT SHIFT REG"]
	TEC["LS"];
TI!SN74LS90	PQ[14]	TYP["DIC"]
	IN[2,3,6,7,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
TI!SN74LS86A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["LS"];
TI!SN74LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
TI!SN74LS83A	PQ[16]	TYP["DIC"]
	IN[10,8,3,1,11,7,4,16,13]
	OUT[9,6,2,15,14]
	VCC[5]
	GND[12]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
TI!SN74LS78A	PQ[14]	TYP["DIC"]
	IN[1,5,2,3,14,6,10,7]
	OUT[13,12,8,9]
	VCC[4]
	GND[11]
	TXT["DUAL J-K FF RS COM CLK COM CR"]
	TEC["LS"];
TI!SN74LS76A	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
TI!SN74LS75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
TI!SN74LS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
TI!SN74LS73A	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
TI!SN74LS69	PQ[16]	TYP["DIC"]
	IN[1,4,15,11,9]
	OUT[14,2,13,3,7,10,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT DECADE OR BINARY CNT"]
	TEC["LS"];
TI!SN74LS68	PQ[16]	TYP["DIC"]
	IN[1,4,15,11,9]
	OUT[14,2,13,3,7,10,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT DECADE OR BINARY CNT"]
	TEC["LS"];
TI!SN74LS57	PQ[8]	TYP["DIC"]
	IN[6,5,1]
	OUT[3,7,8]
	VCC[2]
	GND[4]
	TXT["FREQUENCY DIVIDERS"]
	TEC["LS"];
TI!SN74LS56	PQ[8]	TYP["DIC"]
	IN[6,5,1]
	OUT[3,7,8]
	VCC[2]
	GND[4]
	TXT["FREQUENCY DIVIDERS"]
	TEC["LS"];
TI!SN74LS54	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
TI!SN74LS51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
TI!SN74LS49	PQ[14]	TYP["DIC"]
	IN[3,5,1,2,4]
	VCC[14]
	GND[7]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN74LS48	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN74LS47	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN74LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
TI!SN74LS40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
TI!SN74LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
TI!SN74LS37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
TI!SN74LS33	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
TI!SN74LS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
TI!SN74LS31	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]
	OUT[2,4,7,9,12,14]
	VCC[16]
	GND[8]
	TXT["Delay Elements"]
	TEC["LS"];
TI!SN74LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
TI!SN74LS28	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
TI!SN74LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
TI!SN74LS26	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G HV INTF"]
	TEC["LS"];
TI!SN74LS24A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G SCH totem"]
	TEC["LS"];
TI!SN74LS22	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
TI!SN74LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
TI!SN74LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
TI!SN74LS19A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter Totem"]
	TEC["LS"];
TI!SN74LS15	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["LS"];
TI!SN74LS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
TI!SN74LS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
TI!SN74LS12	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN74LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
TI!SN74LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
TI!SN74LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
TI!SN74LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
TI!SN74LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
TI!SN74LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
TI!SN74LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN74LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
TI!SN74LS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN74LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
TI!SN54LS699	PQ[20]	TYP["DIC"]
	IN[12,11,3,9,8,13,1,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS U/D CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN54LS697	PQ[20]	TYP["DIC"]
	IN[12,11,3,9,8,13,1,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS U/D CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN54LS696	PQ[20]	TYP["DIC"]
	IN[12,11,3,9,8,13,1,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS U/D CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN54LS693	PQ[20]	TYP["DIC"]
	IN[12,11,3,8,9,1,13,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN54LS691	PQ[20]	TYP["DIC"]
	IN[12,11,3,8,9,1,13,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN54LS690	PQ[20]	TYP["DIC"]
	IN[12,11,3,8,9,1,13,14,7,2,4,5,6]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS CNT WITH OUTPUT REG AND MUX 3SO"]
	TEC["LS"];
TI!SN54LS688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN54LS687	PQ[24]	TYP["DIC"]
	IN[2,23,3,5,8,10,13,15,17,20,4,6,9,11,14,16,18,21]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN54LS687_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,4,6,10,12,16,18,20,24,5,7,11,13,17,19,21,25]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN54LS685	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN54LS682	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN54LS684	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
TI!SN54LS681	PQ[20]	TYP["DIC"]
	IN[18,17,16,15,6,4,3,2,1,19,5]
	OUT[9,7,8,14,13,12,11]
	TRI[14,13,12,11]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL BIN ACCUMULATOR"]
	TEC["LS"];
TI!SN54LS674	PQ[24]	TYP["DIC"]
	IN[5,3,1,2,7,6,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23]
	VCC[24]
	GND[12]
	TXT["16-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS674_LCC	PQ[28]	TYP["DIC"]
	IN[6,4,2,3,9,7,10,11,12,13,16,17,18,19,20,21,23,24,25,26,27]
	VCC[28]
	GND[14]
	TXT["16-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS673	PQ[24]	TYP["DIC"]
	IN[4,5,3,1,2]
	OUT[7,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23,6]
	TRI[6]
	VCC[24]
	GND[12]
	TXT["16-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS673_LCC	PQ[28]	TYP["DIC"]
	IN[5,6,4,2,3]
	OUT[9,10,11,12,13,16,17,18,19,20,21,23,24,25,26,27,7]
	TRI[7]
	VCC[28]
	GND[14]
	TXT["16-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS672	PQ[20]	TYP["DIC"]
	IN[12,11,1,3,9,8,14,13,2,4,5,6,7]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["4-BIT UNIVERSAL SFT REG/LCH 3SO"]
	TEC["LS"];
TI!SN54LS671	PQ[20]	TYP["DIC"]
	IN[12,11,1,3,9,8,14,13,2,4,5,6,7]
	OUT[19,18,17,16,15]
	TRI[18,17,16,15]
	VCC[20]
	GND[10]
	TXT["4-BIT UNIVERSAL SFT REG/LCH 3SO"]
	TEC["LS"];
TI!SN54LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
TI!SN54LS670_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,7,5,15,14,19,2,3,4]
	OUT[13,12,9,8]
	TRI[13,12,9,8]
	VCC[20]
	GND[10]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
TI!SN54LS669	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
TI!SN54LS669_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
TI!SN54LS668	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
TI!SN54LS668_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
TI!SN54LS653	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS653_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS649	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS649_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS647	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS647_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["LS"];
TI!SN54LS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS644	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS642	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS641	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS639	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS638	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS629	PQ[16]	TYP["DIC"]
	IN[6,11]
	OUT[7,10]
	VCC[16]
	GND[9]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS629_LCC	PQ[20]	TYP["DIC"]
	IN[8,14]
	OUT[9,13]
	VCC[20]
	GND[12]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS628	PQ[14]	TYP["DIC"]
	IN[5]
	OUT[6,8]
	VCC[9]
	GND[7]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS628_LCC	PQ[20]	TYP["DIC"]
	IN[8]
	OUT[9,12]
	VCC[13]
	GND[10]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS627	PQ[14]	TYP["DIC"]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS627_LCC	PQ[20]	TYP["DIC"]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS626	PQ[16]	TYP["DIC"]
	IN[4,13]
	OUT[3,2,14,15]
	VCC[16]
	GND[1]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS626_LCC	PQ[20]	TYP["DIC"]
	IN[5,17]
	OUT[4,3,18,19]
	VCC[20]
	GND[2]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS625	PQ[16]	TYP["DIC"]
	OUT[3,2,14,15]
	VCC[16]
	GND[1]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS625_LCC	PQ[20]	TYP["DIC"]
	OUT[4,3,18,19]
	VCC[20]
	GND[2]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS624	PQ[14]	TYP["DIC"]
	IN[5]
	OUT[6,8]
	VCC[9]
	GND[7]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS624_LCC	PQ[20]	TYP["DIC"]
	IN[8]
	OUT[9,12]
	VCC[13]
	GND[10]
	TXT["VOLTAGE-CONTROLLED OSC"]
	TEC["LS"];
TI!SN54LS623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS621	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
TI!SN54LS607	PQ[28]	TYP["DIC"]
	IN[2,1,3,4,5,6,7,8,9,10,27,26,25,24,23,22,21,20]
	VCC[28]
	GND[14]
	TXT["OCTAL 2-IN MULTIPLEXED LCH"]
	TEC["LS"];
TI!SN54LS604	PQ[28]	TYP["DIC"]
	IN[2,1,3,4,5,6,7,8,9,10,27,26,25,24,23,22,21,20]
	OUT[15,13,12,11,16,17,18,19]
	TRI[15,13,12,11,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["OCTAL 2-IN MULTIPLEXED LCH"]
	TEC["LS"];
TI!SN54LS606	PQ[28]	TYP["DIC"]
	IN[2,1,3,4,5,6,7,8,9,10,27,26,25,24,23,22,21,20]
	OUT[15,13,12,11,16,17,18,19]
	TRI[15,13,12,11,16,17,18,19]
	VCC[28]
	GND[14]
	TXT["OCTAL 2-IN MULTIPLEXED LCH"]
	TEC["LS"];
TI!SN54LS599	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[1,2,3,4,5,6,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS599_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[2,3,4,5,7,8,12]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS598	PQ[20]	TYP["DIC"]
	IN[16,12,14,13,9,18,17,1,15,19,2,3,4,5,6,7,8]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-BIT SRG WITH INPUT LCH"]
	TEC["LS"];
TI!SN54LS597	PQ[16]	TYP["DIC"]
	IN[10,11,13,14,15,12,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WITH INPUT LCH"]
	TEC["LS"];
TI!SN54LS597_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,17,18,19,15,2,3,4,5,7,8,9]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WITH INPUT LCH"]
	TEC["LS"];
TI!SN54LS596	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[1,2,3,4,5,6,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS596_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[2,3,4,5,7,8,12]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS595	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS595_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[19,2,3,4,5,7,8,9,12]
	TRI[19,9]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS594	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS594_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[19,2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["LS"];
TI!SN54LS593	PQ[20]	TYP["DIC"]
	IN[19,18,12,15,14,13,9,1,17,16,2,3,4,5,6,7,8]
	OUT[11]
	VCC[20]
	GND[10]
	TXT["8-BIT BIN CNT WITH INPUT REG"]
	TEC["LS"];
TI!SN54LS592	PQ[16]	TYP["DIC"]
	IN[10,12,11,14,15,13,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH INPUT REG"]
	TEC["LS"];
TI!SN54LS592_LCC	PQ[20]	TYP["DIC"]
	IN[13,15,14,18,19,17,2,3,4,5,7,8,9]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT BIN CNT WITH INPUT REG"]
	TEC["LS"];
TI!SN54LS591	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["LS"];
TI!SN54LS591_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,15,14,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["LS"];
TI!SN54LS590	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9,15,1,2,3,4,5,6,7]
	TRI[15,1,2,3,4,5,6,7]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["LS"];
TI!SN54LS590_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,15,14,13]
	OUT[12,19,2,3,4,5,7,8,9]
	TRI[19,2,3,4,5,7,8,9]
	VCC[20]
	GND[10]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["LS"];
TI!SN54LS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
TI!SN54LS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
TI!SN54LS490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN54LS490_LCC	PQ[20]	TYP["DIC"]
	IN[3,5,2,18,15,19]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN54LS468	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN54LS467	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN54LS466	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN54LS465	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["LS"];
TI!SN54LS449	PQ[16]	TYP["DIC"]
	IN[1,15,13,3,6,10,14,12,11,9]
	OUT[2,4,5,7]
	TRI[2,4,5,7]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVER WITH INDIVIDUAL DIR CONTROL"]
	TEC["LS"];
TI!SN54LS449_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,17,4,8,13,18,15,14,12]
	OUT[3,5,7,9]
	TRI[3,5,7,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER WITH INDIVIDUAL DIR CONTROL"]
	TEC["LS"];
TI!SN54LS446	PQ[16]	TYP["DIC"]
	IN[1,15,13,3,6,10,14,12,11,9]
	OUT[2,4,5,7]
	TRI[2,4,5,7]
	VCC[16]
	GND[8]
	TXT["QUAD BUS TRANSCEIVER WITH INDIVIDUAL DIR CONTROL"]
	TEC["LS"];
TI!SN54LS446_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,17,4,8,13,18,15,14,12]
	OUT[3,5,7,9]
	TRI[3,5,7,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER WITH INDIVIDUAL DIR CONTROL"]
	TEC["LS"];
TI!SN54LS445	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["BCD-TO-DECIMAL DEC/DRV"]
	TEC["LS"];
TI!SN54LS445_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["BCD-TO-DECIMAL DEC/DRV"]
	TEC["LS"];
TI!SN54LS444	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN54LS442	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN54LS441	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN54LS440	PQ[20]	TYP["DIC"]
	IN[11,12,1,17,18,19,16,2,3,15,5,4,14,6,7,13,9,8]
	VCC[20]
	GND[10]
	TXT["QUAD TRIDIRECTIONAL BUS TRANSCEIVERS"]
	TEC["LS"];
TI!SN54LS423	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN54LS423_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[17,5,7,15]
	VCC[20]
	GND[10]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN54LS422	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN54LS422_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN54LS399	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,5,11,12,14,13]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
TI!SN54LS399_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,7,14,15,18,17]
	OUT[3,9,13,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
TI!SN54LS396	PQ[16]	TYP["DIC"]
	IN[15,7,3,6,9,12]
	OUT[2,1,5,4,10,11,13,14]
	VCC[16]
	GND[8]
	TXT["OCTAL STORAGE REG"]
	TEC["LS"];
TI!SN54LS396_LCC	PQ[20]	TYP["DIC"]
	IN[19,9,4,8,12,15]
	OUT[3,2,7,5,13,14,17,18]
	VCC[20]
	GND[10]
	TXT["OCTAL STORAGE REG"]
	TEC["LS"];
TI!SN54LS395A	PQ[16]	TYP["DIC"]
	IN[1,9,7,10,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
TI!SN54LS395A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,9,13,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
TI!SN54LS393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN54LS393_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,18,19]
	OUT[4,6,8,9,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN54LS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN54LS390_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,5,18,19,15]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
TI!SN54LS386A	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["LS"];
TI!SN54LS386A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	OUT[4,6,14,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR"]
	TEC["LS"];
TI!SN54LS385	PQ[20]	TYP["DIC"]
	IN[11,1,3,5,4,8,6,7,13,15,14,18,16,17]
	OUT[2,9,12,19]
	VCC[20]
	GND[10]
	TXT["QUAD SER ADDER/SUBTRACTER"]
	TEC["LS"];
TI!SN54LS384	PQ[16]	TYP["DIC"]
	IN[1,9,7,5,4,3,2,14,13,12,11,15,10]
	OUT[6]
	VCC[16]
	GND[8]
	TXT["8-BY-1-BIT TWO COMPLEMENT MULT"]
	TEC["LS"];
TI!SN54LS384_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,9,7,5,4,3,18,17,15,14,19,13]
	OUT[8]
	VCC[20]
	GND[10]
	TXT["8-BY-1-BIT TWO COMPLEMENT MULT"]
	TEC["LS"];
TI!SN54LS382A	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["LS"];
TI!SN54LS381A	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["LS"];
TI!SN54LS379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN54LS379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN54LS378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN54LS378_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN54LS377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["LS"];
TI!SN54LS375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
TI!SN54LS375_LCC	PQ[20]	TYP["DIC"]
	IN[2,5,9,12,15,19]
	OUT[4,3,7,8,14,13,17,18]
	VCC[20]
	GND[10]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
TI!SN54LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS368A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS367A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS367A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS366A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS365A_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
TI!SN54LS356	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["LS"];
TI!SN54LS355	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["LS"];
TI!SN54LS354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["LS"];
TI!SN54LS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
TI!SN54LS353_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
TI!SN54LS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
TI!SN54LS352_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
TI!SN54LS348	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	TRI[9,7,6]
	VCC[16]
	GND[8]
	TXT["8-TO-3 PRIORITY ENCODER 3SO"]
	TEC["LS"];
TI!SN54LS348_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,2,3,4,5,7]
	OUT[19,18,12,9,8]
	TRI[12,9,8]
	VCC[20]
	GND[10]
	TXT["8-TO-3 PRIORITY ENCODER 3SO"]
	TEC["LS"];
TI!SN54LS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
TI!SN54LS322A	PQ[20]	TYP["DIC"]
	IN[9,8,1,2,11,18,19,3,17,4,16,5,15,6,14,7,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT REG WITH SIGN EXTEND REG"]
	TEC["LS"];
TI!SN54LS321	PQ[16]	TYP["DIC"]
	IN[5]
	OUT[7,12,10,9,13,6,4]
	VCC[16]
	GND[8]
	TXT["CRYSTAL-CONTROLLED OSCILLATOR"]
	TEC["LS"];
TI!SN54LS320	PQ[16]	TYP["DIC"]
	IN[5]
	OUT[7,12,10,9,4]
	VCC[16]
	GND[8]
	TXT["CRYSTAL-CONTROLLED OSCILLATOR"]
	TEC["LS"];
TI!SN54LS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
TI!SN54LS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
TI!SN54LS294	PQ[16]	TYP["DIC"]
	IN[11,4,5,2,1,15,14]
	OUT[3,7]
	VCC[16]
	GND[8]
	TXT["PROGRAMMABLE FRQ DIV/DIGITAL TIMERS"]
	TEC["LS"];
TI!SN54LS294_LCC	PQ[20]	TYP["DIC"]
	IN[14,5,7,3,2,19,18]
	OUT[4,9]
	VCC[20]
	GND[10]
	TXT["PROGRAMMABLE FRQ DIV/DIGITAL TIMERS"]
	TEC["LS"];
TI!SN54LS293	PQ[14]	TYP["DIC"]
	IN[12,13,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
TI!SN54LS292	PQ[16]	TYP["DIC"]
	IN[11,4,5,10,1,15,14,2]
	OUT[3,6,13,7]
	VCC[16]
	GND[8]
	TXT["PROGRAMMABLE FRQ DIV/DIGITAL TIMERS"]
	TEC["LS"];
TI!SN54LS292_LCC	PQ[20]	TYP["DIC"]
	IN[14,5,7,13,2,19,18,3]
	OUT[4,8,17,9]
	VCC[20]
	GND[10]
	TXT["PROGRAMMABLE FRQ DIV/DIGITAL TIMERS"]
	TEC["LS"];
TI!SN54LS290	PQ[14]	TYP["DIC"]
	IN[12,13,1,3,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
TI!SN54LS290_LCC	PQ[20]	TYP["DIC"]
	IN[18,19,2,4,14,16]
	OUT[13,8,6,12]
	VCC[20]
	GND[10]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
TI!SN54LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
TI!SN54LS283_LCC	PQ[20]	TYP["DIC"]
	IN[7,4,18,15,8,3,19,14,9]
	OUT[5,2,17,13,12]
	VCC[20]
	GND[10]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
TI!SN54LS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["LS"];
TI!SN54LS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["LS"];
TI!SN54LS279A	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
TI!SN54LS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["LS"];
TI!SN54LS266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
TI!SN54LS266_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
TI!SN54LS261	PQ[16]	TYP["DIC"]
	IN[13,14,15,1,2,11,12,4,3]
	OUT[10,9,7,6,5]
	VCC[16]
	GND[8]
	TXT["2-BIT 4-BIT PARALLEL BIN MULT"]
	TEC["LS"];
TI!SN54LS261_LCC	PQ[20]	TYP["DIC"]
	IN[17,18,19,2,3,14,15,5,4]
	OUT[13,12,9,8,7]
	VCC[20]
	GND[10]
	TXT["2-BIT 4-BIT PARALLEL BIN MULT"]
	TEC["LS"];
TI!SN54LS259B	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
TI!SN54LS259B_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
TI!SN54LS258B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
TI!SN54LS257B	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
TI!SN54LS257B_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
TI!SN54LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
TI!SN54LS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["LS"];
TI!SN54LS251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["LS"];
TI!SN54LS248	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
TI!SN54LS248_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,4,9,2,3,8]
	VCC[20]
	GND[10]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
TI!SN54LS247	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
TI!SN54LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
TI!SN54LS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
TI!SN54LS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
TI!SN54LS243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
TI!SN54LS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
TI!SN54LS242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
TI!SN54LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
TI!SN54LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
TI!SN54LS221	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["LS"];
TI!SN54LS197	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
TI!SN54LS196	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
TI!SN54LS195A	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
TI!SN54LS194A	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
TI!SN54LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
TI!SN54LS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
TI!SN54LS192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
TI!SN54LS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
TI!SN54LS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
TI!SN54LS190_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,18,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
TI!SN54LS181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["LS"];
TI!SN54LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
TI!SN54LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
TI!SN54LS173A	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
TI!SN54LS173A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,12,13,9,18,17,15,14]
	OUT[4,5,7,8]
	TRI[4,5,7,8]
	VCC[20]
	GND[10]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
TI!SN54LS171	PQ[16]	TYP["DIC"]
	IN[13,12,14,4,5,11]
	OUT[15,1,3,2,6,7,10,9]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
TI!SN54LS171_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,5,7,14]
	OUT[19,2,4,3,8,9,13,12]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
TI!SN54LS170	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["4-4 REG FILES OCO"]
	TEC["LS"];
TI!SN54LS169B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
TI!SN54LS169B_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
TI!SN54LS166A	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS166A_LCC	PQ[20]	TYP["DIC"]
	IN[12,19,8,9,2,3,4,5,7,13,14,15,18]
	OUT[17]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS165A	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
TI!SN54LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
TI!SN54LS163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN54LS162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN54LS162A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN54LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN54LS161A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN54LS160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
TI!SN54LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
TI!SN54LS155A	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
TI!SN54LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
TI!SN54LS148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["LS"];
TI!SN54LS147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["LS"];
TI!SN54LS139A	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["LS"];
TI!SN54LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
TI!SN54LS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["LS"];
TI!SN54LS137_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["LS"];
TI!SN54LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
TI!SN54LS136_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
TI!SN54LS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["LS"];
TI!SN54LS126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
TI!SN54LS125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
TI!SN54LS125A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
TI!SN54LS123	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN54LS122	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
TI!SN54LS114A	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
TI!SN54LS114A_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
TI!SN54LS113A	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
TI!SN54LS113A_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
TI!SN54LS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
TI!SN54LS112A_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
TI!SN54LS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
TI!SN54LS109A_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
TI!SN54LS107A	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
TI!SN54LS107A_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,6,19,12,13,16,14]
	OUT[4,3,8,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
TI!SN54LS96	PQ[16]	TYP["DIC"]
	IN[16,1,8,9,2,3,4,6,7]
	OUT[15,14,13,11,10]
	VCC[5]
	GND[12]
	TXT["5-BIT SHIFT REG"]
	TEC["LS"];
TI!SN54LS95B	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
TI!SN54LS95B_LCC	PQ[20]	TYP["DIC"]
	IN[9,13,12,2,3,4,6,8]
	OUT[19,18,16,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
TI!SN54LS93	PQ[14]	TYP["DIC"]
	IN[2,3,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
TI!SN54LS92	PQ[14]	TYP["DIC"]
	IN[6,7,14,1]
	OUT[12,11,9,8]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
TI!SN54LS91_1_	PQ[14]	TYP["DIC"]
	IN[9,12,10]
	OUT[13,14]
	VCC[4]
	GND[11]
	TXT["8-BIT SHIFT REG"]
	TEC["LS"];
TI!SN54LS91	PQ[14]	TYP["DIC"]
	IN[9,11,12]
	OUT[13,14]
	VCC[5]
	GND[10]
	TXT["8-BIT SHIFT REG"]
	TEC["LS"];
TI!SN54LS90	PQ[14]	TYP["DIC"]
	IN[2,3,6,7,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
TI!SN54LS86A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["LS"];
TI!SN54LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
TI!SN54LS83A	PQ[16]	TYP["DIC"]
	IN[10,8,3,1,11,7,4,16,13]
	OUT[9,6,2,15,14]
	VCC[5]
	GND[12]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
TI!SN54LS83A_LCC	PQ[20]	TYP["DIC"]
	IN[13,10,4,2,14,9,5,20,17]
	OUT[12,8,3,19,18]
	VCC[7]
	GND[15]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
TI!SN54LS78A	PQ[14]	TYP["DIC"]
	IN[1,5,2,3,14,6,10,7]
	OUT[13,12,8,9]
	VCC[4]
	GND[11]
	TXT["DUAL J-K FF RS COM CLK COM CR"]
	TEC["LS"];
TI!SN54LS76A	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
TI!SN54LS75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
TI!SN54LS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
TI!SN54LS73A	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
TI!SN54LS69	PQ[16]	TYP["DIC"]
	IN[1,4,15,11,9]
	OUT[14,2,13,3,7,10,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT DECADE OR BINARY CNT"]
	TEC["LS"];
TI!SN54LS69_LCC	PQ[20]	TYP["DIC"]
	IN[2,5,19,14,12]
	OUT[18,3,17,4,9,13,7,15]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT DECADE OR BINARY CNT"]
	TEC["LS"];
TI!SN54LS68	PQ[16]	TYP["DIC"]
	IN[1,4,15,11,9]
	OUT[14,2,13,3,7,10,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT DECADE OR BINARY CNT"]
	TEC["LS"];
TI!SN54LS68_LCC	PQ[20]	TYP["DIC"]
	IN[2,5,19,14,12]
	OUT[18,3,17,4,9,13,7,15]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT DECADE OR BINARY CNT"]
	TEC["LS"];
TI!SN54LS57	PQ[8]	TYP["DIC"]
	IN[6,5,1]
	OUT[3,7,8]
	VCC[2]
	GND[4]
	TXT["FREQUENCY DIVIDERS"]
	TEC["LS"];
TI!SN54LS56	PQ[8]	TYP["DIC"]
	IN[6,5,1]
	OUT[3,7,8]
	VCC[2]
	GND[4]
	TXT["FREQUENCY DIVIDERS"]
	TEC["LS"];
TI!SN54LS54	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
TI!SN54LS54_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,13,14,16,18,19]
	OUT[9]
	VCC[20]
	GND[10]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
TI!SN54LS51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
TI!SN54LS51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
TI!SN54LS49	PQ[14]	TYP["DIC"]
	IN[3,5,1,2,4]
	VCC[14]
	GND[7]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN54LS49_LCC	PQ[20]	TYP["DIC"]
	IN[4,8,2,3,6]
	VCC[20]
	GND[10]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN54LS48	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN54LS47	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
TI!SN54LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
TI!SN54LS40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
TI!SN54LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
TI!SN54LS37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
TI!SN54LS37_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
TI!SN54LS33	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
TI!SN54LS33_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
TI!SN54LS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
TI!SN54LS32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
TI!SN54LS31	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]
	OUT[2,4,7,9,12,14]
	VCC[16]
	GND[8]
	TXT["Delay Elements"]
	TEC["LS"];
TI!SN54LS31_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,7,8,13,14,17,19]
	OUT[3,5,9,12,15,18]
	VCC[20]
	GND[10]
	TXT["Delay Elements"]
	TEC["LS"];
TI!SN54LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
TI!SN54LS30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
TI!SN54LS28	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
TI!SN54LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
TI!SN54LS26	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G HV INTF"]
	TEC["LS"];
TI!SN54LS22	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
TI!SN54LS22_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
TI!SN54LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
TI!SN54LS21_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
TI!SN54LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
TI!SN54LS15	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["LS"];
TI!SN54LS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
TI!SN54LS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
TI!SN54LS12	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN54LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
TI!SN54LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
TI!SN54LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
TI!SN54LS09_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
TI!SN54LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
TI!SN54LS08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
TI!SN54LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
TI!SN54LS05_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
TI!SN54LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
TI!SN54LS04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["LS"];
TI!SN54LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN54LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
TI!SN54LS02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
TI!SN54LS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN54LS01_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
TI!SN54LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
TI!SN54LS00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
TI!SN74HC7266	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["HC"];
TI!SN74HC7074	PQ[24]	TYP["DIC"]
	IN[1,22,3,4,7,6,8,10,17,18,16,14,20,21]
	OUT[23,2,5,11,9,13,15,19]
	VCC[24]
	GND[12]
	TXT["6-SECTION MULTIFUNCTION NAND INVERT NOR FF"]
	TEC["HC"];
TI!SN74HC7032	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR G SCH INPUTS"]
	TEC["HC"];
TI!SN74HC7002	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR G SCH INPUTS"]
	TEC["HC"];
TI!SN74HC7001	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND G SCH INPUTS"]
	TEC["HC"];
TI!SN74HC4724	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LARCHES"]
	TEC["HC"];
TI!SN74HC4514	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[11,9,10,8,7,6,5,4,18,17,20,19,14,13,16,15]
	VCC[24]
	GND[12]
	TXT["4-LINE TO 16-LINE DECODER/DEMULTIPLEXERS WITH ADDRESS LATCHES"]
	TEC["HC"];
TI!SN74HC4078A	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["8-INPUT OR/NOR GATE"]
	TEC["HC"];
TI!SN74HC4075	PQ[14]	TYP["DIC"]
	IN[1,2,8,3,4,5,11,12,13]
	OUT[9,6,10]
	VCC[14]
	GND[7]
	TXT["TRIPLE 3-INPUT OR GATE"]
	TEC["HC"];
TI!SN74HC4061	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
TI!SN74HC4060	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
TI!SN74HC4040	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,6,5,3,2,4,13,12,14,15,1]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["HC"];
TI!SN74HC4024	PQ[14]	TYP["DIC"]
	IN[2,1]
	OUT[12,11,9,6,5,4,3]
	VCC[14]
	GND[7]
	TXT["ASYNCHRONOUS 7-BIT BINARY COUNTERS"]
	TEC["HC"];
TI!SN74HC4020	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,5,4,6,13,12,14,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["14-BIT BINARY COUNTER"]
	TEC["HC"];
TI!SN74HC4017	PQ[16]	TYP["DIC"]
	IN[14,13,15]
	OUT[3,2,4,7,10,1,5,6,9,11,12]
	VCC[16]
	GND[8]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
TI!SN74HC4002	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
TI!SN74HC832	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["HC"];
TI!SN74HC808	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["HC"];
TI!SN74HC805	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["HC"];
TI!SN74HC688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["HC"];
TI!SN74HC682	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["HC"];
TI!SN74HC679	PQ[20]	TYP["DIC"]
	IN[19,14,15,16,17,1,2,3,4,5,6,7,8,9,11,12,13]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-BIT ADDRESS COMPARATORS"]
	TEC["HC"];
TI!SN74HC652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN74HCT652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN74HC651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN74HCT651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN74HC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN74HCT648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN74HC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN74HCT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN74HC645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN74HCT645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN74HC643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN74HCT643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN74HC640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN74HCT640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN74HC623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN74HCT623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN74HC620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN74HCT620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN74HC595	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
TI!SN74HC594	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
TI!SN74HC590A	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9,15,1,2,3,4,5,6,7]
	TRI[15,1,2,3,4,5,6,7]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["HC"];
TI!SN74HC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
TI!SN74HCT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
TI!SN74HC573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
TI!SN74HCT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
TI!SN74HC564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
TI!SN74HCT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
TI!SN74HC563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
TI!SN74HCT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
TI!SN74HC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
TI!SN74HCT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
TI!SN74HC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
TI!SN74HCT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
TI!SN74HC534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
TI!SN74HCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
TI!SN74HC533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
TI!SN74HCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
TI!SN74HC490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN74HC393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN74HC390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN74HC386	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["HC"];
TI!SN74HC379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN74HC378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN74HC377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN74HC375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
TI!SN74HC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
TI!SN74HCT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
TI!SN74HC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
TI!SN74HCT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
TI!SN74HC368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN74HC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN74HC366	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN74HC365	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN74HC354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["HC"];
TI!SN74HC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["HC"];
TI!SN74HC298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["HC"];
TI!SN74HC283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["HC"];
TI!SN74HC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
TI!SN74HC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["HC"];
TI!SN74HC266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["HC"];
TI!SN74HC259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
TI!SN74HC258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
TI!SN74HC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
TI!SN74HC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
TI!SN74HC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
TI!SN74HC245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HC"];
TI!SN74HCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HCT"];
TI!SN74HC244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
TI!SN74HCT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
TI!SN74HC243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
TI!SN74HC242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
TI!SN74HC241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
TI!SN74HCT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
TI!SN74HC240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
TI!SN74HCT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
TI!SN74HC239	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
TI!SN74HC238	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
TI!SN74HCT238	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
TI!SN74HC237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
TI!SN74HCT237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HCT"];
TI!SN74HC195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
TI!SN74HC194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
TI!SN74HC193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
TI!SN74HC192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
TI!SN74HC191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
TI!SN74HC190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
TI!SN74HC180	PQ[14]	TYP["DIC"]
	IN[3,4,8,9,10,11,12,13,1,2]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["HC"];
TI!SN74HC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
TI!SN74HC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
TI!SN74HC173	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
TI!SN74HC166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
TI!SN74HC165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
TI!SN74HC164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
TI!SN74HC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN74HC162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN74HC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN74HC160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN74HC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN74HC157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN74HC154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["HC"];
TI!SN74HC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN74HC152	PQ[14]	TYP["DIC"]
	IN[10,9,8,5,4,3,2,1,13,12,11]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["8 TO 1-LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN74HC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
TI!SN74HC148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["HC"];
TI!SN74HC147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
TI!SN74HC139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
TI!SN74HCT139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HCT"];
TI!SN74HC138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
TI!SN74HCT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
TI!SN74HC137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
TI!SN74HCT137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HCT"];
TI!SN74HC133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
TI!SN74HC132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
TI!SN74HC126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
TI!SN74HC125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
TI!SN74HC114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["HC"];
TI!SN74HC113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
TI!SN74HC112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
TI!SN74HC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
TI!SN74HC107	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
TI!SN74HC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
TI!SN74HC85A	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
TI!SN74HC78	PQ[14]	TYP["DIC"]
	IN[1,5,2,3,14,6,10,7]
	OUT[13,12,8,9]
	VCC[4]
	GND[11]
	TXT["DUAL J-K FF RS COM CLK COM CR"]
	TEC["HC"];
TI!SN74HC76	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
TI!SN74HC75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
TI!SN74HC74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
TI!SN74HCT74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HCT"];
TI!SN74HC73	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
TI!SN74HC51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
TI!SN74HC42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
TI!SN74HC36	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["HC"];
TI!SN74HC32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
TI!SN74HCT32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HCT"];
TI!SN74HC30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
TI!SN74HC27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
TI!SN74HC21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["HC"];
TI!SN74HC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
TI!SN74HC14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
TI!SN74HC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
TI!SN74HC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
TI!SN74HC09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["HC"];
TI!SN74HC08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HC"];
TI!SN74HCT08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HCT"];
TI!SN74HC05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["HC"];
TI!SN74HC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
TI!SN74HCT04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HCT"];
TI!SN74HC03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
TI!SN74HC02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
TI!SN74HCT02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HCT"];
TI!SN74HC01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
TI!SN74HC00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
TI!SN74HCT00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HCT"];
TI!SN54HC7266	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["HC"];
TI!SN54HC7266_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XNOR G"]
	TEC["HC"];
TI!SN54HC7074	PQ[24]	TYP["DIC"]
	IN[1,22,3,4,7,6,8,10,17,18,16,14,20,21]
	OUT[23,2,5,11,9,13,15,19]
	VCC[24]
	GND[12]
	TXT["6-SECTION MULTIFUNCTION NAND INVERT NOR FF"]
	TEC["HC"];
TI!SN54HC7074_LCC	PQ[28]	TYP["DIC"]
	IN[2,26,4,5,9,7,10,12,20,21,19,17,24,25]
	OUT[27,3,6,13,11,16,18,23]
	VCC[28]
	GND[14]
	TXT["6-SECTION MULTIFUNCTION NAND INVERT NOR FF"]
	TEC["HC"];
TI!SN54HC7032	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR G SCH INPUTS"]
	TEC["HC"];
TI!SN54HC7032_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos OR G SCH INPUTS"]
	TEC["HC"];
TI!SN54HC7002	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR G SCH INPUTS"]
	TEC["HC"];
TI!SN54HC7002_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NOR G SCH INPUTS"]
	TEC["HC"];
TI!SN54HC7001	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND G SCH INPUTS"]
	TEC["HC"];
TI!SN54HC7001_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos AND G SCH INPUTS"]
	TEC["HC"];
TI!SN54HC4724	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LARCHES"]
	TEC["HC"];
TI!SN54HC4724_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LARCHES"]
	TEC["HC"];
TI!SN54HC4514	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[11,9,10,8,7,6,5,4,18,17,20,19,14,13,16,15]
	VCC[24]
	GND[12]
	TXT["4-LINE TO 16-LINE DECODER/DEMULTIPLEXERS WITH ADDRESS LATCHES"]
	TEC["HC"];
TI!SN54HC4514_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,25,26,27]
	OUT[13,11,12,10,9,7,6,5,21,20,24,23,17,16,19,18]
	VCC[28]
	GND[14]
	TXT["4-LINE TO 16-LINE DECODER/DEMULTIPLEXERS WITH ADDRESS LATCHES"]
	TEC["HC"];
TI!SN54HC4078A	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["8-INPUT OR/NOR GATE"]
	TEC["HC"];
TI!SN54HC4078A_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,13,14,16,18]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["8-INPUT OR/NOR GATE"]
	TEC["HC"];
TI!SN54HC4061	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
TI!SN54HC4061_LCC	PQ[20]	TYP["DIC"]
	IN[15,14]
	OUT[9,7,5,8,18,17,19,2,3,4,13,12]
	VCC[20]
	GND[10]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
TI!SN54HC4060	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
TI!SN54HC4060_LCC	PQ[20]	TYP["DIC"]
	IN[15,14]
	OUT[9,7,5,8,18,17,19,2,3,4,13,12]
	VCC[20]
	GND[10]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
TI!SN54HC4040	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,6,5,3,2,4,13,12,14,15,1]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["HC"];
TI!SN54HC4040_LCC	PQ[20]	TYP["DIC"]
	IN[14,13]
	OUT[12,9,8,7,4,3,5,17,15,18,19,2]
	VCC[20]
	GND[10]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["HC"];
TI!SN54HC4024	PQ[14]	TYP["DIC"]
	IN[2,1]
	OUT[12,11,9,6,5,4,3]
	VCC[14]
	GND[7]
	TXT["ASYNCHRONOUS 7-BIT BINARY COUNTERS"]
	TEC["HC"];
TI!SN54HC4024_LCC	PQ[20]	TYP["DIC"]
	IN[3,2]
	OUT[18,16,13,9,8,6,4]
	VCC[20]
	GND[10]
	TXT["ASYNCHRONOUS 7-BIT BINARY COUNTERS"]
	TEC["HC"];
TI!SN54HC4020	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,5,4,6,13,12,14,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["14-BIT BINARY COUNTER"]
	TEC["HC"];
TI!SN54HC4020_LCC	PQ[20]	TYP["DIC"]
	IN[14,13]
	OUT[12,9,7,5,8,17,15,18,19,2,3,4]
	VCC[20]
	GND[10]
	TXT["14-BIT BINARY COUNTER"]
	TEC["HC"];
TI!SN54HC4017	PQ[16]	TYP["DIC"]
	IN[14,13,15]
	OUT[3,2,4,7,10,1,5,6,9,11,12]
	VCC[16]
	GND[8]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
TI!SN54HC4017_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,19]
	OUT[4,3,5,9,13,2,7,8,12,14,15]
	VCC[20]
	GND[10]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
TI!SN54HC4016	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
TI!SN54HC4066	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
TI!SN54HC4002	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
TI!SN54HC4002_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,13,14,16,18]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
TI!SN54HC832	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["HC"];
TI!SN54HC808	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["HC"];
TI!SN54HC805	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["HC"];
TI!SN54HC688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["HC"];
TI!SN54HC682	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["HC"];
TI!SN54HC679	PQ[20]	TYP["DIC"]
	IN[19,14,15,16,17,1,2,3,4,5,6,7,8,9,11,12,13]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-BIT ADDRESS COMPARATORS"]
	TEC["HC"];
TI!SN54HC652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
TI!SN54HCT646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HCT"];
TI!SN54HC645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN54HCT645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN54HC643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN54HCT643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN54HC640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN54HCT640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN54HC623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN54HCT623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN54HC620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
TI!SN54HCT620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
TI!SN54HC595	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
TI!SN54HC595_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[19,2,3,4,5,7,8,9,12]
	TRI[19,9]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
TI!SN54HC594	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
TI!SN54HC594_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[19,2,3,4,5,7,8,9,12]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
TI!SN54HC590A	PQ[16]	TYP["DIC"]
	IN[14,13,12,11,10]
	OUT[9,15,1,2,3,4,5,6,7]
	TRI[15,1,2,3,4,5,6,7]
	VCC[16]
	GND[8]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["HC"];
TI!SN54HC590A_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,15,14,13]
	OUT[12,19,2,3,4,5,7,8,9]
	TRI[19,2,3,4,5,7,8,9]
	VCC[20]
	GND[10]
	TXT["8-BIT BIN CNT WITH OUTPUT REGISTERS"]
	TEC["HC"];
TI!SN54HC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
TI!SN54HCT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
TI!SN54HC573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
TI!SN54HCT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
TI!SN54HC564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
TI!SN54HCT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
TI!SN54HC563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
TI!SN54HCT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
TI!SN54HC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
TI!SN54HCT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
TI!SN54HC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
TI!SN54HCT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
TI!SN54HC534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
TI!SN54HCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
TI!SN54HC533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
TI!SN54HCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
TI!SN54HC490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN54HC490_LCC	PQ[20]	TYP["DIC"]
	IN[3,5,2,18,15,19]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN54HC393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN54HC393_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,18,19]
	OUT[4,6,8,9,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN54HC390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN54HC390_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,5,18,19,15]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
TI!SN54HC386	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["HC"];
TI!SN54HC386_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	OUT[4,6,14,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR"]
	TEC["HC"];
TI!SN54HC379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN54HC379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN54HC378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN54HC378_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN54HC377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["HC"];
TI!SN54HC375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
TI!SN54HC375_LCC	PQ[20]	TYP["DIC"]
	IN[2,5,9,12,15,19]
	OUT[4,3,7,8,14,13,17,18]
	VCC[20]
	GND[10]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
TI!SN54HC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
TI!SN54HCT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
TI!SN54HC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
TI!SN54HCT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
TI!SN54HC368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC368_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC367_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC366	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC366_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC365	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC365_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
TI!SN54HC354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["HC"];
TI!SN54HC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["HC"];
TI!SN54HC298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["HC"];
TI!SN54HC298_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,4,3,5,2,12,7,9,8]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["HC"];
TI!SN54HC283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["HC"];
TI!SN54HC283_LCC	PQ[20]	TYP["DIC"]
	IN[7,4,18,15,8,3,19,14,9]
	OUT[5,2,17,13,12]
	VCC[20]
	GND[10]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["HC"];
TI!SN54HC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
TI!SN54HC280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
TI!SN54HC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["HC"];
TI!SN54HC266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["HC"];
TI!SN54HC266_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["HC"];
TI!SN54HC259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
TI!SN54HC259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
TI!SN54HC258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
TI!SN54HC258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
TI!SN54HC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
TI!SN54HC257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
TI!SN54HC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
TI!SN54HC253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
TI!SN54HC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
TI!SN54HC251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
TI!SN54HC245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HC"];
TI!SN54HCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HCT"];
TI!SN54HC244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
TI!SN54HCT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
TI!SN54HC243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
TI!SN54HC243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
TI!SN54HC242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
TI!SN54HC242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
TI!SN54HC241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
TI!SN54HCT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
TI!SN54HC240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
TI!SN54HCT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
TI!SN54HC239	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
TI!SN54HC239_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
TI!SN54HC238	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
TI!SN54HCT238	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
TI!SN54HC238_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
TI!SN54HCT238_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
TI!SN54HC237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
TI!SN54HCT237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HCT"];
TI!SN54HC237_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
TI!SN54HCT237_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HCT"];
TI!SN54HC195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
TI!SN54HC195_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,3,4,5,7,8,9]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
TI!SN54HC194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
TI!SN54HC194_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
TI!SN54HC193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
TI!SN54HC193_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
TI!SN54HC192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
TI!SN54HC192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["HC"];
TI!SN54HC191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
TI!SN54HC191_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,18,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
TI!SN54HC190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
TI!SN54HC190_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,18,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["HC"];
TI!SN54HC180	PQ[14]	TYP["DIC"]
	IN[3,4,8,9,10,11,12,13,1,2]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["HC"];
TI!SN54HC180_LCC	PQ[20]	TYP["DIC"]
	IN[4,6,12,13,14,16,18,19,2,3]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["HC"];
TI!SN54HC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
TI!SN54HC175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
TI!SN54HC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
TI!SN54HC174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
TI!SN54HC173	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
TI!SN54HC173_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,12,13,9,18,17,15,14]
	OUT[4,5,7,8]
	TRI[4,5,7,8]
	VCC[20]
	GND[10]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
TI!SN54HC166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
TI!SN54HC166_LCC	PQ[20]	TYP["DIC"]
	IN[12,19,8,9,2,3,4,5,7,13,14,15,18]
	OUT[17]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
TI!SN54HC165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
TI!SN54HC165_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,13,14,15,17,18,4,5,7,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
TI!SN54HC164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
TI!SN54HC164_LCC	PQ[20]	TYP["DIC"]
	IN[13,12,2,3]
	OUT[4,6,8,9,14,16,18,19]
	VCC[20]
	GND[10]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
TI!SN54HC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC163_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC162_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC161_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC160_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
TI!SN54HC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["HC"];
TI!SN54HC154_LCC	PQ[28]	TYP["DIC"]
	IN[27,26,25,24,21,23]
	OUT[2,3,4,5,6,7,9,10,11,12,13,16,17,18,19,20]
	VCC[28]
	GND[14]
	TXT["4-16LINE DEC DEMUL"]
	TEC["HC"];
TI!SN54HC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC152	PQ[14]	TYP["DIC"]
	IN[10,9,8,5,4,3,2,1,13,12,11]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["8 TO 1-LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC152_LCC	PQ[20]	TYP["DIC"]
	IN[14,13,12,8,6,4,3,2,19,18,16]
	OUT[9]
	VCC[20]
	GND[10]
	TXT["8 TO 1-LINE DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
TI!SN54HC148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["HC"];
TI!SN54HC148_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,2,3,4,5,7]
	OUT[19,18,12,9,8]
	VCC[20]
	GND[10]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["HC"];
TI!SN54HC147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
TI!SN54HC147_LCC	PQ[20]	TYP["DIC"]
	IN[14,15,17,2,3,4,5,7,13]
	OUT[12,9,8,18]
	VCC[20]
	GND[10]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
TI!SN54HC139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
TI!SN54HCT139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HCT"];
TI!SN54HC139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
TI!SN54HCT139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HCT"];
TI!SN54HC138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
TI!SN54HCT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
TI!SN54HC138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
TI!SN54HCT138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
TI!SN54HC137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
TI!SN54HCT137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HCT"];
TI!SN54HC137_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
TI!SN54HCT137_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HCT"];
TI!SN54HC133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
TI!SN54HC133_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
TI!SN54HC132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
TI!SN54HC132_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
TI!SN54HC126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
TI!SN54HC126_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
TI!SN54HC125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
TI!SN54HC125_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
TI!SN54HC114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["HC"];
TI!SN54HC114_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["HC"];
TI!SN54HC113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
TI!SN54HC113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
TI!SN54HC112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
TI!SN54HC112_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
TI!SN54HC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
TI!SN54HC109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
TI!SN54HC107	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
TI!SN54HC107_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,6,19,12,13,16,14]
	OUT[4,3,8,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
TI!SN54HC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
TI!SN54HC86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
TI!SN54HC85A	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
TI!SN54HC85A_LCC	PQ[20]	TYP["DIC"]
	IN[13,15,17,19,3,4,5,12,14,18,2]
	OUT[9,8,7]
	VCC[20]
	GND[10]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
TI!SN54HC78	PQ[14]	TYP["DIC"]
	IN[1,5,2,3,14,6,10,7]
	OUT[13,12,8,9]
	VCC[4]
	GND[11]
	TXT["DUAL J-K FF RS COM CLK COM CR"]
	TEC["HC"];
TI!SN54HC76	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
TI!SN54HC75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
TI!SN54HC74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
TI!SN54HCT74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HCT"];
TI!SN54HC74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
TI!SN54HCT74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["HCT"];
TI!SN54HC73	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
TI!SN54HC51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
TI!SN54HC51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
TI!SN54HC42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
TI!SN54HC42_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,15]
	OUT[2,3,4,5,7,8,9,12,13,14]
	VCC[20]
	GND[10]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
TI!SN54HC36	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["HC"];
TI!SN54HC36_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["HC"];
TI!SN54HC32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
TI!SN54HCT32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HCT"];
TI!SN54HC32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
TI!SN54HCT32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HCT"];
TI!SNS4HC30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
TI!SNS4HC30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
TI!SN54HC27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
TI!SN54HC27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
TI!SN54HC21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["HC"];
TI!SN54HC21_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G"]
	TEC["HC"];
TI!SN54HC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
TI!SN54HC20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
TI!SN54HC14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
TI!SN54HC14_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
TI!SN54HC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
TI!SN54HC11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
TI!SN54HC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
TI!SN54HC10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
TI!SN54HC09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["HC"];
TI!SN54HC09_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["HC"];
TI!SN54HCT08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HCT"];
TI!SN54HCT08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["HCT"];
TI!SN54HC05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["HC"];
TI!SN54HC05_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverters OCO"]
	TEC["HC"];
TI!SN54HC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
TI!SN54HCT04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HCT"];
TI!SN54HC04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["HC"];
TI!SN54HCT04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["HCT"];
TI!SN54HC03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
TI!SN54HC03_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
TI!SN54HC02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
TI!SN54HCT02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HCT"];
TI!SN54HC02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
TI!SN54HCT02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HCT"];
TI!SN54HC01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
TI!SN54HC01_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
TI!SN54HC00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
TI!SN54HCT00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HCT"];
TI!SN54HC00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
TI!SN54HCT00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HCT"];
TI!SN74ALS528	PQ[16]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,11,12,13,14,1,10]
	OUT[15]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["ALS"];
TI!SN74ALS527	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,1,11,13,15,17,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["ALS"];
TI!SN74ALS526	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,1]
	OUT[19]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["ALS"];
TI!SN75ALS194	PQ[16]	TYP["DIC"]
	IN[4,1,7,12,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS"]
	TEC["ALS"];
TI!SN75ALS193	PQ[16]	TYP["DIC"]
	IN[4,12,2,1,6,7,10,9,14,15]
	OUT[3,5,11,13]
	TRI[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["ALS"];
TI!SN75ALS192	PQ[16]	TYP["DIC"]
	IN[4,12,1,7,9,15]
	OUT[2,3,6,5,10,11,14,13]
	TRI[2,3,6,5,10,11,14,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["ALS"];
TI!SN75ALS165	PQ[20]	TYP["DIC"]
	IN[11,1,19,18,17,16,15,14,13,12]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS164_1_	PQ[22]	TYP["DIC"]
	IN[12,2,1,14,15,13,20,19,16,18,17]
	OUT[9,21,8,3,4,7]
	TRI[9,8,3,4,7]
	VCC[22]
	GND[11]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS164	PQ[24]	TYP["DIC"]
	IN[13,2,1,16,17,15,22,21,18,20,19]
	OUT[9,23,8,3,4,7]
	TRI[9,8,3,4,7]
	VCC[24]
	GND[12]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS163	PQ[20]	TYP["DIC"]
	IN[11,1,19,18,17,16,15,14,13,12]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS162	PQ[24]	TYP["DIC"]
	IN[13,2,1,16,17,15,22,21,18,20,19]
	OUT[9,8,3,4,7]
	TRI[9,8,3,4,7]
	VCC[24]
	GND[12]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS161	PQ[20]	TYP["DIC"]
	IN[11,1,13,14,12,19,18,15,17,16]
	OUT[8,7,2,3,6]
	TRI[8,7,2,3,6]
	VCC[20]
	GND[10]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS160	PQ[20]	TYP["DIC"]
	IN[11,1,19,18,17,16,15,14,13,12]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN75ALS130	PQ[16]	TYP["DIC"]
	IN[4,3,1,5,7,11,9,13,15]
	OUT[2,6,10,14]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE LINE DRIVERS"]
	TEC["ALS"];
TI!SN75ALS126	PQ[16]	TYP["DIC"]
	IN[3,4,1,5,7,11,12,9,13,15]
	OUT[2,6,10,14]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE LINE DRIVERS"]
	TEC["ALS"];
TI!SN74ALS29864	PQ[24]	TYP["DIC"]
	IN[1,11,13,14,23,22,21,20,19,18,17,16,15]
	OUT[2,3,4,5,6,7,8,9,10]
	TRI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29864_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,16,17,27,26,25,24,23,21,20,19,18]
	OUT[3,4,5,6,7,9,10,11,12]
	TRI[3,4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29863	PQ[24]	TYP["DIC"]
	IN[1,11,13,14,23,22,21,20,19,18,17,16,15]
	OUT[2,3,4,5,6,7,8,9,10]
	TRI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29863_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,16,17,27,26,25,24,23,21,20,19,18]
	OUT[3,4,5,6,7,9,10,11,12]
	TRI[3,4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29862	PQ[24]	TYP["DIC"]
	IN[1,13,23,22,21,20,19,18,17,16,15,14]
	OUT[2,3,4,5,6,7,8,9,10,11]
	TRI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29862_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,27,26,25,24,23,21,20,19,18,17]
	OUT[3,4,5,6,7,9,10,11,12,13]
	TRI[3,4,5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29861	PQ[24]	TYP["DIC"]
	IN[1,13,23,22,21,20,19,18,17,16,15,14]
	OUT[2,3,4,5,6,7,8,9,10,11]
	TRI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29861_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,27,26,25,24,23,21,20,19,18,17]
	OUT[3,4,5,6,7,9,10,11,12,13]
	TRI[3,4,5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29828	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29828_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29827	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29827_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29809	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,23,22,21,20,19,18,17,16,15,14]
	OUT[13]
	VCC[24]
	GND[12]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN74ALS29809_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,27,26,25,24,23,21,20,19,18,17]
	OUT[16]
	VCC[28]
	GND[14]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN74ALS29806	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,23,22,21,20,19,18,10,8,9]
	OUT[13,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN74ALS29806_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,27,26,25,24,23,21,12,10,11]
	OUT[16,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN74ALS8003	PQ[8]	TYP["DIC"]
	IN[1,2,6,7]
	OUT[3,5]
	VCC[8]
	GND[4]
	TXT["DUAL 2-IN Pos NAND G"]
	TEC["ALS"];
TI!SN74AS1832	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN OR DRV"]
	TEC["AS"];
TI!SN74ALS1832A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN OR DRV"]
	TEC["ALS"];
TI!SN74AS1808	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN AND DRV"]
	TEC["AS"];
TI!SN74ALS1808A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN AND DRV"]
	TEC["ALS"];
TI!SN74AS1805	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NOR DRV"]
	TEC["AS"];
TI!SN74ALS1805A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NOR DRV"]
	TEC["ALS"];
TI!SN74AS1804	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NAND DRV"]
	TEC["AS"];
TI!SN74ALS1804A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NAND DRV"]
	TEC["ALS"];
TI!SN74AS1036A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR DRV"]
	TEC["AS"];
TI!SN74ALS1035	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex NONINVERTING BUF OCO"]
	TEC["ALS"];
TI!SN74ALS1034	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["ALS"];
TI!SN74AS1034A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["AS"];
TI!SN74AS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["AS"];
TI!SN74ALS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["ALS"];
TI!SN74ALS1020A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand BUF"]
	TEC["ALS"];
TI!SN74ALS1011A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos AND BUF"]
	TEC["ALS"];
TI!SN74ALS1010A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand BUF"]
	TEC["ALS"];
TI!SN74ALS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["ALS"];
TI!SN74AS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["AS"];
TI!SN74ALS1005	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING BUF OCO"]
	TEC["ALS"];
TI!SN74ALS1004	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["ALS"];
TI!SN74AS1004A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["AS"];
TI!SN74ALS1003A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF 3SO"]
	TEC["ALS"];
TI!SN74ALS1002A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR BUF"]
	TEC["ALS"];
TI!SN74ALS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["ALS"];
TI!SN74AS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["AS"];
TI!SN74ALS996	PQ[24]	TYP["DIC"]
	IN[15,14,13,10,9,11,1,2,3,4,5,6,7,8]
	OUT[23,22,21,20,19,18,17,16]
	TRI[23,22,21,20,19,18,17,16]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS996_LCC	PQ[28]	TYP["DIC"]
	IN[18,17,16,12,11,13,2,3,4,5,6,7,9,10]
	OUT[27,26,25,24,23,21,20,19]
	TRI[27,26,25,24,23,21,20,19]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS995	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS995_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS994	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS994_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS993	PQ[24]	TYP["DIC"]
	IN[14,1,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS993_LCC	PQ[28]	TYP["DIC"]
	IN[17,2,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS992	PQ[24]	TYP["DIC"]
	IN[14,1,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS992_LCC	PQ[28]	TYP["DIC"]
	IN[17,2,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS991	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS990	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS964	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,9,2,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN74ALS963	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,2,9,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN74AS885	PQ[24]	TYP["DIC"]
	IN[1,23,15,16,17,18,19,20,21,22,3,2,11,10,9,8,7,6,5,4]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN74AS885_LCC	PQ[28]	TYP["DIC"]
	IN[2,27,18,19,20,21,23,24,25,26,4,3,13,12,11,10,9,7,6,5]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN74AS882A	PQ[24]	TYP["DIC"]
	IN[1,3,2,5,4,8,7,10,9,14,13,16,15,19,18,21,20]
	OUT[6,11,17,22]
	VCC[24]
	GND[12]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN74AS882A_LCC	PQ[28]	TYP["DIC"]
	IN[2,4,3,6,5,10,9,12,11,17,16,19,18,23,21,25,24]
	OUT[7,13,20,26]
	VCC[28]
	GND[14]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN74AS881A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ARITHMATIC LOGIC UNITS/FUNCTION GENERATORS"]
	TEC["AS"];
TI!SN74AS881A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ARITHMATIC LOGIC UNITS/FUNCTION GENERATORS"]
	TEC["AS"];
TI!SN74ALS880A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS880	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS880A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS880_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS879A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS879	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS879A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS879_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS878A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS878	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS878A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS878_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74AS877	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS877_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74ALS876A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS876	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS876A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS876_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS874B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS874	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS874B_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS874_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS873B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS873	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS873B_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS873_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS871	PQ[28]	TYP["DIC"]
	IN[4,5,6,7,21,22,23,24,3,25,9,19,8,20,1,15,2,16,26,17,27,18]
	OUT[10,11,12,13]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["ALS"];
TI!SN74AS871	PQ[28]	TYP["DIC"]
	IN[4,5,6,7,21,22,23,24,3,25,9,19,8,20,1,15,2,16,26,17,27,18]
	OUT[10,11,12,13]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN74ALS870	PQ[24]	TYP["DIC"]
	IN[2,3,4,5,19,20,21,22,1,23,7,17,6,18,8,13,9,14,10,15,11,16]
	VCC[24]
	GND[12]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["ALS"];
TI!SN74AS870	PQ[24]	TYP["DIC"]
	IN[2,3,4,5,19,20,21,22,1,23,7,17,6,18,8,13,9,14,10,15,11,16]
	VCC[24]
	GND[12]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN74ALS870_LCC	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,23,24,25,26,2,27,9,20,7,21,10,16,11,17,12,18,13,19]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["ALS"];
TI!SN74AS870_LCC	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,23,24,25,26,2,27,9,20,7,21,10,16,11,17,12,18,13,19]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN74ALS869	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["ALS"];
TI!SN74AS869	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN74AS867	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN74ALS867	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["ALS"];
TI!SN74AS866	PQ[28]	TYP["DIC"]
	IN[2,18,26,19,20,21,22,23,24,25,4,3,15,12,27,1,11,10,9,8,7,6,5]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN74ALS857	PQ[24]	TYP["DIC"]
	IN[1,23,13,2,3,5,6,8,9,16,15,19,18,22,21]
	OUT[4,7,10,14,17,20,11]
	TRI[4,7,10,14,17,20,11]
	VCC[24]
	GND[12]
	TXT["HEX 2-TO-1 UNIVERSAL MULTIPLEXERS"]
	TEC["ALS"];
TI!SN74AS857	PQ[24]	TYP["DIC"]
	IN[1,23,13,2,3,5,6,8,9,16,15,19,18,22,21]
	OUT[4,7,10,14,17,20,11]
	TRI[4,7,10,14,17,20,11]
	VCC[24]
	GND[12]
	TXT["HEX 2-TO-1 UNIVERSAL MULTIPLEXERS"]
	TEC["AS"];
TI!SN74AS856	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN74AS856_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN74AS852	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS852_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS851	PQ[28]	TYP["DIC"]
	IN[10,9,11,12,18,17,16,15,8,7,6,5,4,3,2,1,27,26,25,24,23,22,21,20]
	OUT[19,13]
	TRI[19,13]
	VCC[28]
	GND[14]
	TXT["1 OF 16 DATA SELECTOR/MULTIPLEXERS 3SO"]
	TEC["AS"];
TI!SN74AS850	PQ[28]	TYP["DIC"]
	IN[10,9,11,12,18,17,16,15,8,7,6,5,4,3,2,1,27,26,25,24,23,22,21,20]
	OUT[19,13]
	TRI[19,13]
	VCC[28]
	GND[14]
	TXT["1 OF 16 DATA SELECTOR/MULTIPLEXERS 3SO"]
	TEC["AS"];
TI!SN74ALS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS29841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS832A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["ALS"];
TI!SN74AS832B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["AS"];
TI!SN74AS826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS29826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS29826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS29825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS29825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS29824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS29824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS29823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS29823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS29822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS29822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS29821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74AS821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS29821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["ALS"];
TI!SN74AS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["AS"];
TI!SN74ALS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ALS"];
TI!SN74AS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["AS"];
TI!SN74ALS808A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["ALS"];
TI!SN74AS808B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["AS"];
TI!SN74ALS805A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["ALS"];
TI!SN74AS805B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["AS"];
TI!SN74ALS804A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["ALS"];
TI!SN74AS804B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["AS"];
TI!SN74ALS763	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN74AS763	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN74ALS762	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN74AS762	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN74ALS760	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN74AS760	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN74AS759	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["AS"];
TI!SN74ALS758	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["ALS"];
TI!SN74AS758	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["AS"];
TI!SN74AS757	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN74ALS756	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN74AS756	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN74ALS689	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS680	PQ[20]	TYP["DIC"]
	IN[19,14,15,16,17,1,2,3,4,5,6,7,8,9,11,12,13]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN74ALS679	PQ[20]	TYP["DIC"]
	IN[19,14,15,16,17,1,2,3,4,5,6,7,8,9,11,12,13]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN74ALS678	PQ[24]	TYP["DIC"]
	IN[23,18,19,20,21,1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	OUT[22]
	VCC[24]
	GND[12]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN74ALS678_LCC	PQ[28]	TYP["DIC"]
	IN[27,21,23,24,25,2,3,4,5,6,7,9,10,11,12,13,16,17,18,19,20]
	OUT[26]
	VCC[28]
	GND[14]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN74ALS677A	PQ[24]	TYP["DIC"]
	IN[23,18,19,20,21,1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	OUT[22]
	VCC[24]
	GND[12]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN74ALS677A_LCC	PQ[28]	TYP["DIC"]
	IN[27,21,23,24,25,2,3,4,5,6,7,9,10,11,12,13,16,17,18,19,20]
	OUT[26]
	VCC[28]
	GND[14]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN74ALS667	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS667_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS666	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS666_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS654	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS654_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS653	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS653_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS649	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS649_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS647	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS647_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS1645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS2645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS644A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS644	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS643A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS642A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS642	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS641A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS641	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS1640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS2640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS639A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS639	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS638A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS638	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS623A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74AS2623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS622A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS622	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS621A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS621	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS620A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN74AS620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74AS2620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN74ALS615	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS615_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS614	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG OCO"]
	TEC["ALS"];
TI!SN74ALS614_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG OCO"]
	TEC["ALS"];
TI!SN74ALS580A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN74AS580	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
TI!SN74ALS577A	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS577	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS577A_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS577_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS576A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS576	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS575A	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS575	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS575A_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS575_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS574A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS573B	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN74AS573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
TI!SN74ALS569A	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN74ALS568A	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN74ALS564A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74ALS563A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS561A	PQ[20]	TYP["DIC"]
	IN[17,12,7,9,11,2,8,1,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN74ALS560A	PQ[20]	TYP["DIC"]
	IN[17,12,7,9,11,2,8,1,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN74ALS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS747	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS2541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS746	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS2540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
TI!SN74AS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AS"];
TI!SN74ALS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN74AS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
TI!SN74ALS522	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS518	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS519	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN74ALS468A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN74ALS467A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN74ALS466A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN74ALS465A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN74ALS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN74AS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN74ALS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
TI!SN74AS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AS"];
TI!SN74ALS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["ALS"];
TI!SN74AS353A	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["AS"];
TI!SN74ALS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN74AS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AS"];
TI!SN74AS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AS"];
TI!SN74ALS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ALS"];
TI!SN74ALS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ALS"];
TI!SN74AS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AS"];
TI!SN74AS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["AS"];
TI!SN74AS286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN74AS282	PQ[20]	TYP["DIC"]
	IN[7,8,17,16,4,3,2,1,19,18,6,5]
	OUT[13,15,14,11,9,12]
	VCC[20]
	GND[10]
	TXT["LOOK-AHEAD CARRY GENR WITH SELECTABLE CARRY INPUTS"]
	TEC["AS"];
TI!SN74ALS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN74AS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN74ALS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["ALS"];
TI!SN74AS264	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,10,7]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GENR FOR CNT"]
	TEC["AS"];
TI!SN74ALS259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["ALS"];
TI!SN74ALS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN74AS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
TI!SN74ALS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN74AS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
TI!SN74ALS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN74AS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AS"];
TI!SN74ALS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ALS"];
TI!SN74AS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AS"];
TI!SN74AS250	PQ[24]	TYP["DIC"]
	IN[9,15,14,13,11,8,7,6,5,4,3,2,1,23,22,21,20,19,18,17,16]
	OUT[10]
	TRI[10]
	VCC[24]
	GND[12]
	TXT["1-OF-16 DATA GENR/MUX 3SO"]
	TEC["AS"];
TI!SN74AS250_LCC	PQ[28]	TYP["DIC"]
	IN[11,18,17,16,13,10,9,7,6,5,4,3,2,27,26,25,24,23,21,20,19]
	OUT[12]
	TRI[12]
	VCC[28]
	GND[14]
	TXT["1-OF-16 DATA GENR/MUX 3SO"]
	TEC["AS"];
TI!SN74ALS245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
TI!SN74AS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AS"];
TI!SN74ALS1245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
TI!SN74ALS244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN74AS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
TI!SN74ALS1244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS243A	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN74AS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
TI!SN74ALS242B	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN74AS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
TI!SN74ALS1242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN74ALS2242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN74ALS241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN74AS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
TI!SN74ALS240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN74AS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
TI!SN74ALS1240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS2240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS233A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74ALS232A	PQ[16]	TYP["DIC"]
	IN[9,3,15,1,4,5,6,7]
	OUT[2,14,13,12,11,10]
	TRI[13,12,11,10]
	VCC[16]
	GND[8]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74ALS232A_LCC	PQ[20]	TYP["DIC"]
	IN[12,4,19,2,5,7,8,9]
	OUT[3,18,17,15,14,13]
	TRI[17,15,14,13]
	VCC[20]
	GND[10]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74ALS231	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74AS231	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AS"];
TI!SN74ALS230	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN74AS230	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AS"];
TI!SN74ALS229A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74AS195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["AS"];
TI!SN74AS194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["AS"];
TI!SN74ALS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
TI!SN74ALS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
TI!SN74ALS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
TI!SN74ALS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
TI!SN74AS182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["AS"];
TI!SN74AS181A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS181B	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS1181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS181A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS181B_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS1181_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74ALS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ALS"];
TI!SN74AS175A	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AS"];
TI!SN74ALS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ALS"];
TI!SN74AS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["AS"];
TI!SN74ALS169B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["ALS"];
TI!SN74AS169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["AS"];
TI!SN74ALS168B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ALS"];
TI!SN74AS168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["AS"];
TI!SN74ALS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
TI!SN74ALS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
TI!SN74ALS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["ALS"];
TI!SN74ALS163B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN74AS163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN74ALS162B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN74AS162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN74ALS161B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN74AS161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN74ALS160B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN74AS160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN74ALS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN74AS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN74AS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN74ALS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN74ALS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["ALS"];
TI!SN74ALS156_LCC	PQ[20]	TYP["DIC"]
	IN[17,4,3,2,18,19]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["ALS"];
TI!SN74AS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN74ALS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN74ALS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN74AS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["AS"];
TI!SN74ALS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ALS"];
TI!SN74AS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AS"];
TI!SN74ALS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ALS"];
TI!SN74AS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AS"];
TI!SN74ALS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["ALS"];
TI!SN74AS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["AS"];
TI!SN74ALS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["ALS"];
TI!SN74AS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["AS"];
TI!SN74ALS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["ALS"];
TI!SN74ALS131	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["ALS"];
TI!SN74AS131A	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["AS"];
TI!SN74ALS114A	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["ALS"];
TI!SN74ALS113A	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["ALS"];
TI!SN74ALS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["ALS"];
TI!SN74ALS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ALS"];
TI!SN74AS109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AS"];
TI!SN74AS95	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["AS"];
TI!SN74ALS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["ALS"];
TI!SN74AS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AS"];
TI!SN74ALS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ALS"];
TI!SN74AS74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["AS"];
TI!SN74ALS40A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["ALS"];
TI!SN74ALS38A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["ALS"];
TI!SN74ALS37A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["ALS"];
TI!SN74ALS35A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS OCO"]
	TEC["ALS"];
TI!SN74ALS34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["ALS"];
TI!SN74AS34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["AS"];
TI!SN74ALS33A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["ALS"];
TI!SN74ALS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ALS"];
TI!SN74AS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AS"];
TI!SN74ALS30A	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["ALS"];
TI!SN74AS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["AS"];
TI!SN74ALS28A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["ALS"];
TI!SN74ALS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["ALS"];
TI!SN74AS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["AS"];
TI!SN74ALS22B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN74ALS21A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["ALS"];
TI!SN74AS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["AS"];
TI!SN74ALS20A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["ALS"];
TI!SN74AS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AS"];
TI!SN74ALS15A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN74ALS12A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN74ALS11A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["ALS"];
TI!SN74AS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["AS"];
TI!SN74ALS10A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ALS"];
TI!SN74AS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AS"];
TI!SN74ALS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN74ALS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ALS"];
TI!SN74AS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["AS"];
TI!SN74ALS05A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["ALS"];
TI!SN74ALS04B	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ALS"];
TI!SN74AS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["AS"];
TI!SN74ALS03B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN74ALS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ALS"];
TI!SN74AS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AS"];
TI!SN74ALS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN74ALS00A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ALS"];
TI!SN74AS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AS"];
TI!SN54ALS29809	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,8,9,10,23,22,21,20,19,18,17,16,15,14]
	OUT[13]
	VCC[24]
	GND[12]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN54ALS29809_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,10,11,12,27,26,25,24,23,21,20,19,18,17]
	OUT[16]
	VCC[28]
	GND[14]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN54ALS29806	PQ[24]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,23,22,21,20,19,18,10,8,9]
	OUT[13,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN54ALS29806_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,5,6,7,9,27,26,25,24,23,21,12,10,11]
	OUT[16,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["COMPARATOR AND 2- TO 4-BIT DECODER"]
	TEC["ALS"];
TI!SN54ALS8003	PQ[8]	TYP["DIC"]
	IN[1,2,6,7]
	OUT[3,5]
	VCC[8]
	GND[4]
	TXT["DUAL 2-IN Pos NAND G"]
	TEC["ALS"];
TI!SN54ALS1832A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN OR DRV"]
	TEC["ALS"];
TI!SN54AS1832	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN OR DRV"]
	TEC["AS"];
TI!SN54AS1808	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN AND DRV"]
	TEC["AS"];
TI!SN54ALS1808A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN AND DRV"]
	TEC["ALS"];
TI!SN54AS1805	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NOR DRV"]
	TEC["AS"];
TI!SN54ALS1805A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NOR DRV"]
	TEC["ALS"];
TI!SN54ALS1804A	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NAND DRV"]
	TEC["ALS"];
TI!SN54AS1804	PQ[20]	TYP["DIC"]
	IN[6,7,9,10,12,13,17,18,20,1,3,4]
	OUT[8,11,14,16,19,2]
	VCC[5]
	GND[15]
	TXT["HEX 2-IN NAND DRV"]
	TEC["AS"];
TI!SN54AS1036A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR DRV"]
	TEC["AS"];
TI!SN54AS1036A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NOR DRV"]
	TEC["AS"];
TI!SN54ALS1035	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex NONINVERTING BUF OCO"]
	TEC["ALS"];
TI!SN54ALS1035_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex NONINVERTING BUF OCO"]
	TEC["ALS"];
TI!SN54AS1034A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["AS"];
TI!SN54ALS1034	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex DRV"]
	TEC["ALS"];
TI!SN54AS1034A_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex DRV"]
	TEC["AS"];
TI!SN54ALS1034_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex DRV"]
	TEC["ALS"];
TI!SN54AS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["AS"];
TI!SN54ALS1032A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["ALS"];
TI!SN54AS1032A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["AS"];
TI!SN54ALS1032A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos OR BUF/DRV"]
	TEC["ALS"];
TI!SN54ALS1020A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand BUF"]
	TEC["ALS"];
TI!SN54ALS1020A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand BUF"]
	TEC["ALS"];
TI!SN54ALS1011A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos AND BUF"]
	TEC["ALS"];
TI!SN54ALS1011A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos AND BUF"]
	TEC["ALS"];
TI!SN54ALS1010A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand BUF"]
	TEC["ALS"];
TI!SN54ALS1010A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand BUF"]
	TEC["ALS"];
TI!SN54AS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["AS"];
TI!SN54ALS1008A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["ALS"];
TI!SN54AS1008A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["AS"];
TI!SN54ALS1008A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos AND BUF/DRV"]
	TEC["ALS"];
TI!SN54ALS1005	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING BUF OCO"]
	TEC["ALS"];
TI!SN54ALS1005_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["HEX INVERTING BUF OCO"]
	TEC["ALS"];
TI!SN54ALS1004	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["ALS"];
TI!SN54AS1004A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX INVERTING DRV"]
	TEC["AS"];
TI!SN54ALS1004_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["HEX INVERTING DRV"]
	TEC["ALS"];
TI!SN54AS1004A_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["HEX INVERTING DRV"]
	TEC["AS"];
TI!SN54ALS1003A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF 3SO"]
	TEC["ALS"];
TI!SN54ALS1003A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NAND BUF 3SO"]
	TEC["ALS"];
TI!SN54ALS1002A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR BUF"]
	TEC["ALS"];
TI!SN54ALS1002A_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NOR BUF"]
	TEC["ALS"];
TI!SN54AS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["AS"];
TI!SN54ALS1000A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["ALS"];
TI!SN54AS1000A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["AS"];
TI!SN54ALS1000A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NAND BUF/DRV"]
	TEC["ALS"];
TI!SN54ALS964	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,9,2,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN54ALS963	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,2,9,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN54AS885	PQ[24]	TYP["DIC"]
	IN[1,23,15,16,17,18,19,20,21,22,3,2,11,10,9,8,7,6,5,4]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN54AS885_LCC	PQ[28]	TYP["DIC"]
	IN[2,27,18,19,20,21,23,24,25,26,4,3,13,12,11,10,9,7,6,5]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN54AS882A	PQ[24]	TYP["DIC"]
	IN[1,3,2,5,4,8,7,10,9,14,13,16,15,19,18,21,20]
	OUT[6,11,17,22]
	VCC[24]
	GND[12]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN54AS882A_LCC	PQ[28]	TYP["DIC"]
	IN[2,4,3,6,5,10,9,12,11,17,16,19,18,23,21,25,24]
	OUT[7,13,20,26]
	VCC[28]
	GND[14]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN54AS881A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ARITHMATIC LOGIC UNITS/FUNCTION GENERATORS"]
	TEC["AS"];
TI!SN54AS881A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ARITHMATIC LOGIC UNITS/FUNCTION GENERATORS"]
	TEC["AS"];
TI!SN54ALS880A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS880	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS880A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS880_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS879A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS879	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS879A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS879_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS878A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS878	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS878A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS878_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE  EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54AS877	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54AS877_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54ALS876A	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS876	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS876A_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS876_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS874B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS874	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS874B_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS874_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS873B	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS873	PQ[24]	TYP["DIC"]
	IN[2,23,1,3,4,5,6,11,14,13,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS873B_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS873_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,4,5,6,7,13,17,16,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS871	PQ[28]	TYP["DIC"]
	IN[4,5,6,7,21,22,23,24,3,25,9,19,8,20,1,15,2,16,26,17,27,18]
	OUT[10,11,12,13]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["ALS"];
TI!SN54AS871	PQ[28]	TYP["DIC"]
	IN[4,5,6,7,21,22,23,24,3,25,9,19,8,20,1,15,2,16,26,17,27,18]
	OUT[10,11,12,13]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN54ALS870	PQ[24]	TYP["DIC"]
	IN[2,3,4,5,19,20,21,22,1,23,7,17,6,18,8,13,9,14,10,15,11,16]
	VCC[24]
	GND[12]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["ALS"];
TI!SN54AS870	PQ[24]	TYP["DIC"]
	IN[2,3,4,5,19,20,21,22,1,23,7,17,6,18,8,13,9,14,10,15,11,16]
	VCC[24]
	GND[12]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN54ALS870_LCC	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,23,24,25,26,2,27,9,20,7,21,10,16,11,17,12,18,13,19]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["ALS"];
TI!SN54AS870_LCC	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,23,24,25,26,2,27,9,20,7,21,10,16,11,17,12,18,13,19]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN54ALS869	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["ALS"];
TI!SN54AS869	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54ALS869_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,13,27,17,4,5,6,7,9,10,11,12]
	OUT[16,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["ALS"];
TI!SN54AS869_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,13,27,17,4,5,6,7,9,10,11,12]
	OUT[16,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54ALS867	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["ALS"];
TI!SN54AS867	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54ALS867_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,13,27,17,4,5,6,7,9,10,11,12]
	OUT[16,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["ALS"];
TI!SN54AS867_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,13,27,17,4,5,6,7,9,10,11,12]
	OUT[16,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54AS866	PQ[28]	TYP["DIC"]
	IN[2,18,26,19,20,21,22,23,24,25,4,3,15,12,27,1,11,10,9,8,7,6,5]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN54ALS857	PQ[24]	TYP["DIC"]
	IN[1,23,13,2,3,5,6,8,9,16,15,19,18,22,21]
	OUT[4,7,10,14,17,20,11]
	TRI[4,7,10,14,17,20,11]
	VCC[24]
	GND[12]
	TXT["HEX 2-TO-1 UNIVERSAL MULTIPLEXERS"]
	TEC["ALS"];
TI!SN54AS857	PQ[24]	TYP["DIC"]
	IN[1,23,13,2,3,5,6,8,9,16,15,19,18,22,21]
	OUT[4,7,10,14,17,20,11]
	TRI[4,7,10,14,17,20,11]
	VCC[24]
	GND[12]
	TXT["HEX 2-TO-1 UNIVERSAL MULTIPLEXERS"]
	TEC["AS"];
TI!SN54AS856	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN54AS856_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN54AS852	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54AS852_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54ALS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS29841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS832A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["ALS"];
TI!SN54AS832B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN OR DRIVERS"]
	TEC["AS"];
TI!SN54AS826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS29826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS29826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS29824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS29824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54AS29821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54ALS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["ALS"];
TI!SN54AS811	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["AS"];
TI!SN54ALS811_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["ALS"];
TI!SN54AS811_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XNOR G OCO"]
	TEC["AS"];
TI!SN54ALS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ALS"];
TI!SN54AS810	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["AS"];
TI!SN54ALS810_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ALS"];
TI!SN54AS810_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XNOR G"]
	TEC["AS"];
TI!SN54ALS808A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["ALS"];
TI!SN54AS808B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN AND DRIVERS"]
	TEC["AS"];
TI!SN54ALS805A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["ALS"];
TI!SN54AS805B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NOR DRIVERS"]
	TEC["AS"];
TI!SN54ALS804A	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["ALS"];
TI!SN54AS804B	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]
	OUT[3,6,9,11,14,17]
	VCC[20]
	GND[10]
	TXT["HEX 2-IN NAND DRIVERS"]
	TEC["AS"];
TI!SN54ALS763	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN54AS763	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN54ALS762	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN54AS762	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN54ALS760	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN54AS760	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN54AS759	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["AS"];
TI!SN54AS759_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["AS"];
TI!SN54ALS758	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["ALS"];
TI!SN54AS758	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["AS"];
TI!SN54ALS758_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["ALS"];
TI!SN54AS758_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANCEIVERS OCO"]
	TEC["AS"];
TI!SN54AS757	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN54ALS756	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["ALS"];
TI!SN54AS756	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV OCO"]
	TEC["AS"];
TI!SN54ALS689	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN54ALS688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN54ALS680	PQ[20]	TYP["DIC"]
	IN[19,14,15,16,17,1,2,3,4,5,6,7,8,9,11,12,13]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN54ALS679	PQ[20]	TYP["DIC"]
	IN[19,14,15,16,17,1,2,3,4,5,6,7,8,9,11,12,13]
	OUT[18]
	VCC[20]
	GND[10]
	TXT["12-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN54ALS678	PQ[24]	TYP["DIC"]
	IN[23,18,19,20,21,1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	OUT[22]
	VCC[24]
	GND[12]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN54ALS678_LCC	PQ[28]	TYP["DIC"]
	IN[27,21,23,24,25,2,3,4,5,6,7,9,10,11,12,13,16,17,18,19,20]
	OUT[26]
	VCC[28]
	GND[14]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN54ALS677A	PQ[24]	TYP["DIC"]
	IN[23,18,19,20,21,1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	OUT[22]
	VCC[24]
	GND[12]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN54ALS677A_LCC	PQ[28]	TYP["DIC"]
	IN[27,21,23,24,25,2,3,4,5,6,7,9,10,11,12,13,16,17,18,19,20]
	OUT[26]
	VCC[28]
	GND[14]
	TXT["16-BIT ADDRESS COMPARATORS"]
	TEC["ALS"];
TI!SN54ALS667	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS667_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS666	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS666_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS654	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS654_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS653	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS653_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS649	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS649_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS647	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS647_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS1645A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS2645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS644A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS644	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS643A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS642A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS642	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS641A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS641	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS1640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS2640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS639A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS639	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS638A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS638	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS623A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54AS2623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS622A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS622	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS621A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS621	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS620A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ALS"];
TI!SN54AS620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54AS2620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AS"];
TI!SN54ALS580A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN54AS580	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
TI!SN54ALS577A	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS577	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS577A_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS577_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS576A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS576	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS575A	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS575	PQ[24]	TYP["DIC"]
	IN[2,14,1,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS575A_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS575_LCC	PQ[28]	TYP["DIC"]
	IN[3,17,2,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS574A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS573B	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN54AS573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
TI!SN54ALS569A	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN54ALS568A	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN54ALS564A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54ALS563A	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS561A	PQ[20]	TYP["DIC"]
	IN[17,12,7,9,11,2,8,1,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN54ALS560A	PQ[20]	TYP["DIC"]
	IN[17,12,7,9,11,2,8,1,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["ALS"];
TI!SN54ALS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS747	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS2541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS746	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS2540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
TI!SN54AS534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AS"];
TI!SN54ALS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ALS"];
TI!SN54AS533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AS"];
TI!SN54ALS522	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN54ALS520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN54ALS518	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ALS"];
TI!SN54ALS468A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN54ALS467A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN54ALS466A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN54ALS465A	PQ[20]	TYP["DIC"]
	IN[1,19,2,4,6,8,12,14,16,18]
	OUT[3,5,7,9,11,13,15,17]
	TRI[3,5,7,9,11,13,15,17]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF 3SO"]
	TEC["ALS"];
TI!SN54ALS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ALS"];
TI!SN54AS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AS"];
TI!SN54ALS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ALS"];
TI!SN54AS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AS"];
TI!SN54ALS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["ALS"];
TI!SN54AS353A	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["AS"];
TI!SN54ALS353_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["ALS"];
TI!SN54AS353A_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["AS"];
TI!SN54ALS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS352_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS352_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ALS"];
TI!SN54AS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AS"];
TI!SN54ALS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ALS"];
TI!SN54AS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AS"];
TI!SN54AS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["AS"];
TI!SN54AS298_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,4,3,5,2,12,7,9,8]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["AS"];
TI!SN54AS286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN54AS286_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6,4]
	OUT[9,8]
	TRI[9]
	VCC[20]
	GND[10]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN54AS282	PQ[20]	TYP["DIC"]
	IN[7,8,17,16,4,3,2,1,19,18,6,5]
	OUT[13,15,14,11,9,12]
	VCC[20]
	GND[10]
	TXT["LOOK-AHEAD CARRY GENR WITH SELECTABLE CARRY INPUTS"]
	TEC["AS"];
TI!SN54ALS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN54AS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN54ALS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN54AS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN54ALS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["ALS"];
TI!SN54AS264	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,10,7]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GENR FOR CNT"]
	TEC["AS"];
TI!SN54AS264_LCC	PQ[20]	TYP["DIC"]
	IN[17,5,4,3,2,19,18,8,7]
	OUT[15,14,12,13,9]
	VCC[20]
	GND[10]
	TXT["LOOK-AHEAD CARRY GENR FOR CNT"]
	TEC["AS"];
TI!SN54ALS259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["ALS"];
TI!SN54ALS259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["ALS"];
TI!SN54ALS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ALS"];
TI!SN54AS253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AS"];
TI!SN54ALS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ALS"];
TI!SN54AS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AS"];
TI!SN54ALS251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ALS"];
TI!SN54AS251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AS"];
TI!SN54ALS245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
TI!SN54AS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AS"];
TI!SN54ALS1245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ALS"];
TI!SN54ALS244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN54AS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
TI!SN54ALS1244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS243A	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54AS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
TI!SN54ALS243A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54AS243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
TI!SN54AS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
TI!SN54ALS242B	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54ALS1242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54ALS2242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54AS242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["AS"];
TI!SN54ALS242B_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54ALS1242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54ALS2242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["ALS"];
TI!SN54ALS241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN54AS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
TI!SN54ALS240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN54AS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AS"];
TI!SN54ALS2240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS233A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54ALS232A	PQ[16]	TYP["DIC"]
	IN[9,3,15,1,4,5,6,7]
	OUT[2,14,13,12,11,10]
	TRI[13,12,11,10]
	VCC[16]
	GND[8]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54ALS232A_LCC	PQ[20]	TYP["DIC"]
	IN[12,4,19,2,5,7,8,9]
	OUT[3,18,17,15,14,13]
	TRI[17,15,14,13]
	VCC[20]
	GND[10]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54ALS231	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54AS231	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AS"];
TI!SN54ALS230	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ALS"];
TI!SN54AS230	PQ[20]	TYP["DIC"]
	IN[1,2,18,4,16,6,14,8,12,11,9,13,7,15,5,17,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AS"];
TI!SN54ALS229A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54AS195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["AS"];
TI!SN54AS195_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,3,4,5,7,8,9]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["AS"];
TI!SN54AS194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["AS"];
TI!SN54AS194_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["AS"];
TI!SN54ALS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
TI!SN54ALS193_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
TI!SN54ALS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
TI!SN54ALS192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["ALS"];
TI!SN54ALS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
TI!SN54ALS191_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,18,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
TI!SN54ALS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
TI!SN54ALS190_LCC	PQ[20]	TYP["DIC"]
	IN[5,7,18,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["ALS"];
TI!SN54AS182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["AS"];
TI!SN54AS182_LCC	PQ[20]	TYP["DIC"]
	IN[17,5,4,3,2,19,18,8,7]
	OUT[15,14,12,9,13]
	VCC[20]
	GND[10]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["AS"];
TI!SN54AS181A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS181B	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS181A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS181B_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54ALS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ALS"];
TI!SN54AS175A	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AS"];
TI!SN54ALS175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ALS"];
TI!SN54AS175A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AS"];
TI!SN54ALS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ALS"];
TI!SN54AS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["AS"];
TI!SN54ALS174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["ALS"];
TI!SN54AS174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["AS"];
TI!SN54ALS169B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["ALS"];
TI!SN54AS169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["AS"];
TI!SN54ALS169B_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["ALS"];
TI!SN54AS169_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["AS"];
TI!SN54ALS168B	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ALS"];
TI!SN54AS168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["AS"];
TI!SN54ALS168B_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ALS"];
TI!SN54AS168_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["AS"];
TI!SN54ALS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
TI!SN54ALS166_LCC	PQ[20]	TYP["DIC"]
	IN[12,19,8,9,2,3,4,5,7,13,14,15,18]
	OUT[17]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
TI!SN54ALS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
TI!SN54ALS165_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,13,14,15,17,18,4,5,7,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["ALS"];
TI!SN54ALS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["ALS"];
TI!SN54ALS164_LCC	PQ[20]	TYP["DIC"]
	IN[13,12,2,3]
	OUT[4,6,8,9,14,16,18,19]
	VCC[20]
	GND[10]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["ALS"];
TI!SN54ALS163B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS163B_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS163_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS162B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS162B_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS162_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS161B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS161B_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS161_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS160B	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54ALS160B_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["ALS"];
TI!SN54AS160_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["AS"];
TI!SN54AS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54AS158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54ALS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54AS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54AS157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54AS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54AS153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54ALS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54AS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["ALS"];
TI!SN54AS151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["AS"];
TI!SN54ALS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ALS"];
TI!SN54AS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AS"];
TI!SN54ALS139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ALS"];
TI!SN54AS139_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AS"];
TI!SN54ALS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ALS"];
TI!SN54AS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AS"];
TI!SN54ALS138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ALS"];
TI!SN54AS138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AS"];
TI!SN54ALS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["ALS"];
TI!SN54AS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["AS"];
TI!SN54ALS137_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["ALS"];
TI!SN54AS137_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["AS"];
TI!SN54ALS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["ALS"];
TI!SN54AS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["AS"];
TI!SN54ALS136_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["ALS"];
TI!SN54AS136_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["AS"];
TI!SN54ALS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["ALS"];
TI!SN54ALS133_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-IN POS Nand G"]
	TEC["ALS"];
TI!SN54ALS131	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["ALS"];
TI!SN54AS131A	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["AS"];
TI!SN54ALS131_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["ALS"];
TI!SN54AS131A_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL WITH ADDRESS REG"]
	TEC["AS"];
TI!SN54ALS114A	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["ALS"];
TI!SN54ALS114A_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["ALS"];
TI!SN54ALS113A	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["ALS"];
TI!SN54ALS113A_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["ALS"];
TI!SN54ALS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["ALS"];
TI!SN54ALS112A_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["ALS"];
TI!SN54ALS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ALS"];
TI!SN54AS109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AS"];
TI!SN54ALS109A_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ALS"];
TI!SN54AS109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AS"];
TI!SN54AS95	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["AS"];
TI!SN54AS95_LCC	PQ[20]	TYP["DIC"]
	IN[9,13,12,2,3,4,6,8]
	OUT[19,18,16,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PA SHIFT REG"]
	TEC["AS"];
TI!SN54ALS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["ALS"];
TI!SN54AS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AS"];
TI!SN54ALS86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["ALS"];
TI!SN54AS86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AS"];
TI!SN54ALS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ALS"];
TI!SN54AS74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["AS"];
TI!SN54ALS74A_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["ALS"];
TI!SN54AS74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["AS"];
TI!SN54ALS40A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["ALS"];
TI!SN54ALS40A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["ALS"];
TI!SN54ALS38A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["ALS"];
TI!SN54ALS38A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["ALS"];
TI!SN54ALS37A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["ALS"];
TI!SN54ALS37A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["ALS"];
TI!SN54ALS35A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS OCO"]
	TEC["ALS"];
TI!SN54ALS35A_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["HEX NONINVERTERS OCO"]
	TEC["ALS"];
TI!SN54ALS34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["ALS"];
TI!SN54AS34	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["HEX NONINVERTERS"]
	TEC["AS"];
TI!SN54ALS34_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["HEX NONINVERTERS"]
	TEC["ALS"];
TI!SN54AS34_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["HEX NONINVERTERS"]
	TEC["AS"];
TI!SN54ALS33A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["ALS"];
TI!SN54ALS33A_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["ALS"];
TI!SN54ALS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ALS"];
TI!SN54AS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AS"];
TI!SN54ALS32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ALS"];
TI!SN54AS32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AS"];
TI!SN54ALS30A	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["ALS"];
TI!SN54AS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["AS"];
TI!SN54ALS30A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["ALS"];
TI!SN54AS30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["AS"];
TI!SN54ALS28A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["ALS"];
TI!SN54ALS28A_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["ALS"];
TI!SN54ALS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["ALS"];
TI!SN54AS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["AS"];
TI!SN54ALS27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["ALS"];
TI!SN54AS27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["AS"];
TI!SN54ALS22B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN54ALS22B_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN54ALS21A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["ALS"];
TI!SN54AS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["AS"];
TI!SN54ALS21A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G"]
	TEC["ALS"];
TI!SN54AS21_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G"]
	TEC["AS"];
TI!SN54ALS20A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["ALS"];
TI!SN54AS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AS"];
TI!SN54ALS20A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["ALS"];
TI!SN54AS20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["AS"];
TI!SN54ALS15A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN54ALS15A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN54ALS12A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN54ALS12A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN54ALS11A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["ALS"];
TI!SN54AS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["AS"];
TI!SN54ALS11A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["ALS"];
TI!SN54AS11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["AS"];
TI!SN54ALS10A	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ALS"];
TI!SN54AS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AS"];
TI!SN54ALS10A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ALS"];
TI!SN54AS10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AS"];
TI!SN54ALS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN54ALS09_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["ALS"];
TI!SN54ALS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ALS"];
TI!SN54AS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["AS"];
TI!SN54ALS08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["ALS"];
TI!SN54AS08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["AS"];
TI!SN54ALS05A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["ALS"];
TI!SN54ALS05A_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	VCC[20]
	GND[10]
	TXT["Hex Inverters OCO"]
	TEC["ALS"];
TI!SN54ALS04B	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ALS"];
TI!SN54AS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["AS"];
TI!SN54ALS04B_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["ALS"];
TI!SN54AS04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["AS"];
TI!SN54ALS03B	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN54ALS03B_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN54ALS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ALS"];
TI!SN54AS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AS"];
TI!SN54ALS02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ALS"];
TI!SN54AS02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AS"];
TI!SN54ALS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN54ALS01_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["ALS"];
TI!SN54ALS00A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ALS"];
TI!SN54AS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AS"];
TI!SN54ALS00A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ALS"];
TI!SN54AS00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AS"];
TI!74AC16652	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVERS AND REG 3SO"]
	TEC["AC"];
TI!74ACT16652	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVERS AND REG 3SO"]
	TEC["ACT"];
TI!74AC16646	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!74ACT16646	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!74AC16543	PQ[56]	TYP["DIC"]
	IN[56,54,55,1,3,2,52,51,49,48,47,45,44,43,29,31,30,28,26,27,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL 8-BIT REGISTERED TRANSCEIVERS 3SO"]
	TEC["AC"];
TI!74ACT16543	PQ[56]	TYP["DIC"]
	IN[56,54,55,1,3,2,52,51,49,48,47,45,44,43,29,31,30,28,26,27,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL 8-BIT REGISTERED TRANSCEIVERS 3SO"]
	TEC["ACT"];
TI!74AC16374	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["AC"];
TI!74ACT16374	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!74AC16373	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!74ACT16373	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!74AC16245	PQ[48]	TYP["DIC"]
	IN[48,1,2,3,5,6,8,9,11,12,25,24,13,14,16,17,19,20,22,23]
	OUT[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	TRI[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT TRANSCIEVERS 3SO"]
	TEC["AC"];
TI!74ACT16245	PQ[48]	TYP["DIC"]
	IN[48,1,2,3,5,6,8,9,11,12,25,24,13,14,16,17,19,20,22,23]
	OUT[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	TRI[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT TRANSCIEVERS 3SO"]
	TEC["ACT"];
TI!74AC11881	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,3,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["AC"];
TI!74ACT11881	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,3,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["ACT"];
TI!74AC11874	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!74ACT11874	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!74AC11873	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AC"];
TI!74ACT11873	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ACT"];
TI!74AC11828	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["AC"];
TI!74ACT11828	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["ACT"];
TI!74AC11827	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["AC"];
TI!74ACT11827	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["ACT"];
TI!74ACT11810	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ACT"];
TI!74AC11652	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!74ACT11652	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!74AC11651	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!74ACT11651	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!74AC11648	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!74ACT11648	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!74AC11646	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!74ACT11646	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!74AC11643	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!74ACT11643	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!74AC11640	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!74ACT11640	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!74AC11623	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!74ACT11623	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!74AC11620	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!74ACT11620	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!74AC11534	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!74ACT11534	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!74AC11533	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!74ACT11533	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!74AC11520	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["AC"];
TI!74ACT11520	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ACT"];
TI!74AC11521	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["AC"];
TI!74ACT11521	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ACT"];
TI!74AC11478	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["METASTABLE-RESISTANT D-TYPE DUAL-RANK FF 3SO"]
	TEC["AC"];
TI!74ACT11478	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["METASTABLE-RESISTANT D-TYPE DUAL-RANK FF 3SO"]
	TEC["ACT"];
TI!74AC11379	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF WITH CLOCK ENABLE"]
	TEC["AC"];
TI!74ACT11379	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF WITH CLOCK ENABLE"]
	TEC["ACT"];
TI!74AC11377	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE FF WITH CLOCK ENABLE"]
	TEC["AC"];
TI!74ACT11377	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE FF WITH CLOCK ENABLE"]
	TEC["ACT"];
TI!74AC11374	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!74ACT11374	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!74AC11373	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!74ACT11373	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!74AC11353	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 1-0F-4 DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!74ACT11353	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 1-0F-4 DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!74AC11286	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7,6]
	OUT[3,5]
	TRI[3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AC"];
TI!74ACT11286	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7,6]
	OUT[3,5]
	TRI[3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["ACT"];
TI!74AC11280	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7]
	OUT[5,3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["AC"];
TI!74ACT11280	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7]
	OUT[5,3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["ACT"];
TI!74AC11273	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["AC"];
TI!74AC11258	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1 LINE DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!74ACT11258	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1 LINE DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!74AC11257	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1LINE DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!74ACT11257	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1LINE DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!74AC11253	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
TI!74ACT11253	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
TI!74AC11251	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!74ACT11251	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!74AC11245	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AC"];
TI!74ACT11245	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ACT"];
TI!74AC11244	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!74ACT11244	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!74AC11241	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!74ACT11241	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!74AC11240	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!74ACT11240	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!74AC11239	PQ[16]	TYP["DIC"]
	IN[15,14,13,10,9,11]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
TI!74AC11238	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
TI!74ACT11238	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
TI!74AC11208	PQ[20]	TYP["DIC"]
	IN[18,17,19,13,12,14]
	OUT[20,1,2,3,8,9,10,11]
	TRI[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["DUAL 1 TO 4-LINE CLOCK DRIVERS 3SO"]
	TEC["AC"];
TI!74ACT11208	PQ[20]	TYP["DIC"]
	IN[18,17,19,13,12,14]
	OUT[20,1,2,3,8,9,10,11]
	TRI[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["DUAL 1 TO 4-LINE CLOCK DRIVERS 3SO"]
	TEC["ACT"];
TI!74AC11204	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex Inverters/ClOCK DRIVERS"]
	TEC["AC"];
TI!74AC11194	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,1,18,17,14,13,10]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["AC"];
TI!74ACT11194	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,1,18,17,14,13,10]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["ACT"];
TI!74AC11190	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,18,17,14,13]
	OUT[10,1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["AC"];
TI!74ACT11190	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,18,17,14,13]
	OUT[10,1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ACT"];
TI!74AC11181	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["AC"];
TI!74ACT11181	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["ACT"];
TI!74AC11175	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AC"];
TI!74ACT11175	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ACT"];
TI!74AC11174	PQ[20]	TYP["DIC"]
	IN[20,11,19,18,17,14,13,12]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["HEX D-TYPE FF CR"]
	TEC["AC"];
TI!74ACT11174	PQ[20]	TYP["DIC"]
	IN[20,11,19,18,17,14,13,12]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["HEX D-TYPE FF CR"]
	TEC["ACT"];
TI!74AC11162	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT DECADE CNT"]
	TEC["AC"];
TI!74ACT11162	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT DECADE CNT"]
	TEC["ACT"];
TI!74ACT11161	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT BIN CNT"]
	TEC["ACT"];
TI!74AC11160	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT DECADE CNT"]
	TEC["AC"];
TI!74AC11158	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2- TO 1-LINE DATA SELEC/MUX"]
	TEC["AC"];
TI!74AC11157	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2- TO 1-LINE DATA SELEC/MUX"]
	TEC["AC"];
TI!74AC11151	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	VCC[12]
	GND[4]
	TXT["1 OF 8 DATA SELEC/MUX"]
	TEC["AC"];
TI!74ACT11151	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	VCC[12]
	GND[4]
	TXT["1 OF 8 DATA SELEC/MUX"]
	TEC["ACT"];
TI!74AC11139	PQ[16]	TYP["DIC"]
	IN[15,14,13,10,9,11]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
TI!74AC11138	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
TI!74ACT11138	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
TI!74AC11112	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,13,7,8,10,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["AC"];
TI!74ACT11112	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,13,7,8,10,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["ACT"];
TI!74AC11109	PQ[16]	TYP["DIC"]
	IN[1,14,16,15,13,7,10,8,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
TI!74ACT11109	PQ[16]	TYP["DIC"]
	IN[1,14,16,15,13,7,10,8,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
TI!74AC11086	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["QUAD 2-IN XOR G"]
	TEC["AC"];
TI!74ACT11086	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["QUAD 2-IN XOR G"]
	TEC["ACT"];
TI!74AC11074	PQ[14]	TYP["DIC"]
	IN[1,14,13,12,7,8,9,10]
	OUT[2,3,6,5]
	VCC[11]
	GND[4]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FF RS CR"]
	TEC["AC"];
TI!74ACT11074	PQ[14]	TYP["DIC"]
	IN[1,14,13,12,7,8,9,10]
	OUT[2,3,6,5]
	VCC[11]
	GND[4]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FF RS CR"]
	TEC["ACT"];
TI!74AC11034	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex NONInverters"]
	TEC["AC"];
TI!74ACT11034	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex NONInverters"]
	TEC["ACT"];
TI!74AC11032	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos OR G"]
	TEC["AC"];
TI!74ACT11032	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos OR G"]
	TEC["ACT"];
TI!74AC11030	PQ[14]	TYP["DIC"]
	IN[3,2,1,14,13,12,9,8]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-IN POS Nand G"]
	TEC["AC"];
TI!74ACT11030	PQ[14]	TYP["DIC"]
	IN[3,2,1,14,13,12,9,8]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-IN POS Nand G"]
	TEC["ACT"];
TI!74AC11027	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos NOR G"]
	TEC["AC"];
TI!74ACT11027	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos NOR G"]
	TEC["ACT"];
TI!74AC11021	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos AND G"]
	TEC["AC"];
TI!74ACT11021	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos AND G"]
	TEC["ACT"];
TI!74AC11020	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos NAND G"]
	TEC["AC"];
TI!74ACT11020	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos NAND G"]
	TEC["ACT"];
TI!74AC11011	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos AND G"]
	TEC["AC"];
TI!74ACT11011	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos AND G"]
	TEC["ACT"];
TI!74AC11010	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
TI!74ACT11010	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
TI!74AC11008	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos AND G"]
	TEC["AC"];
TI!74ACT11008	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos AND G"]
	TEC["ACT"];
TI!74AC11004	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex Inverters"]
	TEC["AC"];
TI!74ACT11004	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex Inverters"]
	TEC["ACT"];
TI!74AC11002	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["AC"];
TI!74ACT11002	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["ACT"];
TI!74AC11000	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
TI!74ACT11000	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
TI!54AC16652	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVERS AND REG 3SO"]
	TEC["AC"];
TI!54ACT16652	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVERS AND REG 3SO"]
	TEC["ACT"];
TI!54AC16646	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!54ACT16646	PQ[56]	TYP["DIC"]
	IN[56,1,55,54,2,3,52,51,49,48,47,45,44,43,29,28,30,31,27,26,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!54AC16543	PQ[56]	TYP["DIC"]
	IN[56,54,55,1,3,2,52,51,49,48,47,45,44,43,29,31,30,28,26,27,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL 8-BIT REGISTERED TRANSCEIVERS 3SO"]
	TEC["AC"];
TI!54ACT16543	PQ[56]	TYP["DIC"]
	IN[56,54,55,1,3,2,52,51,49,48,47,45,44,43,29,31,30,28,26,27,42,41,40,38,37,36,34,33]
	OUT[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	TRI[5,6,8,9,10,12,13,14,15,16,17,19,20,21,23,24]
	VCC[50,35,22,7]
	GND[4]
	TXT["DUAL 8-BIT REGISTERED TRANSCEIVERS 3SO"]
	TEC["ACT"];
TI!54AC16374	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["AC"];
TI!54ACT16374	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!54AC16373	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!54ACT16373	PQ[48]	TYP["DIC"]
	IN[1,48,47,46,44,43,41,40,38,37,24,25,36,35,33,32,30,29,27,26]
	OUT[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	TRI[2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!54AC16245	PQ[48]	TYP["DIC"]
	IN[48,1,2,3,5,6,8,9,11,12,25,24,13,14,16,17,19,20,22,23]
	OUT[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	TRI[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT TRANSCIEVERS 3SO"]
	TEC["AC"];
TI!54ACT16245	PQ[48]	TYP["DIC"]
	IN[48,1,2,3,5,6,8,9,11,12,25,24,13,14,16,17,19,20,22,23]
	OUT[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	TRI[47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26]
	VCC[42,31,18,7]
	GND[4]
	TXT["DUAL 8-BIT TRANSCIEVERS 3SO"]
	TEC["ACT"];
TI!54AC11881	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,3,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["AC"];
TI!54ACT11881	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,3,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["ACT"];
TI!54AC11874	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!54ACT1187	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!54AC11873	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["AC"];
TI!54ACT11873	PQ[28]	TYP["DIC"]
	IN[28,1,27,26,25,24,23,15,14,16,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["DUAL 4-BIT D-TYPE LCH 3SO"]
	TEC["ACT"];
TI!54AC11828	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["AC"];
TI!54ACT11828	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["ACT"];
TI!54AC11827	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["AC"];
TI!54ACT11827	PQ[28]	TYP["DIC"]
	IN[28,15,27,26,25,24,23,20,19,18,17,16]
	OUT[1,2,3,4,5,10,11,12,13,14]
	TRI[1,2,3,4,5,10,11,12,13,14]
	VCC[22,21]
	GND[6]
	TXT["10-BIT BUF/BUS DRV 3SO"]
	TEC["ACT"];
TI!54ACT11810	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ACT"];
TI!54ACT11810_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["QUAD 2-IN XNOR G"]
	TEC["ACT"];
TI!54AC11652	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!54ACT11652	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!54AC11651	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!54ACT11651	PQ[28]	TYP["DIC"]
	IN[14,1,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!54AC11648	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!54ACT11648	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!54AC11646	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["AC"];
TI!54ACT11646	PQ[28]	TYP["DIC"]
	IN[1,14,16,15,28,27,26,25,24,23,20,19,18,17]
	OUT[2,3,4,5,10,11,12,13]
	TRI[2,3,4,5,10,11,12,13]
	VCC[22,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER AND REG 3SO"]
	TEC["ACT"];
TI!54AC11643	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11643	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11643_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11643_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11640	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11640	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11640_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11640_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11623	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11623	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11623_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11623_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11620	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11620	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11620_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11620_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUS TRANCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11534	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!54ACT11534	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!54AC11534_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!54ACT11534_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!54AC11533	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!54ACT11533	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!54AC11533_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!54ACT11533_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!54AC11520	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["AC"];
TI!54ACT11520	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ACT"];
TI!54AC11521	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["AC"];
TI!54ACT11521	PQ[20]	TYP["DIC"]
	IN[20,4,2,19,17,14,12,10,8,3,1,18,16,13,11,9,7]
	OUT[6]
	VCC[15]
	GND[5]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["ACT"];
TI!54AC11478	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["METASTABLE-RESISTANT D-TYPE DUAL-RANK FF 3SO"]
	TEC["AC"];
TI!54ACT11478	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["METASTABLE-RESISTANT D-TYPE DUAL-RANK FF 3SO"]
	TEC["ACT"];
TI!54AC11478_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["METASTABLE-RESISTANT D-TYPE DUAL-RANK FF 3SO"]
	TEC["AC"];
TI!54ACT11478_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["METASTABLE-RESISTANT D-TYPE DUAL-RANK FF 3SO"]
	TEC["ACT"];
TI!54AC11379	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF WITH CLOCK ENABLE"]
	TEC["AC"];
TI!54ACT11379	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF WITH CLOCK ENABLE"]
	TEC["ACT"];
TI!54AC11377	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE FF WITH CLOCK ENABLE"]
	TEC["AC"];
TI!54ACT11377	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE FF WITH CLOCK ENABLE"]
	TEC["ACT"];
TI!54AC11377_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE FF WITH CLOCK ENABLE"]
	TEC["AC"];
TI!54ACT11377_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE FF WITH CLOCK ENABLE"]
	TEC["ACT"];
TI!54AC11374	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!54ACT11374	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!54AC11374_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
TI!54ACT11374_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
TI!54AC11373	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!54ACT11373	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!54AC11373_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
TI!54ACT11373_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
TI!54AC11353	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 1-0F-4 DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!54ACT11353	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 1-0F-4 DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!54AC11353_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,20,19,18,17,9,14,13,12,10]
	OUT[4,7]
	TRI[4,7]
	VCC[15]
	GND[5]
	TXT["DUAL 1-0F-4 DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!54ACT11353_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,20,19,18,17,9,14,13,12,10]
	OUT[4,7]
	TRI[4,7]
	VCC[15]
	GND[5]
	TXT["DUAL 1-0F-4 DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!54AC11286	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7,6]
	OUT[3,5]
	TRI[3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AC"];
TI!54ACT11286	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7,6]
	OUT[3,5]
	TRI[3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["ACT"];
TI!54AC11286_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,20,19,18,14,13,12,10,9]
	OUT[4,8]
	TRI[4]
	VCC[16]
	GND[6]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AC"];
TI!54ACT11286_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,20,19,18,14,13,12,10,9]
	OUT[4,8]
	TRI[4]
	VCC[16]
	GND[6]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["ACT"];
TI!54AC11280	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7]
	OUT[5,3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["AC"];
TI!54ACT11280	PQ[14]	TYP["DIC"]
	IN[2,1,14,13,12,10,9,8,7]
	OUT[5,3]
	VCC[11]
	GND[4]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["ACT"];
TI!54AC11280_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,20,19,18,14,13,12,10]
	OUT[8,4]
	VCC[16]
	GND[6]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["AC"];
TI!54ACT11280_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,20,19,18,14,13,12,10]
	OUT[8,4]
	VCC[16]
	GND[6]
	TXT["9-BIT PARITY GNR/CHKR"]
	TEC["ACT"];
TI!54AC11273	PQ[24]	TYP["DIC"]
	IN[24,13,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["AC"];
TI!54AC11273_LCC	PQ[28]	TYP["DIC"]
	IN[28,16,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["AC"];
TI!54AC11258	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1 LINE DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!54ACT11258	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1 LINE DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!54AC11257	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1LINE DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!54ACT11257	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	TRI[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2-1LINE DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!54AC11253	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
TI!54ACT11253	PQ[16]	TYP["DIC"]
	IN[1,2,6,16,15,14,13,7,11,10,9,8]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
TI!54AC11253_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,20,19,18,17,9,14,13,12,10]
	OUT[4,7]
	TRI[4,7]
	VCC[15]
	GND[5]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
TI!54ACT11253_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,20,19,18,17,9,14,13,12,10]
	OUT[4,7]
	TRI[4,7]
	VCC[15]
	GND[5]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
TI!54AC11251	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!54ACT11251	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	TRI[3,5]
	VCC[12]
	GND[4]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!54AC11251_LCC	PQ[20]	TYP["DIC"]
	IN[3,8,9,10,2,20,19,18,17,14,13,12]
	OUT[4,7]
	TRI[4,7]
	VCC[15]
	GND[5]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
TI!54ACT11251_LCC	PQ[20]	TYP["DIC"]
	IN[3,8,9,10,2,20,19,18,17,14,13,12]
	OUT[4,7]
	TRI[4,7]
	VCC[15]
	GND[5]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
TI!54AC11245	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11245	PQ[24]	TYP["DIC"]
	IN[13,24,23,22,21,20,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11245_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AC"];
TI!54ACT11245_LCC	PQ[28]	TYP["DIC"]
	IN[16,28,27,26,25,24,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ACT"];
TI!54AC11244	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!54ACT11244	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!54AC11244_LCC	PQ[28]	TYP["DIC"]
	IN[28,27,26,25,24,16,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!54ACT11244_LCC	PQ[28]	TYP["DIC"]
	IN[28,27,26,25,24,16,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!54AC11241	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!54ACT11241	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!54AC11241_LCC	PQ[28]	TYP["DIC"]
	IN[28,27,26,25,24,16,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!54ACT11241_LCC	PQ[28]	TYP["DIC"]
	IN[28,27,26,25,24,16,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!54AC11240	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!54ACT11240	PQ[24]	TYP["DIC"]
	IN[24,23,22,21,20,13,17,16,15,14]
	OUT[1,2,3,4,9,10,11,12]
	TRI[1,2,3,4,9,10,11,12]
	VCC[19,18]
	GND[5]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!54AC11240_LCC	PQ[28]	TYP["DIC"]
	IN[28,27,26,25,24,16,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
TI!54ACT11240_LCC	PQ[28]	TYP["DIC"]
	IN[28,27,26,25,24,16,20,19,18,17]
	OUT[2,3,4,5,11,12,13,14]
	TRI[2,3,4,5,11,12,13,14]
	VCC[23,21]
	GND[6]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
TI!54AC11239	PQ[16]	TYP["DIC"]
	IN[15,14,13,10,9,11]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
TI!54AC11239_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,13,12,14]
	OUT[20,2,3,4,7,8,9,10]
	VCC[15]
	GND[5]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
TI!54AC11238	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
TI!54ACT11238	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
TI!54AC11238_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,14,13,12]
	OUT[20,2,3,4,7,8,9,10]
	VCC[15]
	GND[5]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
TI!54ACT11238_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,14,13,12]
	OUT[20,2,3,4,7,8,9,10]
	VCC[15]
	GND[5]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
TI!54AC11208	PQ[20]	TYP["DIC"]
	IN[18,17,19,13,12,14]
	OUT[20,1,2,3,8,9,10,11]
	TRI[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["DUAL 1 TO 4-LINE CLOCK DRIVERS 3SO"]
	TEC["AC"];
TI!54ACT11208	PQ[20]	TYP["DIC"]
	IN[18,17,19,13,12,14]
	OUT[20,1,2,3,8,9,10,11]
	TRI[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["DUAL 1 TO 4-LINE CLOCK DRIVERS 3SO"]
	TEC["ACT"];
TI!54AC11194	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,1,18,17,14,13,10]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["AC"];
TI!54ACT11194	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,1,18,17,14,13,10]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["ACT"];
TI!54AC11190	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,18,17,14,13]
	OUT[10,1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["AC"];
TI!54ACT11190	PQ[20]	TYP["DIC"]
	IN[12,20,19,11,18,17,14,13]
	OUT[10,1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["ACT"];
TI!54AC11181	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["AC"];
TI!54ACT11181	PQ[28]	TYP["DIC"]
	IN[18,17,16,15,2,1,28,24,27,23,26,20,25,19]
	OUT[12,13,14,4,5,10,11]
	VCC[22,21]
	GND[6]
	TXT["ALU/FN GNR"]
	TEC["ACT"];
TI!54AC11175	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF CR"]
	TEC["AC"];
TI!54ACT11175	PQ[20]	TYP["DIC"]
	IN[19,12,18,17,14,13]
	OUT[20,1,2,3,8,9,10,11]
	VCC[16,15]
	GND[4]
	TXT["QUAD D-TYPE FF CR"]
	TEC["ACT"];
TI!54AC11174	PQ[20]	TYP["DIC"]
	IN[20,11,19,18,17,14,13,12]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["HEX D-TYPE FF CR"]
	TEC["AC"];
TI!54ACT11174	PQ[20]	TYP["DIC"]
	IN[20,11,19,18,17,14,13,12]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["HEX D-TYPE FF CR"]
	TEC["ACT"];
TI!54AC11162	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT DECADE CNT"]
	TEC["AC"];
TI!54ACT11162	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT DECADE CNT"]
	TEC["ACT"];
TI!54ACT11161	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT BIN CNT"]
	TEC["ACT"];
TI!54AC11160	PQ[20]	TYP["DIC"]
	IN[20,10,11,12,19,18,17,14,13]
	OUT[1,2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["SYN 4-BIT DECADE CNT"]
	TEC["AC"];
TI!54AC11158	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2- TO 1-LINE DATA SELEC/MUX"]
	TEC["AC"];
TI!54AC11157	PQ[20]	TYP["DIC"]
	IN[10,1,20,19,18,17,14,13,12,11]
	OUT[2,3,8,9]
	VCC[16,15]
	GND[4]
	TXT["QUAD 2- TO 1-LINE DATA SELEC/MUX"]
	TEC["AC"];
TI!54AC11151	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	VCC[12]
	GND[4]
	TXT["1 OF 8 DATA SELEC/MUX"]
	TEC["AC"];
TI!54ACT11151	PQ[16]	TYP["DIC"]
	IN[2,6,7,8,1,16,15,14,13,11,10,9]
	OUT[3,5]
	VCC[12]
	GND[4]
	TXT["1 OF 8 DATA SELEC/MUX"]
	TEC["ACT"];
TI!54AC11151_LCC	PQ[20]	TYP["DIC"]
	IN[3,8,9,10,2,20,19,18,17,14,13,12]
	OUT[4,7]
	VCC[15]
	GND[5]
	TXT["1 OF 8 DATA SELEC/MUX"]
	TEC["AC"];
TI!54ACT11151_LCC	PQ[20]	TYP["DIC"]
	IN[3,8,9,10,2,20,19,18,17,14,13,12]
	OUT[4,7]
	VCC[15]
	GND[5]
	TXT["1 OF 8 DATA SELEC/MUX"]
	TEC["ACT"];
TI!54AC11139	PQ[16]	TYP["DIC"]
	IN[15,14,13,10,9,11]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
TI!54AC11139_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,13,12,14]
	OUT[20,2,3,4,7,8,9,10]
	VCC[15]
	GND[5]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
TI!54AC11138	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
TI!54ACT11138	PQ[16]	TYP["DIC"]
	IN[15,14,13,11,10,9]
	OUT[16,1,2,3,5,6,7,8]
	VCC[12]
	GND[4]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
TI!54AC11138_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,14,13,12]
	OUT[20,2,3,4,7,8,9,10]
	VCC[15]
	GND[5]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
TI!54ACT11138_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,14,13,12]
	OUT[20,2,3,4,7,8,9,10]
	VCC[15]
	GND[5]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
TI!54AC11112	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,13,7,8,10,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["AC"];
TI!54ACT11112	PQ[16]	TYP["DIC"]
	IN[1,16,14,15,13,7,8,10,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["ACT"];
TI!54AC11112_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,18,19,17,9,10,13,12,14]
	OUT[3,4,8,7]
	VCC[15]
	GND[5]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["AC"];
TI!54ACT11112_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,18,19,17,9,10,13,12,14]
	OUT[3,4,8,7]
	VCC[15]
	GND[5]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["ACT"];
TI!54AC11109	PQ[16]	TYP["DIC"]
	IN[1,14,16,15,13,7,10,8,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
TI!54ACT11109	PQ[16]	TYP["DIC"]
	IN[1,14,16,15,13,7,10,8,9,11]
	OUT[2,3,6,5]
	VCC[12]
	GND[4]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
TI!54AC11109_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,20,19,17,9,13,10,12,14]
	OUT[3,4,8,7]
	VCC[15]
	GND[5]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
TI!54ACT11109_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,20,19,17,9,13,10,12,14]
	OUT[3,4,8,7]
	VCC[15]
	GND[5]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
TI!54AC11086	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["QUAD 2-IN XOR G"]
	TEC["AC"];
TI!54ACT11086	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["QUAD 2-IN XOR G"]
	TEC["ACT"];
TI!54AC11086_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["QUAD 2-IN XOR G"]
	TEC["AC"];
TI!54ACT11086_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["QUAD 2-IN XOR G"]
	TEC["ACT"];
TI!54AC11074	PQ[14]	TYP["DIC"]
	IN[1,14,13,12,7,8,9,10]
	OUT[2,3,6,5]
	VCC[11]
	GND[4]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FF RS CR"]
	TEC["AC"];
TI!54ACT11074	PQ[14]	TYP["DIC"]
	IN[1,14,13,12,7,8,9,10]
	OUT[2,3,6,5]
	VCC[11]
	GND[4]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FF RS CR"]
	TEC["ACT"];
TI!54AC11074_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,10,12,13,14]
	OUT[3,4,9,8]
	VCC[16]
	GND[6]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FF RS CR"]
	TEC["AC"];
TI!54ACT11074_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,10,12,13,14]
	OUT[3,4,9,8]
	VCC[16]
	GND[6]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FF RS CR"]
	TEC["ACT"];
TI!54AC11034	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex NONInverters"]
	TEC["AC"];
TI!54ACT11034	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex NONInverters"]
	TEC["ACT"];
TI!54AC11032	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos OR G"]
	TEC["AC"];
TI!54ACT11032	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos OR G"]
	TEC["ACT"];
TI!54AC11032_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos OR G"]
	TEC["AC"];
TI!54ACT11032_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos OR G"]
	TEC["ACT"];
TI!54AC11030	PQ[14]	TYP["DIC"]
	IN[3,2,1,14,13,12,9,8]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-IN POS Nand G"]
	TEC["AC"];
TI!54ACT11030	PQ[14]	TYP["DIC"]
	IN[3,2,1,14,13,12,9,8]
	OUT[5]
	VCC[11]
	GND[4]
	TXT["8-IN POS Nand G"]
	TEC["ACT"];
TI!54AC11030_LCC	PQ[20]	TYP["DIC"]
	IN[4,3,2,20,19,18,13,12]
	OUT[8]
	VCC[16]
	GND[6]
	TXT["8-IN POS Nand G"]
	TEC["AC"];
TI!54ACT11030_LCC	PQ[20]	TYP["DIC"]
	IN[4,3,2,20,19,18,13,12]
	OUT[8]
	VCC[16]
	GND[6]
	TXT["8-IN POS Nand G"]
	TEC["ACT"];
TI!54AC11027	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos NOR G"]
	TEC["AC"];
TI!54ACT11027	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos NOR G"]
	TEC["ACT"];
TI!54AC11027_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10,9]
	OUT[3,4,8]
	VCC[17,15]
	GND[5]
	TXT["Triple 3-IN Pos NOR G"]
	TEC["AC"];
TI!54ACT11027_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10,9]
	OUT[3,4,8]
	VCC[17,15]
	GND[5]
	TXT["Triple 3-IN Pos NOR G"]
	TEC["ACT"];
TI!54AC11021	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos AND G"]
	TEC["AC"];
TI!54ACT11021	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos AND G"]
	TEC["ACT"];
TI!54AC11021_LCC	PQ[19]	TYP["DIC"]
	IN[3,2,19,18,14,13,10,9]
	OUT[4,8]
	VCC[16]
	GND[6]
	TXT["Dual 4-IN Pos AND G"]
	TEC["AC"];
TI!54ACT11021_LCC	PQ[19]	TYP["DIC"]
	IN[3,2,19,18,14,13,10,9]
	OUT[4,8]
	VCC[16]
	GND[6]
	TXT["Dual 4-IN Pos AND G"]
	TEC["ACT"];
TI!54AC11020	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos NAND G"]
	TEC["AC"];
TI!54ACT11020	PQ[13]	TYP["DIC"]
	IN[2,1,13,12,10,9,7,6]
	OUT[3,5]
	VCC[11]
	GND[4]
	TXT["Dual 4-IN Pos NAND G"]
	TEC["ACT"];
TI!54AC11020_LCC	PQ[19]	TYP["DIC"]
	IN[3,2,19,18,14,13,10,9]
	OUT[4,8]
	VCC[16]
	GND[6]
	TXT["Dual 4-IN Pos NAND G"]
	TEC["AC"];
TI!54ACT11020_LCC	PQ[19]	TYP["DIC"]
	IN[3,2,19,18,14,13,10,9]
	OUT[4,8]
	VCC[16]
	GND[6]
	TXT["Dual 4-IN Pos NAND G"]
	TEC["ACT"];
TI!54AC11011	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos AND G"]
	TEC["AC"];
TI!54ACT11011	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos AND G"]
	TEC["ACT"];
TI!54AC11011_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10,9]
	OUT[3,4,8]
	VCC[17,15]
	GND[5]
	TXT["Triple 3-IN Pos AND G"]
	TEC["AC"];
TI!54ACT11011_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10,9]
	OUT[3,4,8]
	VCC[17,15]
	GND[5]
	TXT["Triple 3-IN Pos AND G"]
	TEC["ACT"];
TI!54AC11010	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
TI!54ACT11010	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8,7]
	OUT[2,3,6]
	VCC[13,12]
	GND[4]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
TI!54AC11010_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10,9]
	OUT[3,4,8]
	VCC[17,15]
	GND[5]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
TI!54ACT11010_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10,9]
	OUT[3,4,8]
	VCC[17,15]
	GND[5]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
TI!54AC11008	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos AND G"]
	TEC["AC"];
TI!54ACT11008	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos AND G"]
	TEC["ACT"];
TI!54AC11008_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos AND G"]
	TEC["AC"];
TI!54ACT11008_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos AND G"]
	TEC["ACT"];
TI!54AC11004	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex Inverters"]
	TEC["AC"];
TI!54ACT11004	PQ[20]	TYP["DIC"]
	IN[20,19,18,13,12,11]
	OUT[1,2,3,8,9,10]
	VCC[16,15]
	GND[4]
	TXT["Hex Inverters"]
	TEC["ACT"];
TI!54AC11002	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["AC"];
TI!54ACT11002	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["ACT"];
TI!54AC11002_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["AC"];
TI!54ACT11002_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["ACT"];
TI!54AC11000	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
TI!54ACT11000	PQ[16]	TYP["DIC"]
	IN[1,16,15,14,11,10,9,8]
	OUT[2,3,6,7]
	VCC[13,12]
	GND[4]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
TI!54AC11000_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
TI!54ACT11000_LCC	PQ[20]	TYP["DIC"]
	IN[2,20,19,18,14,13,12,10]
	OUT[3,4,8,9]
	VCC[17,15]
	GND[5]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
TI!SN74ALS29864	PQ[24]	TYP["DIC"]
	IN[1,11,13,14,23,22,21,20,19,18,17,16,15]
	OUT[2,3,4,5,6,7,8,9,10]
	TRI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29864_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,16,17,27,26,25,24,23,21,20,19,18]
	OUT[3,4,5,6,7,9,10,11,12]
	TRI[3,4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29863	PQ[24]	TYP["DIC"]
	IN[1,11,13,14,23,22,21,20,19,18,17,16,15]
	OUT[2,3,4,5,6,7,8,9,10]
	TRI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29863_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,16,17,27,26,25,24,23,21,20,19,18]
	OUT[3,4,5,6,7,9,10,11,12]
	TRI[3,4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29862	PQ[24]	TYP["DIC"]
	IN[1,13,23,22,21,20,19,18,17,16,15,14]
	OUT[2,3,4,5,6,7,8,9,10,11]
	TRI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29862_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,27,26,25,24,23,21,20,19,18,17]
	OUT[3,4,5,6,7,9,10,11,12,13]
	TRI[3,4,5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29861	PQ[24]	TYP["DIC"]
	IN[1,13,23,22,21,20,19,18,17,16,15,14]
	OUT[2,3,4,5,6,7,8,9,10,11]
	TRI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29861_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,27,26,25,24,23,21,20,19,18,17]
	OUT[3,4,5,6,7,9,10,11,12,13]
	TRI[3,4,5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN74ALS29828	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29828_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29827	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29827_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN74ALS29819	PQ[24]	TYP["DIC"]
	IN[13,2,23,11,3,4,5,6,7,8,9,10]
	OUT[14,22,21,20,19,18,17,16,15,1]
	VCC[24]
	GND[12]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN74ALS29819_LCC	PQ[28]	TYP["DIC"]
	IN[16,3,27,13,4,5,6,7,9,10,11,12]
	OUT[17,26,25,24,23,21,20,19,18,2]
	VCC[28]
	GND[14]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN74ALS29818	PQ[24]	TYP["DIC"]
	IN[1,13,2,23,11,3,4,5,6,7,8,9,10]
	OUT[14,22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN74ALS29818_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,27,13,4,5,6,7,9,10,11,12]
	OUT[17,26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN74ALS996	PQ[24]	TYP["DIC"]
	IN[15,14,13,10,9,11,1,2,3,4,5,6,7,8]
	OUT[23,22,21,20,19,18,17,16]
	TRI[23,22,21,20,19,18,17,16]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS996_LCC	PQ[28]	TYP["DIC"]
	IN[18,17,16,12,11,13,2,3,4,5,6,7,9,10]
	OUT[27,26,25,24,23,21,20,19]
	TRI[27,26,25,24,23,21,20,19]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS995	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS995_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS994	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS994_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS993	PQ[24]	TYP["DIC"]
	IN[14,1,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS993_LCC	PQ[28]	TYP["DIC"]
	IN[17,2,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS992	PQ[24]	TYP["DIC"]
	IN[14,1,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS992_LCC	PQ[28]	TYP["DIC"]
	IN[17,2,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT D-TYPE TRANSPARENTREAD-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS991	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS990	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH"]
	TEC["ALS"];
TI!SN74ALS964	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,9,2,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN74ALS963	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,2,9,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN74AS885	PQ[24]	TYP["DIC"]
	IN[1,23,15,16,17,18,19,20,21,22,3,2,11,10,9,8,7,6,5,4]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN74AS885_LCC	PQ[28]	TYP["DIC"]
	IN[2,27,18,19,20,21,23,24,25,26,4,3,13,12,11,10,9,7,6,5]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN74AS882A	PQ[24]	TYP["DIC"]
	IN[1,3,2,5,4,8,7,10,9,14,13,16,15,19,18,21,20]
	OUT[6,11,17,22]
	VCC[24]
	GND[12]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN74AS882A_LCC	PQ[28]	TYP["DIC"]
	IN[2,4,3,6,5,10,9,12,11,17,16,19,18,23,21,25,24]
	OUT[7,13,20,26]
	VCC[28]
	GND[14]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN74AS877	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS877_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS871	PQ[28]	TYP["DIC"]
	IN[4,5,6,7,21,22,23,24,3,25,9,19,8,20,1,15,2,16,26,17,27,18]
	OUT[10,11,12,13]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN74AS870	PQ[24]	TYP["DIC"]
	IN[2,3,4,5,19,20,21,22,1,23,7,17,6,18,8,13,9,14,10,15,11,16]
	VCC[24]
	GND[12]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN74AS870_LCC	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,23,24,25,26,2,27,9,20,7,21,10,16,11,17,12,18,13,19]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN74AS869	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN74AS867	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN74AS856	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN74AS856_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN74AS852	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS852_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN74AS851	PQ[28]	TYP["DIC"]
	IN[10,9,11,12,18,17,16,15,8,7,6,5,4,3,2,1,27,26,25,24,23,22,21,20]
	OUT[19,13]
	TRI[19,13]
	VCC[28]
	GND[14]
	TXT["1 OF 16 DATA SELECTOR/MULTIPLEXERS 3SO"]
	TEC["AS"];
TI!SN74AS850	PQ[28]	TYP["DIC"]
	IN[10,9,11,12,18,17,16,15,8,7,6,5,4,3,2,1,27,26,25,24,23,22,21,20]
	OUT[19,13]
	TRI[19,13]
	VCC[28]
	GND[14]
	TXT["1 OF 16 DATA SELECTOR/MULTIPLEXERS 3SO"]
	TEC["AS"];
TI!SN74ALS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74ALS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN74AS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN74AS826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74AS821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN74ALS29821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN74ALS667	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS667_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS666	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS666_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN74ALS654	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS654_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS653	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS653_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS649	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS649_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS647	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS647_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74ALS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74ALS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN74AS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN74AS286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN74AS286_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6,4]
	OUT[9,8]
	TRI[9]
	VCC[20]
	GND[10]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN74ALS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN74AS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN74ALS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN74AS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN74AS250	PQ[24]	TYP["DIC"]
	IN[9,15,14,13,11,8,7,6,5,4,3,2,1,23,22,21,20,19,18,17,16]
	OUT[10]
	TRI[10]
	VCC[24]
	GND[12]
	TXT["1-OF-16 DATA GENR/MUX 3SO"]
	TEC["AS"];
TI!SN74AS250_LCC	PQ[28]	TYP["DIC"]
	IN[11,18,17,16,13,10,9,7,6,5,4,3,2,27,26,25,24,23,21,20,19]
	OUT[12]
	TRI[12]
	VCC[28]
	GND[14]
	TXT["1-OF-16 DATA GENR/MUX 3SO"]
	TEC["AS"];
TI!SN74ALS233A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74ALS232A	PQ[16]	TYP["DIC"]
	IN[9,3,15,1,4,5,6,7]
	OUT[2,14,13,12,11,10]
	TRI[13,12,11,10]
	VCC[16]
	GND[8]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74ALS232A_LCC	PQ[20]	TYP["DIC"]
	IN[12,4,19,2,5,7,8,9]
	OUT[3,18,17,15,14,13]
	TRI[17,15,14,13]
	VCC[20]
	GND[10]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74ALS229A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN74LS228	PQ[16]	TYP["DIC"]
	IN[1,9,3,15,4,5,6,7]
	OUT[2,14]
	VCC[16]
	GND[8]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN74LS227	PQ[20]	TYP["DIC"]
	IN[1,11,4,2,19,18,5,7,8,9]
	OUT[3,17]
	VCC[20]
	GND[10]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN74LS224	PQ[16]	TYP["DIC"]
	IN[1,9,3,15,4,5,6,7]
	OUT[2,14,13,12,11,10]
	TRI[13,12,11,10]
	VCC[16]
	GND[8]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN74LS222	PQ[20]	TYP["DIC"]
	IN[1,11,4,2,19,18,5,7,8,9]
	OUT[3,17,16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN74AS181A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS881A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS1181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS181A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS881A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74AS1181_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54ALS29864	PQ[24]	TYP["DIC"]
	IN[1,11,13,14,23,22,21,20,19,18,17,16,15]
	OUT[2,3,4,5,6,7,8,9,10]
	TRI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29864_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,16,17,27,26,25,24,23,21,20,19,18]
	OUT[3,4,5,6,7,9,10,11,12]
	TRI[3,4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29883	PQ[24]	TYP["DIC"]
	IN[1,11,13,14,23,22,21,20,19,18,17,16,15]
	OUT[2,3,4,5,6,7,8,9,10]
	TRI[2,3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29883_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,16,17,27,26,25,24,23,21,20,19,18]
	OUT[3,4,5,6,7,9,10,11,12]
	TRI[3,4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29862	PQ[24]	TYP["DIC"]
	IN[1,13,23,22,21,20,19,18,17,16,15,14]
	OUT[2,3,4,5,6,7,8,9,10,11]
	TRI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29862_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,27,26,25,24,23,21,20,19,18,17]
	OUT[3,4,5,6,7,9,10,11,12,13]
	TRI[3,4,5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29861	PQ[24]	TYP["DIC"]
	IN[1,13,23,22,21,20,19,18,17,16,15,14]
	OUT[2,3,4,5,6,7,8,9,10,11]
	TRI[2,3,4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29861_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,27,26,25,24,23,21,20,19,18,17]
	OUT[3,4,5,6,7,9,10,11,12,13]
	TRI[3,4,5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS TRANSCEIVERS 3SO"]
	TEC["ALS"];
TI!SN54ALS29828	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS29828_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS29827	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS29827_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUF AND BUS DRV 3SO"]
	TEC["ALS"];
TI!SN54ALS29819	PQ[24]	TYP["DIC"]
	IN[13,2,23,11,3,4,5,6,7,8,9,10]
	OUT[14,22,21,20,19,18,17,16,15,1]
	VCC[24]
	GND[12]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN54ALS29819_LCC	PQ[28]	TYP["DIC"]
	IN[16,3,27,13,4,5,6,7,9,10,11,12]
	OUT[17,26,25,24,23,21,20,19,18,2]
	VCC[28]
	GND[14]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN54ALS29818	PQ[24]	TYP["DIC"]
	IN[1,13,2,23,11,3,4,5,6,7,8,9,10]
	OUT[14,22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN54ALS29818_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,27,13,4,5,6,7,9,10,11,12]
	OUT[17,26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT DIAGNOSTICS/PIPELINE REGISTERS"]
	TEC["ALS"];
TI!SN54ALS964	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,9,2,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN54ALS963	PQ[20]	TYP["DIC"]
	IN[1,3,4,11,5,2,9,6,7]
	OUT[19,18,17,16,15,14,13,12,8]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL-RANK 8-BIT SFT REG 3SO"]
	TEC["ALS"];
TI!SN54AS885	PQ[24]	TYP["DIC"]
	IN[1,23,15,16,17,18,19,20,21,22,3,2,11,10,9,8,7,6,5,4]
	OUT[13,14]
	VCC[24]
	GND[12]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN54AS885_LCC	PQ[28]	TYP["DIC"]
	IN[2,27,18,19,20,21,23,24,25,26,4,3,13,12,11,10,9,7,6,5]
	OUT[16,17]
	VCC[28]
	GND[14]
	TXT["8-BIT MAGNITUDE COMPARATORS"]
	TEC["AS"];
TI!SN54AS882A	PQ[24]	TYP["DIC"]
	IN[1,3,2,5,4,8,7,10,9,14,13,16,15,19,18,21,20]
	OUT[6,11,17,22]
	VCC[24]
	GND[12]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN54AS882A_LCC	PQ[28]	TYP["DIC"]
	IN[2,4,3,6,5,10,9,12,11,17,16,19,18,23,21,25,24]
	OUT[7,13,20,26]
	VCC[28]
	GND[14]
	TXT["32-BIT LOOK-AHEAD CARRY GENERATORS"]
	TEC["AS"];
TI!SN54AS877	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54AS877_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54AS871	PQ[28]	TYP["DIC"]
	IN[4,5,6,7,21,22,23,24,3,25,9,19,8,20,1,15,2,16,26,17,27,18]
	OUT[10,11,12,13]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN54AS870	PQ[24]	TYP["DIC"]
	IN[2,3,4,5,19,20,21,22,1,23,7,17,6,18,8,13,9,14,10,15,11,16]
	VCC[24]
	GND[12]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN54AS870_LCC	PQ[28]	TYP["DIC"]
	IN[3,4,5,6,23,24,25,26,2,27,9,20,7,21,10,16,11,17,12,18,13,19]
	VCC[28]
	GND[14]
	TXT["DUAL 16-BY-4 REG FILES"]
	TEC["AS"];
TI!SN54AS869	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54AS869_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,13,27,17,4,5,6,7,9,10,11,12]
	OUT[16,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54AS867	PQ[24]	TYP["DIC"]
	IN[1,2,11,23,14,3,4,5,6,7,8,9,10]
	OUT[13,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54AS867_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,13,27,17,4,5,6,7,9,10,11,12]
	OUT[16,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["SYNCHRONOUS 8-BIT UP/DOWN COUNTERS"]
	TEC["AS"];
TI!SN54AS856	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN54AS856_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS"]
	TEC["AS"];
TI!SN54AS852	PQ[24]	TYP["DIC"]
	IN[1,2,3,23,22,4,5,6,7,8,9,10,11]
	OUT[21,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54AS852_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,4,27,26,5,6,7,9,10,11,12,13]
	OUT[25,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLER"]
	TEC["AS"];
TI!SN54ALS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS846	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS846_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS845_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS844	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS844_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS843	PQ[24]	TYP["DIC"]
	IN[1,14,11,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS843_LCC	PQ[28]	TYP["DIC"]
	IN[2,17,13,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS842	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS842_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS841	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54ALS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["ALS"];
TI!SN54AS841_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT INTERFACE D-TYPE LCH 3SO"]
	TEC["AS"];
TI!SN54AS826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29826	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29826_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29825_LCC	PQ[28]	TYP["DIC"]
	IN[2,3,27,13,17,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29824	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29824_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29823	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	TRI[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29823_LCC	PQ[28]	TYP["DIC"]
	IN[2,13,17,16,3,4,5,6,7,9,10,11,12]
	OUT[27,26,25,24,23,21,20,19,18]
	TRI[27,26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["9-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29822	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29822_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29821	PQ[24]	TYP["DIC"]
	IN[1,13,2,3,4,5,6,7,8,9,10,11]
	OUT[23,22,21,20,19,18,17,16,15,14]
	TRI[23,22,21,20,19,18,17,16,15,14]
	VCC[24]
	GND[12]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54AS821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["AS"];
TI!SN54ALS29821_LCC	PQ[28]	TYP["DIC"]
	IN[2,16,3,4,5,6,7,9,10,11,12,13]
	OUT[27,26,25,24,23,21,20,19,18,17]
	TRI[27,26,25,24,23,21,20,19,18,17]
	VCC[28]
	GND[14]
	TXT["10-BIT BUS INTERFACE FF 3SO"]
	TEC["ALS"];
TI!SN54ALS667	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS667_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS666	PQ[24]	TYP["DIC"]
	IN[2,23,1,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	TRI[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS666_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,17,13,16,4,5,6,7,9,10,11,12]
	OUT[26,25,24,23,21,20,19,18]
	TRI[26,25,24,23,21,20,19,18]
	VCC[28]
	GND[14]
	TXT["8-BIT D-TYPE TRANSPARENT READ-BACK LCH 3SO"]
	TEC["ALS"];
TI!SN54ALS654	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS654_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS653	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS653_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS652	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS652_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS651	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS651_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS649	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS649_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS648_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS647	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS647_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54ALS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54ALS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ALS"];
TI!SN54AS646_LCC	PQ[28]	TYP["DIC"]
	IN[25,4,27,26,2,3,24,23,21,20,19,18,17,16]
	OUT[5,6,7,9,10,11,12,13]
	TRI[5,6,7,9,10,11,12,13]
	VCC[28]
	GND[14]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AS"];
TI!SN54AS286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN54AS286_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6,4]
	OUT[9,8]
	TRI[9]
	VCC[20]
	GND[10]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["AS"];
TI!SN54ALS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN54AS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN54ALS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["ALS"];
TI!SN54AS280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["AS"];
TI!SN54ALS233A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54ALS232A	PQ[16]	TYP["DIC"]
	IN[9,3,15,1,4,5,6,7]
	OUT[2,14,13,12,11,10]
	TRI[13,12,11,10]
	VCC[16]
	GND[8]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54ALS232A_LCC	PQ[20]	TYP["DIC"]
	IN[12,4,19,2,5,7,8,9]
	OUT[3,18,17,15,14,13]
	TRI[17,15,14,13]
	VCC[20]
	GND[10]
	TXT["16x4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54ALS229A	PQ[20]	TYP["DIC"]
	IN[11,4,18,1,5,6,7,8,9]
	OUT[3,2,19,17,16,15,14,13,12]
	TRI[16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY"]
	TEC["ALS"];
TI!SN54LS228	PQ[16]	TYP["DIC"]
	IN[1,9,3,15,4,5,6,7]
	OUT[2,14]
	VCC[16]
	GND[8]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN54LS227	PQ[20]	TYP["DIC"]
	IN[1,11,4,2,19,18,5,7,8,9]
	OUT[3,17]
	VCC[20]
	GND[10]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN54LS224	PQ[16]	TYP["DIC"]
	IN[1,9,3,15,4,5,6,7]
	OUT[2,14,13,12,11,10]
	TRI[13,12,11,10]
	VCC[16]
	GND[8]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN54LS222	PQ[20]	TYP["DIC"]
	IN[1,11,4,2,19,18,5,7,8,9]
	OUT[3,17,16,14,13,12]
	TRI[16,14,13,12]
	VCC[20]
	GND[10]
	TXT["16x4 SYNCHRONOUS FIFO MEMORIES"]
	TEC["LS"];
TI!SN54AS181A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS881A	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS1181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS181A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS881A_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN54AS1181_LCC	PQ[28]	TYP["DIC"]
	IN[7,6,5,4,10,9,3,2,27,26,25,24,23,21]
	OUT[18,20,19,11,12,13,16]
	VCC[28]
	GND[14]
	TXT["ALU/FN GNR"]
	TEC["AS"];
TI!SN74F657	PQ[24]	TYP["DIC"]
	IN[1,24,11,23,22,21,20,17,16,15,14]
	OUT[2,3,4,5,6,8,9,10,13,12]
	TRI[2,3,4,5,6,8,9,10,13,12]
	VCC[7]
	GND[19]
	TXT["OCTAL TRANSCEIVERS WITH 8-BIT PARITY GEN/CHK 3SO"]
	TEC["F"];
TI!SN74F623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN74F622	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN74F621	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN74F620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN74F574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
TI!SN74F573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
TI!SN74F569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
TI!SN74F568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
TI!SN74F564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
TI!SN74F563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
TI!SN74F544	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
TI!SN74F543	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
TI!SN74F541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
TI!SN74F540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
TI!SN74F534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
TI!SN74F533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
TI!SN74F520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN74F521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN74F518	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN74F519	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN74F382	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
TI!SN74F381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
TI!SN74F379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN74F378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN74F377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN74F374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["F"];
TI!SN74F373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
TI!SN74F353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
TI!SN74F352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
TI!SN74F350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
TI!SN74F323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
TI!SN74F299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
TI!SN74F286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["F"];
TI!SN74F283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
TI!SN74F280B	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
TI!SN74F273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["F"];
TI!SN74F260	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["F"];
TI!SN74F258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
TI!SN74F257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
TI!SN74F253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
TI!SN74F251A	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
TI!SN74F245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["F"];
TI!SN74F244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
TI!SN74F243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
TI!SN74F242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
TI!SN74F241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
TI!SN74F240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
TI!SN74F175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
TI!SN74F174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
TI!SN74F169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
TI!SN74F168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
TI!SN74F166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["F"];
TI!SN74F163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN74F162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN74F161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN74F160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN74F158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN74F157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN74F153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN74F151A	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
TI!SN74F138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
TI!SN74F126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
TI!SN74F125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
TI!SN74F114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
TI!SN74F113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
TI!SN74F112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
TI!SN74F109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
TI!SN74F86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
TI!SN74F74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
TI!SN74F64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
TI!SN74F51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
TI!SN74F40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
TI!SN74F38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
TI!SN74F37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
TI!SN74F36	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["F"];
TI!SN74F32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
TI!SN74F30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["F"];
TI!SN74F27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["F"];
TI!SN74F21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["F"];
TI!SN74F20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
TI!SN74F11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
TI!SN74F10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
TI!SN74F09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["F"];
TI!SN74F08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
TI!SN74F04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["F"];
TI!SN74F02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
TI!SN74F00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
TI!SN54F657	PQ[24]	TYP["DIC"]
	IN[1,24,11,23,22,21,20,17,16,15,14]
	OUT[2,3,4,5,6,8,9,10,13,12]
	TRI[2,3,4,5,6,8,9,10,13,12]
	VCC[7]
	GND[19]
	TXT["OCTAL TRANSCEIVERS WITH 8-BIT PARITY GEN/CHK 3SO"]
	TEC["F"];
TI!SN54F657_LCC	PQ[28]	TYP["DIC"]
	IN[2,28,13,27,26,25,24,20,19,18,17]
	OUT[3,4,5,6,7,10,11,12,16,14]
	TRI[3,4,5,6,7,10,11,12,16,14]
	VCC[9]
	GND[23]
	TXT["OCTAL TRANSCEIVERS WITH 8-BIT PARITY GEN/CHK 3SO"]
	TEC["F"];
TI!SN54F623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN54F622	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN54F621	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN54F620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["F"];
TI!SN54F574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
TI!SN54F573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
TI!SN54F569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
TI!SN54F568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
TI!SN54F564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
TI!SN54F563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
TI!SN54F544	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
TI!SN54F544_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,16,13,17,26,25,24,23,21,20,19,18]
	OUT[4,5,6,7,9,10,11,12]
	TRI[4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
TI!SN54F543	PQ[24]	TYP["DIC"]
	IN[2,23,1,13,11,14,22,21,20,19,18,17,16,15]
	OUT[3,4,5,6,7,8,9,10]
	TRI[3,4,5,6,7,8,9,10]
	VCC[24]
	GND[12]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
TI!SN54F543_LCC	PQ[28]	TYP["DIC"]
	IN[3,27,2,16,13,17,26,25,24,23,21,20,19,18]
	OUT[4,5,6,7,9,10,11,12]
	TRI[4,5,6,7,9,10,11,12]
	VCC[28]
	GND[14]
	TXT["OCTAL REGISTERS TRANSCEIVERS 3SO"]
	TEC["F"];
TI!SN54F541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
TI!SN54F540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["F"];
TI!SN54F534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
TI!SN54F533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
TI!SN54F520	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN54F521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN54F518	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN54F519	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
TI!SN54F382	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
TI!SN54F381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
TI!SN54F379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN54F379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN54F378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN54F378_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN54F377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["F"];
TI!SN54F374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
TI!SN54F373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
TI!SN54F353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
TI!SN54F353_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
TI!SN54F352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F352_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
TI!SN54F350_LCC	PQ[20]	TYP["DIC"]
	IN[17,13,12,9,8,7,5,4,3,2]
	OUT[14,15,18,19]
	TRI[14,15,18,19]
	VCC[20]
	GND[10]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
TI!SN54F323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
TI!SN54F299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["F"];
TI!SN54F286	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4,3]
	OUT[6,5]
	TRI[6]
	VCC[14]
	GND[7]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["F"];
TI!SN54F286_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6,4]
	OUT[9,8]
	TRI[9]
	VCC[20]
	GND[10]
	TXT["9-BIT PARITY GENR/CHECKER WITH BUS DRV PARITY I/O  PORT"]
	TEC["F"];
TI!SN54F283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
TI!SN54F283_LCC	PQ[20]	TYP["DIC"]
	IN[7,4,18,15,8,3,19,14,9]
	OUT[5,2,17,13,12]
	VCC[20]
	GND[10]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
TI!SN54F280B	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
TI!SN54F280B_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
TI!SN54F273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["F"];
TI!SN54F260	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["F"];
TI!SN54F260_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,19,6,12,13,14,16]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["F"];
TI!SN54F258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
TI!SN54F251A	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
TI!SN54F251A_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
TI!SN54F245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["F"];
TI!SN54F244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
TI!SN54F243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
TI!SN54F243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
TI!SN54F242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
TI!SN54F242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
TI!SN54F241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
TI!SN54F240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
TI!SN54F175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
TI!SN54F175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
TI!SN54F174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
TI!SN54F174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
TI!SN54F169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
TI!SN54F169_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
TI!SN54F168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
TI!SN54F168_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
TI!SN54F166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["F"];
TI!SN54F166_LCC	PQ[20]	TYP["DIC"]
	IN[12,19,8,9,2,3,4,5,7,13,14,15,18]
	OUT[17]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["F"];
TI!SN54F163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F163A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F162A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F161A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F160A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
TI!SN54F158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F158A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F157A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F151A	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F151A_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
TI!SN54F138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
TI!SN54F138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
TI!SN54F126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
TI!SN54F125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
TI!SN54F114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
TI!SN54F114_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
TI!SN54F113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
TI!SN54F113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
TI!SN54F112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
TI!SN54F112_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
TI!SN54F109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
TI!SN54F109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
TI!SN54F86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
TI!SN54F86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
TI!SN54F74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
TI!SN54F74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
TI!SN54F64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
TI!SN54F64_LCC	PQ[20]	TYP["DIC"]
	IN[2,16,18,19,3,4,6,8,9,13,14]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
TI!SN54F51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
TI!SN54F51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
TI!SN54F40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
TI!SN54F40_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
TI!SN54F38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
TI!SN54F38_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
TI!SN54F37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
TI!SN54F37_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
TI!SN54F36	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["F"];
TI!SN54F36_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos NOR G"]
	TEC["F"];
TI!SN54F32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
TI!SN54F32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
TI!SN54F30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["F"];
TI!SN54F30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["F"];
TI!SN54F27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["F"];
TI!SN54F27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["F"];
TI!SN54F21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["F"];
TI!SN54F21_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G"]
	TEC["F"];
TI!SN54F20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
TI!SN54F20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
TI!SN54F11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
TI!SN54F11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
TI!SN54F10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
TI!SN54F10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
TI!SN54F09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["F"];
TI!SN54F09_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["F"];
TI!SN54F08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
TI!SN54F08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
TI!SN54F04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["F"];
TI!SN54F04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["F"];
TI!SN54F02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
TI!SN54F02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
TI!SN54F00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
TI!SN54F00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
TI!TMS29F010	PQ[32]	TYP["DIC"]
	IN[12,11,10,9,8,7,6,5,27,26,23,25,4,28,29,3,2,22,24,31,13,14,15,17,18,19,20,21]
	VCC[32]
	TXT["1 048 576-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY"]
	TEC["F"];
TI!TMS29F258	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,25,24,21,23,2,26,1,20,22,27,11,12,13,15,16,17,18,19]
	VCC[28]
	TXT["262 144-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES"]
	TEC["F"];
TI!TMS29F256	PQ[28]	TYP["DIC"]
	IN[10,9,8,7,6,5,4,3,25,24,21,23,2,26,27,20,22,1,11,12,13,15,16,17,18,19]
	VCC[28]
	TXT["262 144-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES"]
	TEC["F"];
DAL!DS1238AS_16_	PQ[16]	TYP["DIC"]
	IN[11,9,7,8,13]
	OUT[5,6,10,14,15,16,12]
	VCC[3]
	GND[4]
	TXT["MICROMANAGER"]
	TEC["AS"];
DAL!DS1238AS5_16_	PQ[16]	TYP["DIC"]
	IN[11,9,7,8,13]
	OUT[5,6,10,14,15,16,12]
	VCC[3]
	GND[4]
	TXT["MICROMANAGER"]
	TEC["AS"];
DAL!DS1236AS_16_	PQ[16]	TYP["DIC"]
	IN[9,11,13,8,14]
	OUT[15,12,16]
	VCC[3]
	GND[4]
	TXT["MICROMANAGER CHIP"]
	TEC["AS"];
DAL!DS1236AS5_16_	PQ[16]	TYP["DIC"]
	IN[9,11,13,8,14]
	OUT[15,12,16]
	VCC[3]
	GND[4]
	TXT["MICROMANAGER CHIP"]
	TEC["AS"];
DAL!DS233AS_20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,19]
	OUT[3,5,18,20]
	VCC[7]
	GND[6]
	TXT["DUAL RS-232 TRANSMITTER/RECEIVER"]
	TEC["AS"];
DAL!DS233AS_N_20_	PQ[20]	TYP["DIC"]
	IN[1,2,4,19]
	OUT[3,5,18,20]
	VCC[7]
	GND[6]
	TXT["DUAL RS-232 TRANSMITTER/RECEIVER"]
	TEC["AS"];
DAL!DS232AS_16_	PQ[16]	TYP["DIC"]
	IN[13,8,11,10]
	OUT[12,9,14,7]
	VCC[16]
	GND[15]
	TXT["DUAL RS-232 TRANSMITTER/RECEIVER"]
	TEC["AS"];
DAL!DS232AS_N_16_	PQ[16]	TYP["DIC"]
	IN[13,8,11,10]
	OUT[12,9,14,7]
	VCC[16]
	GND[15]
	TXT["DUAL RS-232 TRANSMITTER/RECEIVER"]
	TEC["AS"];
DAL!DS21S07AS_16_	PQ[16]	TYP["DIC"]
	IN[16]
	GND[8]
	TXT["SCSI TERMINATOR"]
	TEC["AS"];
DAL!DS1216F_32_	PQ[32]	TYP["DIC"]
	IN[22,12,10,24,1]
	OUT[13]
	BI[31,2,3,4,5,6,7,8,9,30,11,29,15,14,17,18,19,21,23,28,25,26,27,20]
	VCC[32]
	GND[16]
	TXT["SMARTWATCH/ROM 64K/256K/1M"]
	TEC["F"];
MOT!MC68HC912B32FU8_80_	PQ[80]	TYP["DIC"]
	IN[33,37,51,52,53,54,55,56,57,58,69,49,50,38]
	OUT[34]
	BI[18,19,20,21,22,23,24,25,39,40,26,29,7,8,9,12,13,14,15,35,28,27,41,42,43,44,45,46,16,76,75,74,73,72,71,70,2,1,80,79,61,62,63,64,65,66,67,68,6,5,4,3,36,32,17]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC912B32CFU8_80_	PQ[80]	TYP["DIC"]
	IN[33,37,51,52,53,54,55,56,57,58,69,49,50,38]
	OUT[34]
	BI[18,19,20,21,22,23,24,25,39,40,26,29,7,8,9,12,13,14,15,35,28,27,41,42,43,44,45,46,16,76,75,74,73,72,71,70,2,1,80,79,61,62,63,64,65,66,67,68,6,5,4,3,36,32,17]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC912B32VFU8_80_	PQ[80]	TYP["DIC"]
	IN[33,37,51,52,53,54,55,56,57,58,69,49,50,38]
	OUT[34]
	BI[18,19,20,21,22,23,24,25,39,40,26,29,7,8,9,12,13,14,15,35,28,27,41,42,43,44,45,46,16,76,75,74,73,72,71,70,2,1,80,79,61,62,63,64,65,66,67,68,6,5,4,3,36,32,17]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC912B32MFU8_80_	PQ[80]	TYP["DIC"]
	IN[33,37,51,52,53,54,55,56,57,58,69,49,50,38]
	OUT[34]
	BI[18,19,20,21,22,23,24,25,39,40,26,29,7,8,9,12,13,14,15,35,28,27,41,42,43,44,45,46,16,76,75,74,73,72,71,70,2,1,80,79,61,62,63,64,65,66,67,68,6,5,4,3,36,32,17]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC16Z2CFC_132_	PQ[132]	TYP["DIC"]
	IN[71,66,57,44,45,46,47,48,49,52,53,129,126,17,65,56,50,51,54,60]
	OUT[90,19,31,32,33,34,35,36,37,38,39,20,23,24,25,26,27,28,30,117,63,110,123,64,67,111,114,115,119,120,121,122,128,127,80,55]
	BI[118,116,109,108,96,95,94,93,92,91,107,106,104,103,102,101,100,99,70,68,89,88,87,86,85,82,81,79,78,77,76,75,74,73,72,7,6,5,4,3,132,131,130,11,12,13,14,15,16,18,69,10]
	TXT["16-Bit Modular Microcontroller"]
	TEC["HC"];
MOT!MC68HC916X1CTH16_120_	PQ[120]	TYP["DIC"]
	IN[64,111,46,70,39,42,55,65,45,28,114,1,120,43,49]
	OUT[6,108,8,110,102,52,104,105,106,53,113,40,41,71,44,2,119,118,117,116,115,78]
	TRI[2,119,118,117,116,115]
	BI[99,103,112,18,19,20,22,24,25,26,27,9,10,11,12,13,14,15,17,77,76,74,73,72,69,67,88,87,86,85,84,82,80,79,30,29,31,32,33,35,37,38,98,97,96,95,93,91,90,89,62,61,60,59,58,57,56,54,63]
	TXT["16-Bit Modular Microcontroller"]
	TEC["HC"];
MOT!MC68HC16V1CPU20_100_	PQ[100]	TYP["DIC"]
	IN[34,76,99,17,31]
	OUT[33]
	BI[77,78,87,88,89,90,91,95,96,97,79,80,81,82,83,84,85,86,43,71,55,62,52,53,54,68,67,49,48,47,46,45,44,66,65,64,60,59,58,51,50,70,98,73,74,75,38,7,6,5,100,57,56,41,40,42,8,9,4,3,2,1,11,12,14,15,69,39,10,72,16]
	TXT["16-Bit Modular Microcontroller"]
	TEC["HC"];
MOT!MC68HC16S2CPU20_100_	PQ[100]	TYP["DIC"]
	IN[46,4,36,41,37,39,33,38]
	OUT[67,9,21,22,23,24,25,26,27,28,29,99,10,100,2,3,11,12,14,15,16,17,18,1,92,31,90,94,97,98,40,7,62,55]
	BI[60,64,93,91,87,86,75,74,73,72,69,68,85,84,83,80,79,78,77,76,61,66,65,43,8,53,52,51,50,49,48,47,54,42,59,58]
	TXT["16-Bit Modular Microcontroller"]
	TEC["HC"];
MOT!MC68HC16S2CPU25_100_	PQ[100]	TYP["DIC"]
	IN[46,4,36,41,37,39,33,38]
	OUT[67,9,21,22,23,24,25,26,27,28,29,99,10,100,2,3,11,12,14,15,16,17,18,1,92,31,90,94,97,98,40,7,62,55]
	BI[60,64,93,91,87,86,75,74,73,72,69,68,85,84,83,80,79,78,77,76,61,66,65,43,8,53,52,51,50,49,48,47,54,42,59,58]
	TXT["16-Bit Modular Microcontroller"]
	TEC["HC"];
MOT!MC68HC812A4CPV8_112_	PQ[112]	TYP["DIC"]
	IN[19,46,37,87,88,89,90,91,92,93,94,85,86,44,36]
	OUT[47]
	BI[52,53,11,12,13,16,54,17,18,55,56,51,20,21,30,31,32,33,34,35,22,23,24,25,26,27,28,29,48,3,4,5,6,7,8,9,10,39,49,50,60,61,62,63,64,65,66,67,57,58,59,68,69,70,71,72,73,74,75,76,77,78,81,82,83,84,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,38,40]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC812A4MPV8_112_	PQ[112]	TYP["DIC"]
	IN[19,46,37,87,88,89,90,91,92,93,94,85,86,44,36]
	OUT[47]
	BI[52,53,11,12,13,16,54,17,18,55,56,51,20,21,30,31,32,33,34,35,22,23,24,25,26,27,28,29,48,3,4,5,6,7,8,9,10,39,49,50,60,61,62,63,64,65,66,67,57,58,59,68,69,70,71,72,73,74,75,76,77,78,81,82,83,84,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,38,40]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC812A4PV8_112_	PQ[112]	TYP["DIC"]
	IN[19,46,37,87,88,89,90,91,92,93,94,85,86,44,36]
	OUT[47]
	BI[52,53,11,12,13,16,54,17,18,55,56,51,20,21,30,31,32,33,34,35,22,23,24,25,26,27,28,29,48,3,4,5,6,7,8,9,10,39,49,50,60,61,62,63,64,65,66,67,57,58,59,68,69,70,71,72,73,74,75,76,77,78,81,82,83,84,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,38,40]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC812A4VPV8_112_	PQ[112]	TYP["DIC"]
	IN[19,46,37,87,88,89,90,91,92,93,94,85,86,44,36]
	OUT[47]
	BI[52,53,11,12,13,16,54,17,18,55,56,51,20,21,30,31,32,33,34,35,22,23,24,25,26,27,28,29,48,3,4,5,6,7,8,9,10,39,49,50,60,61,62,63,64,65,66,67,57,58,59,68,69,70,71,72,73,74,75,76,77,78,81,82,83,84,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,38,40]
	TXT["16-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68F333CFT16_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333CFT20_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333CFT25_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333VFT16_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333VFT20_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333VFT25_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333MFT16_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333MFT20_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333MFT25_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333CFM16_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333CFM25_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333VFM16_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333VFM20_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333VFM25_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333MFM16_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333MFM20_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!XC68F333MFM25_160_	PQ[160]	TYP["DIC"]
	IN[33,34,35,36,39,40,41,42,89,72,58,93,92,64,79,78,76,75,74,73,82,7,133,59,63,132,51,38,37,2,66,77]
	OUT[94,8,20,21,22,23,24,25,26,27,28,125,9,126,129,130,131,10,11,12,15,16,17,18,86,118,68,116,87,122,123,124,60,56,46,47,48,49,50,52,53,83,88,85,84,6,62,45]
	BI[119,117,115,114,97,102,101,96,98,113,112,104,103,107,109,108,106,71,57,156,157,3,4,5,159,70,158,155,154,141,140,137,136,135,134,153,152,149,148,147,146,143,142,95]
	TXT["32-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05P1AP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4VFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4MFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6VFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6MFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8VFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8MFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16VFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16MFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B32FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B32CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16VFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16MFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NVFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NMFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NCFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B32FU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B32CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,28,14,24,23,22,21,15,13,8,34,35,57,18,17,19]
	OUT[29,32,33,9,12,11,10]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NVFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NMFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B16NCFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B32FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B32CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,15,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4BCFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4CFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4CFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4VFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4VFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4VFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2BCFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4BCFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2VFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2VFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2VFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2MFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2MFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2MFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711P2CFS3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711P2CFS4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA3CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA1CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11PH8CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11PH8CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68S11PH8CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S11PH8CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFS3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFS4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11KA3CFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA1CFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0MFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0MFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0MFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68S11PH8CPV3_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11PH8CPV3_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11PH8CPV4_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68S11PH8CPV4_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CPV3_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CPV4_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11D0P_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3P1_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CP_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CP3_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3CP1_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11K4FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2BCFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711P2CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711P2CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC711K4CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC711K4CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4MFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4MFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4MFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4MFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4MFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4MFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11G5CFN_84_	PQ[84]	TYP["DIC"]
	IN[44,70,67,42,41,40,69]
	OUT[48,47,45]
	BI[43,9,8,7,6,5,4,3,2,21,20,19,18,17,16,15,14,49,50,51,52,53,54,55,56,79,80,81,82,84,1,32,34,36,38,33,35,37,39,78,77,76,75,74,73,72,71,31,30,29,28,27,26,25,24,57,58,59,60,61,62,63,64,13,12,11,10,68]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11G7CFN_84_	PQ[84]	TYP["DIC"]
	IN[44,70,67,42,41,40,69]
	OUT[48,47,45]
	BI[43,9,8,7,6,5,4,3,2,21,20,19,18,17,16,15,14,49,50,51,52,53,54,55,56,79,80,81,82,84,1,32,34,36,38,33,35,37,39,78,77,76,75,74,73,72,71,31,30,29,28,27,26,25,24,57,58,59,60,61,62,63,64,13,12,11,10,68]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711G5CFN_84_	PQ[84]	TYP["DIC"]
	IN[44,70,67,42,41,40,69]
	OUT[48,47,45]
	BI[43,9,8,7,6,5,4,3,2,21,20,19,18,17,16,15,14,49,50,51,52,53,54,55,56,79,80,81,82,84,1,32,34,36,38,33,35,37,39,78,77,76,75,74,73,72,71,31,30,29,28,27,26,25,24,57,58,59,60,61,62,63,64,13,12,11,10,68]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC711G5FN_84_	PQ[84]	TYP["DIC"]
	IN[44,70,67,42,41,40,69]
	OUT[48,47,45]
	BI[43,9,8,7,6,5,4,3,2,21,20,19,18,17,16,15,14,49,50,51,52,53,54,55,56,79,80,81,82,84,1,32,34,36,38,33,35,37,39,78,77,76,75,74,73,72,71,31,30,29,28,27,26,25,24,57,58,59,60,61,62,63,64,13,12,11,10,68]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFE3_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFE4_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFE2_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFE3_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFE4_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2CFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2CFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2CFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2VFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2VFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2VFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711M2CFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711M2CFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711M2VFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711M2VFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711M2VFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BCFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BCFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6CFN_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6CFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6CFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6FN1_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BVFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BVFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6VFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6VFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BMFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BMFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6MFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6MFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC711L6CFN_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11F1CFN3_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1CFN3R2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1CFN4_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1FN_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1FNR2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1MFN2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1MFN3_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1VFN2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1VFN3_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1VFN4_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!XC68HC711L6CFN2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6CFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6CFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6FU1_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BVFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BVFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6VFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6VFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BCFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BCFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6MFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6MFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711L6CFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711L6CFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0FU_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8CFU1_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8VFU1_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0CFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0VFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1FU_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1VFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20CFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20CFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20FU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20MFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20VFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8CFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8CFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8FU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8MFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8VFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9FU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20FU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20MFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20VFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0MB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0VB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CB3_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1MB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1VB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8B3_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8CB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8CB3_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8MB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8VB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9B2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCB3_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CB3_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VB2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1FNR2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8CFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8MFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8VFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0FN_TR_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20FN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E20VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8FN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BMFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BMFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9FN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9FN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20FN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2FN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2MFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2VFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68S711E9CFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11E8MPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8PB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8VPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCPB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CPB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9PB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8CPB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFS39_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20FS3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20MFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20VFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9MFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9VFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9CFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9CFS3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFS3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC711E9CFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC711E9CFS3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0FB_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFB_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFB3_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3CFBL_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0FN_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0FNR2_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3FN1_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFN_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFN3_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3CFN1_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711D3CFN2_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KW1_100_	PQ[100]	TYP["DIC"]
	IN[67,54,70,36,35,34,33,32,31,30,29,24,25,14,26,27,15]
	OUT[65,66,68]
	BI[71,87,86,85,84,83,82,81,80,97,96,95,94,93,92,91,90,55,56,57,58,59,60,61,62,73,72,74,75,76,77,78,79,53,52,51,50,49,48,47,46,18,19,20,21,22,23,6,7,8,9,10,11,12,13,38,39,40,41,42,43,44,45,5,4,3,2,1,100,99,98,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!68HC11A1_BXAJC_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1_BXAJC_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1CP3_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A0CP3_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1P_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!68HC811E2_BXAJC_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A0CP_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1VP_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8CP1_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8MP1_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A8VP1_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2CP2_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2MP2_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2P2_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC811E2VP2_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC6801CL1_1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801CL1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801CP1_1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801CP1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801G1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801L1_1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801L1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801LS_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["LS"];
MOT!MC6801P1_1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801P1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801U4CL1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801U4CP1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801U4G1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801U4L1_1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801U4L1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801U4LS_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["LS"];
MOT!MC6801U4P1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801VL1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC6801VP1S_40_	PQ[40]	TYP["DIC"]
	IN[3,5,4,6,21,2]
	OUT[40,38]
	BI[13,14,15,16,17,18,19,20,8,9,10,11,12,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,39]
	VCC[7]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC05A6N_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9ACP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9AP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9CP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C4ACP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8ACP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8ACS_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8CP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8CS_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8S_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705C9CP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705C9P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16CB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16MB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16VB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B32B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4CB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4MB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4VB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6CB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6MB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6VB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8CB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8MB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8VB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B16VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B32CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B32FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B4VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B6VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8CFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8FN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05B8VFN_52_	PQ[52]	TYP["DIC"]
	IN[19,16,14,13,12,11,9,5,4,3,50,22,23,40,8,7]
	OUT[17,20,21,51,2,1,52]
	BI[31,30,29,28,27,26,25,24,39,38,37,36,35,34,33,32,49,48,47,46,45,44,43,42,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05BD3B_42_	PQ[42]	TYP["DIC"]
	IN[9,41,16,4,42]
	OUT[8]
	BI[24,23,22,21,20,19,18,17,15,14,13,12,11,10,27,28,29,30,31,32,33,34,25,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05BD5B_42_	PQ[42]	TYP["DIC"]
	IN[9,41,16,4,42]
	OUT[8]
	BI[24,23,22,21,20,19,18,17,15,14,13,12,11,10,27,28,29,30,31,32,33,34,25,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BD3B_42_	PQ[42]	TYP["DIC"]
	IN[9,41,16,4,42]
	OUT[8]
	BI[24,23,22,21,20,19,18,17,15,14,13,12,11,10,27,28,29,30,31,32,33,34,25,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BD3K_42_	PQ[42]	TYP["DIC"]
	IN[9,41,16,4,42]
	OUT[8]
	BI[24,23,22,21,20,19,18,17,15,14,13,12,11,10,27,28,29,30,31,32,33,34,25,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05BD3P_40_	PQ[40]	TYP["DIC"]
	IN[8,39,15,4,40]
	OUT[7]
	BI[23,22,21,20,19,18,17,16,14,13,12,11,10,9,26,27,28,29,30,31,32,33,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05BD5P_40_	PQ[40]	TYP["DIC"]
	IN[8,39,15,4,40]
	OUT[7]
	BI[23,22,21,20,19,18,17,16,14,13,12,11,10,9,26,27,28,29,30,31,32,33,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BD3P_40_	PQ[40]	TYP["DIC"]
	IN[8,39,15,4,40]
	OUT[7]
	BI[23,22,21,20,19,18,17,16,14,13,12,11,10,9,26,27,28,29,30,31,32,33,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BD3S_40_	PQ[40]	TYP["DIC"]
	IN[8,39,15,4,40]
	OUT[7]
	BI[23,22,21,20,19,18,17,16,14,13,12,11,10,9,26,27,28,29,30,31,32,33,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05BS8_44_	PQ[44]	TYP["DIC"]
	IN[42,40,34,36,4,35,9,41]
	OUT[7,44,37,5,6,43,8,1]
	BI[33,32,31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BS8_44_	PQ[44]	TYP["DIC"]
	IN[42,40,34,36,4,35,9,41]
	OUT[7,44,37,5,6,43,8,1]
	BI[33,32,31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C0B_42_	PQ[42]	TYP["DIC"]
	IN[4,2,8]
	OUT[16,14,11,12,13,17,1,15,36,35,10]
	BI[27,28,29,30,31,32,33,34,25,24,23,22,21,20,19,18,6,42,39,3,41,38,37,40,5,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C0CFN_44_	PQ[44]	TYP["DIC"]
	IN[8,4,2]
	OUT[17,14,36,11,10,12,13,18,1,15,37]
	BI[28,29,30,31,32,33,34,35,26,25,24,23,22,21,20,19,6,44,5,16,27,38,41,3,43,40,39,42]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C0CP_40_	PQ[40]	TYP["DIC"]
	IN[7,4,2]
	OUT[15,13,33,10,9,11,12,16,1,14,34]
	BI[25,26,27,28,29,30,31,32,24,23,22,21,20,19,18,17,5,40,37,3,39,36,35,38]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12AB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,1,39]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,1,39]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12ACFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,41,35]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12AFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,41,35]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12ACFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,32,33,34,35,36,37,39,1,41]
	OUT[42,38]
	BI[18,12,11,10,9,8,7,6,5,13,14,15,16,19,20,21,31,30,29,28,27,26,25,24,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12AFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,32,33,34,35,36,37,39,1,41]
	OUT[42,38]
	BI[18,12,11,10,9,8,7,6,5,13,14,15,16,19,20,21,31,30,29,28,27,26,25,24,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12ACP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,33,34,36,32,1,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C12AP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,33,34,36,32,1,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4AB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,1,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,1,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4AFB_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41,32,33,34,35,36,37,39]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4ACFB_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41,32,33,34,35,36,37,39]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4AFN_44_	PQ[44]	TYP["DIC"]
	IN[42,37,35,27,28,29,30,31,32,34]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4ACFN_44_	PQ[44]	TYP["DIC"]
	IN[42,37,35,27,28,29,30,31,32,34]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4AP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,1,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4ACP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,29,30,31,32,33,34,36,1,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4B_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8B_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9AB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9CB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C4ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8B_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8CB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,31,32,33,34,35,36,38,39,3]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C4FB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8FB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9ACFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9AFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9CFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C4ACFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8ACFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8CFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8FB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,34,35,43]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,41]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C5CFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,4,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,36,37,38,39]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C5FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,4,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,36,37,38,39]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8AB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,39,3]
	OUT[40,37]
	BI[31,32,33,34,35,36,38,11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,39,3]
	OUT[40,37]
	BI[31,32,33,34,35,36,38,11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8AFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,41,35]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,27,28,29,30,31,32,34]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8ACFB_44_	PQ[44]	TYP["DIC"]
	IN[42,37,41,35]
	OUT[36,33]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18,27,28,29,30,31,32,34]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8AFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,36,37,39]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8ACFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,36,37,39]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C8AP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,1,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,29,30,31,32,33,34,36]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9ACFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9AFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05C9CFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C4ACFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8ACFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8CFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705C9CFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705C9FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CC2B_42_	PQ[42]	TYP["DIC"]
	IN[24,2,42,1,27,13,25]
	OUT[41]
	BI[12,11,10,9,8,7,6,5,30,31,32,33,34,35,36,37,29,38,39,40,3,4,28,14,15,16,17,18,19,22,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CC2P_40_	PQ[40]	TYP["DIC"]
	IN[2,1,13,24,23,40,21,26]
	OUT[39]
	BI[27,12,11,10,9,8,7,6,5,28,29,30,31,32,33,34,35,36,37,38,3,4,14,15,16,17,18,22]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CCV_44_	PQ[44]	TYP["DIC"]
	IN[32,27,25,29,31,24,28,26]
	OUT[30]
	BI[36,37,38,39,40,41,42,8,7,6,5,4,3,2,43,9,10,13,18,17,16,15,14,19]
	VCC[21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705CCV_44_	PQ[44]	TYP["DIC"]
	IN[32,27,25,29,31,24,28,26]
	OUT[30]
	BI[36,37,38,39,40,41,42,8,7,6,5,4,3,2,43,9,10,13,18,17,16,15,14,19]
	VCC[21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CL16_100_	PQ[100]	TYP["DIC"]
	IN[63,64,62,61,53,56,59,58,60,55]
	OUT[84,85,94,95,96,97,98,99,86,87,88,89,90,91,92,93,44,43,34,33,32,31,30,29,28,27,26,25,42,24,23,22,21,20,19,18,17,16,15,41,14,13,12,11,10,9,8,7,6,5,40,4,3,2,1,100,39,38,37,36,35,57,54]
	BI[45,46,47,48,49,50,51,52,67,68,69,70,71,72,73,74,82,81,80,79,78,77,76,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705CL16_100_	PQ[100]	TYP["DIC"]
	IN[63,64,62,61,53,56,59,58,60,55]
	OUT[84,85,94,95,96,97,98,99,86,87,88,89,90,91,92,93,44,43,34,33,32,31,30,29,28,27,26,25,42,24,23,22,21,20,19,18,17,16,15,41,14,13,12,11,10,9,8,7,6,5,40,4,3,2,1,100,39,38,37,36,35,57,54]
	BI[45,46,47,48,49,50,51,52,67,68,69,70,71,72,73,74,82,81,80,79,78,77,76,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CL4_80_	PQ[80]	TYP["DIC"]
	IN[15,16,80,78,14,18,17,74]
	OUT[20,21,30,31,32,33,34,35,36,37,38,39,22,40,41,42,43,44,45,46,47,23,24,25,26,27,28,29,77,19,73]
	BI[72,71,70,69,68,67,66,65,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,1,2,3,4,5,6,7,8,9,10,11,12,13,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705CL4_80_	PQ[80]	TYP["DIC"]
	IN[15,16,80,78,14,18,17,74]
	OUT[20,21,30,31,32,33,34,35,36,37,38,39,22,40,41,42,43,44,45,46,47,23,24,25,26,27,28,29,77,19,73]
	BI[72,71,70,69,68,67,66,65,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,1,2,3,4,5,6,7,8,9,10,11,12,13,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CT4FN_44_	PQ[44]	TYP["DIC"]
	IN[23,20,2,25,1,34]
	OUT[26,21,22]
	TRI[21,22]
	BI[10,9,8,7,6,5,4,3,11,12,13,14,15,16,17,18,42,41,40,39,38,37,36,35,27,28,29,30,31,32,33]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D32FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,38,40,36,37]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D9FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,38,40,36,37]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D24FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,38,40,36,37]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705D32FN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,38,40,36,37]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D9VFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,1,41]
	OUT[42]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,38,40,36,37]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D9P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,1,37]
	OUT[38]
	BI[11,10,9,8,7,5,12,13,16,18,19,28,25,23,22,21,29,30,31,32,33,34,35,36,6,4,14,15,17,27,26,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D32P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,1,37]
	OUT[38]
	BI[11,10,9,8,7,5,12,13,16,18,19,28,25,23,22,21,29,30,31,32,33,34,35,36,6,4,14,15,17,27,26,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D24P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,1,37]
	OUT[38]
	BI[11,10,9,8,7,5,12,13,16,18,19,28,25,23,22,21,29,30,31,32,33,34,35,36,6,4,14,15,17,27,26,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705D32P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,1,37]
	OUT[38]
	BI[11,10,9,8,7,5,12,13,16,18,19,28,25,23,22,21,29,30,31,32,33,34,35,36,6,4,14,15,17,27,26,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05D9VP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,1,37]
	OUT[38]
	BI[11,10,9,8,7,5,12,13,16,18,19,28,25,23,22,21,29,30,31,32,33,34,35,36,6,4,14,15,17,27,26,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05E0_68_	PQ[68]	TYP["DIC"]
	IN[7,6,8,3]
	OUT[55,56,64,65,63,57,58,59,60,61,62,67,66,45,5]
	BI[46,47,48,49,50,51,52,53,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,68,1,2,41,42,43,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05E16_44_	PQ[44]	TYP["DIC"]
	IN[44,43,42,40,20,19,36,18,21,37,35]
	OUT[39,41,38]
	BI[26,25,23,24,9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,31,32,33,30,29,28,27]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05E16_64_	PQ[64]	TYP["DIC"]
	IN[62,61,60,58,27,26,54,25,28,55]
	OUT[57,59,56]
	BI[11,12,13,19,20,21,22,23,3,4,5,6,7,8,9,10,44,45,46,47,48,49,50,51,43,42,41,40,39,38,37,36,63,64,1,2,14,15,16,17,18,30,31,32,33,34,35,53]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705E24_64_	PQ[64]	TYP["DIC"]
	IN[62,61,60,58,27,26,54,25,28,55]
	OUT[57,59,56]
	BI[11,12,13,19,20,21,22,23,3,4,5,6,7,8,9,10,44,45,46,47,48,49,50,51,43,42,41,40,39,38,37,36,63,64,1,2,14,15,16,17,18,30,31,32,33,34,35,53]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05E5DW_28_	PQ[28]	TYP["DIC"]
	IN[1,3,2,28]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,10,9,8,7,6,5,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05E5P_28_	PQ[28]	TYP["DIC"]
	IN[1,3,2,28]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,10,9,8,7,6,5,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05F12FU_80_	PQ[80]	TYP["DIC"]
	IN[71,73,68]
	OUT[24,25,26,27,28,29,38,39,40,41,42,43,44,45,46,47,30,48,49,51,31,32,33,34,35,36,37,72,23,22]
	BI[74,75,76,77,78,79,80,1,60,61,62,63,64,65,66,67,18,19,21,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,52,53,54,55,56,57,58,59,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F12PU_100_	PQ[100]	TYP["DIC"]
	IN[89,91,86]
	OUT[34,35,36,37,38,39,48,49,50,51,52,53,40,41,42,43,44,45,46,47,90,74,75,32,31,54,55,56,57,58,59,60,61]
	BI[92,93,94,95,96,97,98,99,78,79,80,81,82,83,84,85,19,20,21,68,22,23,26,27,28,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,66,67,69,70,71,72,73,33]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F32FU_80_	PQ[80]	TYP["DIC"]
	IN[71,73,68]
	OUT[24,25,26,27,72,36,37,38,39,40,41,42,43,28,29,30,31,32,33,34,35,23,22]
	BI[74,75,76,77,78,79,80,1,60,61,62,63,64,65,66,67,18,19,21,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F32FU_80_	PQ[80]	TYP["DIC"]
	IN[71,73,68]
	OUT[24,25,26,27,72,36,37,38,39,40,41,42,43,28,29,30,31,32,33,34,35,23,22]
	BI[74,75,76,77,78,79,80,1,60,61,62,63,64,65,66,67,18,19,21,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F32CFU_80_	PQ[80]	TYP["DIC"]
	IN[71,73,68]
	OUT[24,25,26,27,72,36,37,38,39,40,41,42,43,28,29,30,31,32,33,34,35,23,22]
	BI[74,75,76,77,78,79,80,1,60,61,62,63,64,65,66,67,18,19,21,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F32CFU_80_	PQ[80]	TYP["DIC"]
	IN[71,73,68]
	OUT[24,25,26,27,72,36,37,38,39,40,41,42,43,28,29,30,31,32,33,34,35,23,22]
	BI[74,75,76,77,78,79,80,1,60,61,62,63,64,65,66,67,18,19,21,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F32PU_100_	PQ[100]	TYP["DIC"]
	IN[89,91,29,86,100]
	OUT[34,35,36,37,90,30,46,74,75,62,63,64,65,76,77,47,48,49,50,51,52,53,38,39,40,41,42,43,44,45,32,31]
	BI[92,93,94,95,96,97,98,99,78,79,80,81,82,83,84,85,19,20,68,21,22,23,26,27,28,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,54,55,56,57,58,59,60,61,66,67,69,70,71,72,73,33]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F32PU_100_	PQ[100]	TYP["DIC"]
	IN[89,91,29,86,100]
	OUT[34,35,36,37,90,30,46,74,75,62,63,64,65,76,77,47,48,49,50,51,52,53,38,39,40,41,42,43,44,45,32,31]
	BI[92,93,94,95,96,97,98,99,78,79,80,81,82,83,84,85,19,20,68,21,22,23,26,27,28,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,54,55,56,57,58,59,60,61,66,67,69,70,71,72,73,33]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F32CPU_100_	PQ[100]	TYP["DIC"]
	IN[89,91,29,86,100]
	OUT[34,35,36,37,90,30,46,74,75,62,63,64,65,76,77,47,48,49,50,51,52,53,38,39,40,41,42,43,44,45,32,31]
	BI[92,93,94,95,96,97,98,99,78,79,80,81,82,83,84,85,19,20,68,21,22,23,26,27,28,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,54,55,56,57,58,59,60,61,66,67,69,70,71,72,73,33]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F32CPU_100_	PQ[100]	TYP["DIC"]
	IN[89,91,29,86,100]
	OUT[34,35,36,37,90,30,46,74,75,62,63,64,65,76,77,47,48,49,50,51,52,53,38,39,40,41,42,43,44,45,32,31]
	BI[92,93,94,95,96,97,98,99,78,79,80,81,82,83,84,85,19,20,68,21,22,23,26,27,28,2,3,4,5,6,7,8,9,11,12,13,14,15,16,17,18,54,55,56,57,58,59,60,61,66,67,69,70,71,72,73,33]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F4DW_28_	PQ[28]	TYP["DIC"]
	IN[1,19,18,3,17]
	OUT[16,5,6,2,4]
	BI[9,10,11,20,21,22,23,24,25,26,27,7,8,12,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F4CDW_28_	PQ[28]	TYP["DIC"]
	IN[1,19,18,3,17]
	OUT[16,5,6,2,4]
	BI[9,10,11,20,21,22,23,24,25,26,27,7,8,12,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F4DW_28_	PQ[28]	TYP["DIC"]
	IN[1,19,18,3,17]
	OUT[16,5,6,2,4]
	BI[9,10,11,20,21,22,23,24,25,26,27,7,8,12,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F4FB_44_	PQ[44]	TYP["DIC"]
	IN[24,22,42,44]
	OUT[21,43,1,2]
	BI[25,5,7,9,10,11,12,13,14,27,29,33,34,35,8,6,4,41,40,39,38,37,15,16,17,18,19,26,31,32,28,30,23,3]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F4CFB_44_	PQ[44]	TYP["DIC"]
	IN[24,22,42,44]
	OUT[21,43,1,2]
	BI[25,5,7,9,10,11,12,13,14,27,29,33,34,35,8,6,4,41,40,39,38,37,15,16,17,18,19,26,31,32,28,30,23,3]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F4FB_44_	PQ[44]	TYP["DIC"]
	IN[24,22,42,44]
	OUT[21,43,1,2]
	BI[25,5,7,9,10,11,12,13,14,27,29,33,34,35,8,6,4,41,40,39,38,37,15,16,17,18,19,26,31,32,28,30,23,3]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F4P_28_	PQ[28]	TYP["DIC"]
	IN[1,19,18,3,17]
	OUT[16,5,6,2,4]
	BI[9,10,11,20,21,22,23,24,25,26,27,7,8,12,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F4CP_28_	PQ[28]	TYP["DIC"]
	IN[1,19,18,3,17]
	OUT[16,5,6,2,4]
	BI[9,10,11,20,21,22,23,24,25,26,27,7,8,12,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F4P_28_	PQ[28]	TYP["DIC"]
	IN[1,19,18,3,17]
	OUT[16,5,6,2,4]
	BI[9,10,11,20,21,22,23,24,25,26,27,7,8,12,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F8_56_	PQ[56]	TYP["DIC"]
	IN[7,10,9,33,34,49]
	OUT[6,32,48,50,51]
	BI[14,13,12,11,22,21,20,19,18,17,16,15,5,4,3,2,1,56,55,54,47,46,45,44,43,30,29,28,27,26,25,24,23,42,41,40,39,38,37,36,35,8]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F8_56_	PQ[56]	TYP["DIC"]
	IN[7,10,9,33,34,49]
	OUT[6,32,48,50,51]
	BI[14,13,12,11,22,21,20,19,18,17,16,15,5,4,3,2,1,56,55,54,47,46,45,44,43,30,29,28,27,26,25,24,23,42,41,40,39,38,37,36,35,8]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05F8_64_	PQ[64]	TYP["DIC"]
	IN[62,2,1,29,30,48]
	OUT[61,28,47,49,50]
	BI[14,10,9,8,7,6,5,4,3,18,17,16,15,13,12,11,60,59,58,57,56,55,54,53,46,45,44,43,42,41,40,39,26,25,24,23,22,21,20,19,38,37,36,35,34,33,32,31,64,63]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705F8_64_	PQ[64]	TYP["DIC"]
	IN[62,2,1,29,30,48]
	OUT[61,28,47,49,50]
	BI[14,10,9,8,7,6,5,4,3,18,17,16,15,13,12,11,60,59,58,57,56,55,54,53,46,45,44,43,42,41,40,39,26,25,24,23,22,21,20,19,38,37,36,35,34,33,32,31,64,63]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC05G1_56_	PQ[56]	TYP["DIC"]
	IN[34,32,35,37,28,42,43,44,45,36,15,33,40,41]
	OUT[38,31,30,16]
	BI[47,48,49,50,51,52,53,54,17,18,19,20,21,22,23,24,55,56,1,2,3,4,5,6,14,13,12,11,10,9,8,7,25,26,27]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705G1_56_	PQ[56]	TYP["DIC"]
	IN[34,32,35,37,28,42,43,44,45,36,15,33,40,41]
	OUT[38,31,30,16]
	BI[47,48,49,50,51,52,53,54,17,18,19,20,21,22,23,24,55,56,1,2,3,4,5,6,14,13,12,11,10,9,8,7,25,26,27]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05G1_64_	PQ[64]	TYP["DIC"]
	IN[31,29,32,24,40,41,42,43,34,10,30,38,39,35]
	OUT[28,27,11,36]
	BI[45,46,48,49,50,51,52,54,12,13,14,15,16,17,18,19,55,56,57,58,59,60,62,63,9,8,7,6,4,3,2,64,47,53,61,1,5,21,26,33,20,22,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705G1_64_	PQ[64]	TYP["DIC"]
	IN[31,29,32,24,40,41,42,43,34,10,30,38,39,35]
	OUT[28,27,11,36]
	BI[45,46,48,49,50,51,52,54,12,13,14,15,16,17,18,19,55,56,57,58,59,60,62,63,9,8,7,6,4,3,2,64,47,53,61,1,5,21,26,33,20,22,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05G3_80_	PQ[80]	TYP["DIC"]
	IN[6,7,8,9,10,11,12,13,80,79,78,77,21,5,4,3,2,20,17,14,15,18]
	OUT[22,73,74,75,76,19]
	BI[23,24,25,26,27,28,29,30,39,40,41,42,43,44,45,46,48,49,50,51,52,53,54,55,56,57,58,59,61,62,63,64,31,32,33,34,35,36,37,38,65,66,67,68,69,70,71,72]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705G4_80_	PQ[80]	TYP["DIC"]
	IN[6,7,8,9,10,11,12,13,80,79,78,77,21,5,4,3,2,20,17,14,15,18]
	OUT[22,73,74,75,76,19]
	BI[23,24,25,26,27,28,29,30,39,40,41,42,43,44,45,46,48,49,50,51,52,53,54,55,56,57,58,59,61,62,63,64,31,32,33,34,35,36,37,38,65,66,67,68,69,70,71,72]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J1ADW_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J1AP_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J3P_20_	PQ[20]	TYP["DIC"]
	IN[19,1,2,20]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,3,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J3CP_20_	PQ[20]	TYP["DIC"]
	IN[19,1,2,20]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,3,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J5DW_16_	PQ[16]	TYP["DIC"]
	IN[13,2]
	OUT[1]
	BI[12,11,10,9,7,6,5,4,8,16,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J5DW_20_	PQ[20]	TYP["DIC"]
	IN[16,3]
	OUT[2]
	BI[15,14,13,12,8,7,6,5,9,20,4,1,10,11,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J5P_16_	PQ[16]	TYP["DIC"]
	IN[13,2]
	OUT[1]
	BI[12,11,10,9,7,6,5,4,8,16,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05J5P_20_	PQ[20]	TYP["DIC"]
	IN[16,3]
	OUT[2]
	BI[15,14,13,12,8,7,6,5,9,20,4,1,10,11,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05JB2_20_	PQ[20]	TYP["DIC"]
	IN[10,19]
	OUT[16,18]
	BI[15,14,2,3,4,5,6,11,12,13,7,8,9,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05JJ6DW_20_	PQ[20]	TYP["DIC"]
	IN[14,17,15]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05JJ6CDW_20_	PQ[20]	TYP["DIC"]
	IN[14,17,15]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05JJ6P_20_	PQ[20]	TYP["DIC"]
	IN[14,17,15]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05JJ6CP_20_	PQ[20]	TYP["DIC"]
	IN[14,17,15]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05JP6P_28_	PQ[28]	TYP["DIC"]
	IN[18,25,19]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K0CDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K0DW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K0VDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K1CDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K1DW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K1VDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705K0DW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705K1CDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705K1DW_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K0CP_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K0P_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K0VP_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K1CP_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K1P_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K1VP_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705K0P_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705K0S_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705K1CP_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705K1CS_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705K1P_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705K1S_16_	PQ[16]	TYP["DIC"]
	IN[4,16]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K3DW_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K3CDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K3P_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05K3CP_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L16FU_80_	PQ[80]	TYP["DIC"]
	IN[21,31,32,33,34,35,36,37,38,20,15,14,13,18]
	OUT[51,50,49,48,52,53,63,64,65,66,67,68,69,70,71,72,54,80,73,74,75,76,77,78,79,2,3,55,4,5,6,7,8,11,9,10,12,56,57,58,59,61,62,22,19]
	BI[23,24,25,26,27,28,29,30,39,40,41,42,43,44,45,46]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L16FU_80_	PQ[80]	TYP["DIC"]
	IN[21,31,32,33,34,35,36,37,38,20,15,14,13,18]
	OUT[51,50,49,48,52,53,63,64,65,66,67,68,69,70,71,72,54,80,73,74,75,76,77,78,79,2,3,55,4,5,6,7,8,11,9,10,12,56,57,58,59,61,62,22,19]
	BI[23,24,25,26,27,28,29,30,39,40,41,42,43,44,45,46]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L1B_56_	PQ[56]	TYP["DIC"]
	IN[18,46,37,38,39,40,41,42,43,44,16,15,45,48]
	OUT[47,13,14,12,11,10,9,8,7,54,53,52,51,50,49,6,5,4,3,2,1,56,55]
	BI[19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L1B_56_	PQ[56]	TYP["DIC"]
	IN[18,46,37,38,39,40,41,42,43,44,16,15,45,48]
	OUT[47,13,14,12,11,10,9,8,7,54,53,52,51,50,49,6,5,4,3,2,1,56,55]
	BI[19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L1K_56_	PQ[56]	TYP["DIC"]
	IN[18,46,37,38,39,40,41,42,43,44,16,15,45,48]
	OUT[47,13,14,12,11,10,9,8,7,54,53,52,51,50,49,6,5,4,3,2,1,56,55]
	BI[19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L1FU_64_	PQ[64]	TYP["DIC"]
	IN[12,44,35,36,37,38,39,40,41,42,9,10,43,46]
	OUT[45,7,8,6,5,4,3,2,1,54,53,52,51,48,47,62,61,60,59,58,57,56,55]
	BI[13,14,15,16,19,20,21,22,25,26,27,28,29,30,33,34,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L1FU_64_	PQ[64]	TYP["DIC"]
	IN[12,44,35,36,37,38,39,40,41,42,9,10,43,46]
	OUT[45,7,8,6,5,4,3,2,1,54,53,52,51,48,47,62,61,60,59,58,57,56,55]
	BI[13,14,15,16,19,20,21,22,25,26,27,28,29,30,33,34,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L1FZ_64_	PQ[64]	TYP["DIC"]
	IN[12,44,35,36,37,38,39,40,41,42,9,10,43,46]
	OUT[45,7,8,6,5,4,3,2,1,54,53,52,51,48,47,62,61,60,59,58,57,56,55]
	BI[13,14,15,16,19,20,21,22,25,26,27,28,29,30,33,34,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L25FA_48_	PQ[48]	TYP["DIC"]
	IN[10,16,14]
	OUT[8,7,6,5,4,43,42,41,40,39,38,37,3,2,1,48,47,46,45,44,11,13]
	BI[17,18,19,20,21,22,23,24,29,30,31,32,33,34,35,36,25,26,27,28]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L25PB_52_	PQ[52]	TYP["DIC"]
	IN[10,17,15]
	OUT[8,7,6,5,4,46,45,44,43,42,41,40,3,2,1,51,50,49,48,47,11,14]
	BI[18,19,20,21,22,23,24,25,31,32,33,34,35,36,37,38,27,28,29,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L4B_64_	PQ[64]	TYP["DIC"]
	IN[20,22,8,6,5,10]
	OUT[63,64,41,42,51,52,53,54,55,56,57,58,59,60,43,61,62,44,45,46,47,48,49,50,23,9]
	BI[25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,11,12,13,14,15,16,17,18,7,4,3,2,1,21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L4B_64_	PQ[64]	TYP["DIC"]
	IN[20,22,8,6,5,10]
	OUT[63,64,41,42,51,52,53,54,55,56,57,58,59,60,43,61,62,44,45,46,47,48,49,50,23,9]
	BI[25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,11,12,13,14,15,16,17,18,7,4,3,2,1,21]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L4FN_68_	PQ[68]	TYP["DIC"]
	IN[5,7,59,57,56,63]
	OUT[50,51,28,29,38,39,40,41,42,43,44,45,46,47,30,48,49,31,32,33,34,35,36,37,8,62]
	BI[11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,64,65,66,67,68,1,2,3,58,55,54,53,52,6]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L4FN_68_	PQ[68]	TYP["DIC"]
	IN[5,7,59,57,56,63]
	OUT[50,51,28,29,38,39,40,41,42,43,44,45,46,47,30,48,49,31,32,33,34,35,36,37,8,62]
	BI[11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,64,65,66,67,68,1,2,3,58,55,54,53,52,6]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05L4FU_64_	PQ[64]	TYP["DIC"]
	IN[60,62,48,46,45,50]
	OUT[39,40,17,18,27,28,29,30,31,32,33,34,35,36,19,37,38,20,21,22,23,24,25,26,63,49]
	BI[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,51,52,53,54,55,56,57,58,47,44,43,42,41,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L4FU_64_	PQ[64]	TYP["DIC"]
	IN[60,62,48,46,45,50]
	OUT[39,40,17,18,27,28,29,30,31,32,33,34,35,36,19,37,38,20,21,22,23,24,25,26,63,49]
	BI[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,51,52,53,54,55,56,57,58,47,44,43,42,41,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P18AP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25]
	OUT[26,24]
	BI[1,10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P18DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P1ADW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P2CFN_32_	PQ[32]	TYP["DIC"]
	IN[27,29,28]
	OUT[30]
	BI[26,24,23,22,21,20,19,18,7,6,5,4,3,2,1,31,17,15,14,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P2FN_32_	PQ[32]	TYP["DIC"]
	IN[27,29,28]
	OUT[30]
	BI[26,24,23,22,21,20,19,18,7,6,5,4,3,2,1,31,17,15,14,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P2CP_28_	PQ[28]	TYP["DIC"]
	IN[27,1,28]
	OUT[2]
	BI[26,25,24,23,22,21,20,19,10,9,7,8,6,5,4,3,18,17,16,15,14,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P2P_28_	PQ[28]	TYP["DIC"]
	IN[27,1,28]
	OUT[2]
	BI[26,25,24,23,22,21,20,19,10,9,7,8,6,5,4,3,18,17,16,15,14,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P2DW_28_	PQ[28]	TYP["DIC"]
	IN[27,1,28]
	OUT[2]
	BI[26,25,24,23,22,21,20,19,10,9,7,8,6,5,4,3,18,17,16,15,14,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P4AP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P4DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P7DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P4P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P7P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6CDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6MDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6VDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6CDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6MDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6VDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P6CDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P6DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6CP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6CS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6MP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6MS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6S_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6VP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P6VS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6CP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6CS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6MP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6MS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6S_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6VP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6VS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P6CP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P6P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P8DW_28_	PQ[28]	TYP["DIC"]
	IN[27,1,28,14,13]
	OUT[2]
	BI[4,26,25,24,23,22,21,20,19,10,9,8,7,6,5,3,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P8P_28_	PQ[28]	TYP["DIC"]
	IN[27,1,28,14,13]
	OUT[2]
	BI[4,26,25,24,23,22,21,20,19,10,9,8,7,6,5,3,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P9ACP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P9AP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P9AVP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P9AMP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P9DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P9CDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P9DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,1,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05P9P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9CP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9CS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9MP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9MS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9S_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9VP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9VS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P9CP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P9CS_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P9P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705P9S_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC16P_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24]
	OUT[23,27]
	BI[9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18,19,20]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC8P_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24]
	OUT[23,27]
	BI[9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18,19,20]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC17DW_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24,19,20]
	OUT[23,27]
	BI[9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC17P_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24,19,20]
	OUT[23,27]
	BI[9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC18DW_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24]
	OUT[23,27]
	BI[19,20,9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC18FN_44_	PQ[44]	TYP["DIC"]
	IN[41,35,44,38]
	OUT[43,37]
	BI[15,16,27,19,20,21,22,24,25,2,3,4,5,8,9,10,11,26,30,31,32,33,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC18P_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24]
	OUT[23,27]
	BI[19,20,9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC8FN_44_	PQ[44]	TYP["DIC"]
	IN[41,35,44,38]
	OUT[43,37]
	BI[15,16,27,19,20,21,22,24,25,2,3,4,5,8,9,10,11,26,30,31,32,33,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05RC16FN_44_	PQ[44]	TYP["DIC"]
	IN[41,35,44,38]
	OUT[43,37]
	BI[15,16,27,19,20,21,22,24,25,2,3,4,5,8,9,10,11,26,30,31,32,33,13,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05SR3_42_	PQ[42]	TYP["DIC"]
	IN[4,6,3,9]
	OUT[7]
	BI[34,25,35,36,37,38,39,40,41,26,27,28,29,30,31,32,33,10,11,12,13,14,15,16,17,24,23,22,21,20,19,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05SR3_44_	PQ[44]	TYP["DIC"]
	IN[9,11,8,14]
	OUT[12]
	BI[42,43,44,1,2,3,4,5,31,35,36,37,38,39,40,41,15,16,17,18,19,20,21,22,30,29,28,27,26,25,24,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05T16_56_	PQ[56]	TYP["DIC"]
	IN[14,51,45,38,42,53,15,46]
	OUT[48,47,49,50,43,52]
	BI[31,30,29,28,27,26,25,24,16,17,18,19,20,21,22,23,40,39,37,36,35,34,33,32,54,55,56,9,1,2,3,4,5,6,7,8,10,11,12,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705T16_56_	PQ[56]	TYP["DIC"]
	IN[14,51,45,38,42,53,15,46]
	OUT[48,47,49,50,43,52]
	BI[31,30,29,28,27,26,25,24,16,17,18,19,20,21,22,23,40,39,37,36,35,34,33,32,54,55,56,9,1,2,3,4,5,6,7,8,10,11,12,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05T1FN_44_	PQ[44]	TYP["DIC"]
	IN[26,3,43,41,28,2,29,27]
	OUT[44]
	BI[13,12,11,10,9,8,7,6,30,31,32,33,34,35,36,37,38,40,42,4,5,15,16,17,18,19,20,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05T2FN_44_	PQ[44]	TYP["DIC"]
	IN[26,3,43,41,28,2,29,27]
	OUT[44]
	BI[13,12,11,10,9,8,7,6,30,31,32,33,34,35,36,37,38,40,42,4,5,15,16,17,18,19,20,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05T1P_40_	PQ[40]	TYP["DIC"]
	IN[23,2,40,37,22,25,1,24]
	OUT[39]
	BI[12,11,10,9,8,7,6,5,27,28,29,30,31,32,33,34,35,36,38,3,4,13,14,15,16,17,21,26,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05T2P_40_	PQ[40]	TYP["DIC"]
	IN[23,2,40,37,22,25,1,24]
	OUT[39]
	BI[12,11,10,9,8,7,6,5,27,28,29,30,31,32,33,34,35,36,38,3,4,13,14,15,16,17,21,26,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05V12CFN_68_	PQ[68]	TYP["DIC"]
	IN[22,9,6,50,51,52,53,54,19,4,36,35,56,55]
	OUT[30,31,32,33,37,38,39,40,27,28,29,23,24,25,41,42,43,47,46,45,5,18,34]
	BI[65,66,67,68,1,2,3,10,11,12,13,14,15,16,17,57,58,59,60,61,62,63,64]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05X16FU_64_	PQ[64]	TYP["DIC"]
	IN[31,36,55,28,24,23,22,21,19,15,14,13,5,34,35,12,7,18,17]
	OUT[29,32,33,8,9,11,10,46,45,57]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05X16CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,36,55,28,24,23,22,21,19,15,14,13,5,34,35,12,7,18,17]
	OUT[29,32,33,8,9,11,10,46,45,57]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05X32FU_64_	PQ[64]	TYP["DIC"]
	IN[31,36,55,28,24,23,22,21,19,15,14,13,5,34,35,12,7,18,17]
	OUT[29,32,33,8,9,11,10,46,45,57]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05X32CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,36,55,28,24,23,22,21,19,15,14,13,5,34,35,12,7,18,17]
	OUT[29,32,33,8,9,11,10,46,45,57]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AB0_100_	PQ[100]	TYP["DIC"]
	IN[2,95,66,3,81]
	OUT[64,65,11,12,40,41,42,61,62,63,13,14,15,16,36,37,38,39,94,67,68,52,53,54,55,56,57,58,59]
	BI[10,83,84,85,86,87,88,89,44,45,46,47,48,49,50,51,96,97,98,99,1,100,69,70,73,74,77,78,79,80,22,23,24,25,26,27,28,29,4,5,6,7,8,20,21,32,33,34,75,76]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AB16_64_	PQ[64]	TYP["DIC"]
	IN[2,59,3,54]
	OUT[58]
	BI[26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,60,61,62,63,1,64,42,43,46,47,50,51,52,53,13,14,15,16,17,18,19,20,4,5,6,7,8,11,12,24,25,48,49,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AB32_64_	PQ[64]	TYP["DIC"]
	IN[2,59,3,54]
	OUT[58]
	BI[26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,60,61,62,63,1,64,42,43,46,47,50,51,52,53,13,14,15,16,17,18,19,20,4,5,6,7,8,11,12,24,25,48,49,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AS20FN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50]
	OUT[16,2]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC08AS20CFN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50]
	OUT[16,2]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC08AS20VFN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50]
	OUT[16,2]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC08AS32FN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50]
	OUT[16,2]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC08AS32CFN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50]
	OUT[16,2]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC08AS32VFN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50]
	OUT[16,2]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC08AZ0_100_	PQ[100]	TYP["DIC"]
	IN[18,2,95,66,3,81]
	OUT[19,64,65,11,12,40,41,42,61,62,63,13,14,15,16,36,37,38,39,10,94,67,68]
	BI[83,84,85,86,87,88,89,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,96,97,98,99,1,100,69,70,73,74,77,78,79,80,22,23,24,25,26,27,28,29,4,5,6,7,8,20,21,32,33,34,75,76]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AZ16_64_	PQ[64]	TYP["DIC"]
	IN[45,9,2,59,3,54]
	OUT[10,58]
	BI[26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,60,61,62,63,1,64,42,43,46,47,50,51,52,53,13,14,15,16,17,18,19,20,4,5,6,7,8,11,12,24,25,48,49,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AZ24_64_	PQ[64]	TYP["DIC"]
	IN[9,2,59,3,54]
	OUT[10,58]
	BI[26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,60,61,62,63,1,64,42,43,46,47,50,51,52,53,13,14,15,16,17,18,19,20,4,5,6,7,8,11,12,24,25,48,49,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08AZ32_64_	PQ[64]	TYP["DIC"]
	IN[45,2,59,8,54]
	OUT[9,58]
	BI[10,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,60,61,62,63,1,64,42,43,46,47,50,51,52,53,13,14,15,16,17,18,19,20,4,5,6,7,11,12,24,25,48,49,23,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC08LN56_144_	PQ[144]	TYP["DIC"]
	IN[35,36,37,38,44]
	OUT[19,18,9,8,7,6,5,4,92,93,94,95,17,96,97,98,99,100,101,102,103,104,105,16,106,107,15,14,13,12,11,10,3,2,137,136,135,134,133,132,131,130,129,128,1,126,125,124,123,122,121,120,119,118,144,117,116,115,114,113,112,111,110,109,108,143,141,142,140,139,138]
	BI[57,67,68,69,70,71,72,73,74,45,46,47,48,49,50,51,52,83,84,85,86,87,88,89,53,54,55,56,58,59,60,61,75,76,77,78,79,80,81,82,63,64,65,66,34]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC708LN56_144_	PQ[144]	TYP["DIC"]
	IN[35,36,37,38,44]
	OUT[19,18,9,8,7,6,5,4,92,93,94,95,17,96,97,98,99,100,101,102,103,104,105,16,106,107,15,14,13,12,11,10,3,2,137,136,135,134,133,132,131,130,129,128,1,126,125,124,123,122,121,120,119,118,144,117,116,115,114,113,112,111,110,109,108,143,141,142,140,139,138]
	BI[57,67,68,69,70,71,72,73,74,45,46,47,48,49,50,51,52,83,84,85,86,87,88,89,53,54,55,56,58,59,60,61,75,76,77,78,79,80,81,82,63,64,65,66,34]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11F1CPU2_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1CPU3_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1CPU4_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1MPU2_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1MPU3_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1VPU2_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1VPU3_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1VPU4_80_	PQ[80]	TYP["DIC"]
	IN[36,52,32,18,23,25,27,19,24,26,28,30,29,51]
	OUT[39,34,13,9,8,7,6,5,4,3,17,16,15,14,12,11,10,37,78]
	BI[33,77,76,75,74,73,72,71,70,40,43,44,45,46,47,48,49,63,64,65,66,67,68,62,59,58,57,56,54,55,53,35,50]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC705B32B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,16,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B32CB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,16,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5B_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,16,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5CB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,16,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5MB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,16,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705B5VB_56_	PQ[56]	TYP["DIC"]
	IN[20,17,15,14,13,12,10,4,3,2,53,19,23,24,16,8,9]
	OUT[18,21,22,54,1,56,55]
	BI[32,31,30,29,28,27,26,25,41,40,39,38,37,36,34,33,52,51,49,48,47,46,45,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BD7_40_	PQ[40]	TYP["DIC"]
	IN[8,39,15,4,40]
	OUT[7]
	BI[23,22,21,20,19,18,17,16,14,13,12,11,10,9,26,27,28,29,30,31,32,33,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705BD7_42_	PQ[42]	TYP["DIC"]
	IN[9,41,16,4,42]
	OUT[8]
	BI[6,24,23,22,21,20,19,18,17,15,14,13,12,11,10,27,28,37,29,30,31,32,33,34,25,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C5P_40_	PQ[40]	TYP["DIC"]
	IN[2,39,3,1,37]
	OUT[38]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,29,30,31,32,33,34,35,36]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C8ACFS_44_	PQ[44]	TYP["DIC"]
	IN[2,43,39,41,4]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,17,19,20,21,31,30,29,28,27,26,25,32,33,34,35,36,37,24,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C9ACB_42_	PQ[42]	TYP["DIC"]
	IN[2,41,39,1]
	OUT[40,37]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,17,18,19,20,30,29,28,26,25,24,23,22,31,32,33,34,35,36,38]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C9ACFN_44_	PQ[44]	TYP["DIC"]
	IN[2,43,41,1]
	OUT[42,38]
	BI[12,11,10,9,8,7,6,5,13,14,15,16,18,19,20,21,31,30,29,28,27,26,25,24,32,33,34,35,36,37,40]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705C9ACP_40_	PQ[40]	TYP["DIC"]
	IN[2,39,37]
	OUT[38,35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,29,30,31,32,33,34,36,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705CJ4_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,33,34,41,35]
	OUT[36,43]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CJ5_44_	PQ[44]	TYP["DIC"]
	IN[42,37,27,28,29,30,31,32,33,34,41,35]
	OUT[36,43]
	BI[7,6,5,4,3,2,1,44,8,9,10,11,12,13,14,15,26,25,24,23,21,20,19,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705CL48_112_	PQ[112]	TYP["DIC"]
	IN[69,70,68,67,59,62,65,64,66,61]
	OUT[50,49,38,37,36,35,34,33,32,31,30,26,48,25,24,23,22,21,20,19,18,17,16,47,15,14,13,12,11,10,9,8,7,6,44,5,4,3,2,111,43,42,41,40,39,63,29,1,27,112,46,60]
	BI[95,96,105,106,107,108,109,110,97,98,99,100,101,102,103,104,51,52,53,54,55,56,57,58,73,74,75,76,77,78,79,80,91,90,89,88,87,86,85,82]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05CL48_112_	PQ[112]	TYP["DIC"]
	IN[69,70,68,67,59,62,65,64,66,61]
	OUT[50,49,38,37,36,35,34,33,32,31,30,26,48,25,24,23,22,21,20,19,18,17,16,47,15,14,13,12,11,10,9,8,7,6,44,5,4,3,2,111,43,42,41,40,39,63,29,1,27,112,46,60]
	BI[95,96,105,106,107,108,109,110,97,98,99,100,101,102,103,104,51,52,53,54,55,56,57,58,73,74,75,76,77,78,79,80,91,90,89,88,87,86,85,82]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705CT4FB_44_	PQ[44]	TYP["DIC"]
	IN[17,14,40,19,39,28]
	OUT[20,15,16]
	TRI[15,16]
	BI[4,3,2,1,44,43,42,41,5,6,7,8,9,10,11,12,36,35,34,33,32,31,30,29,21,22,23,24,25,26,27]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705E1DW_28_	PQ[28]	TYP["DIC"]
	IN[1,3,2,27,28]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,9,10,8,7,6,5,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705E1P_28_	PQ[28]	TYP["DIC"]
	IN[1,3,2,27,28]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,10,9,8,7,6,5,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705E1S_28_	PQ[28]	TYP["DIC"]
	IN[1,3,2,27,28]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,10,9,8,7,6,5,18,17,16,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705E5DW_28_	PQ[28]	TYP["DIC"]
	IN[1,3]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,10,9,8,7,6,5,18,17,16,15,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705E5P_28_	PQ[28]	TYP["DIC"]
	IN[1,3]
	OUT[4]
	BI[26,25,24,23,22,21,20,19,12,11,10,9,8,7,6,5,18,17,16,15,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705H2FN_44_	PQ[44]	TYP["DIC"]
	IN[32,35,31,34,14,13,12,11,2,44,1,37,29,41,39,27]
	OUT[15,36,28,38,30,43,26]
	BI[10,9,8,7,6,5,4,3,23,22,21,20,19,18,17,16,24,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705H2P_40_	PQ[40]	TYP["DIC"]
	IN[30,32,31,14,13,12,11,15,28,2,39,1,34,37]
	OUT[29,33,35,40,27,26]
	BI[10,9,8,7,6,5,4,3,21,20,19,18,17,16,22,23,24]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705J2DW_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705J1ADW_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705J2P_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705J2S_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705J1AP_20_	PQ[20]	TYP["DIC"]
	IN[19,1,20]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JB2_20_	PQ[20]	TYP["DIC"]
	IN[10,19]
	OUT[16,18]
	BI[15,14,2,3,4,5,6,11,12,13,7,8,9,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JJ7CDW_20_	PQ[20]	TYP["DIC"]
	IN[14,17]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SJ7CDW_20_	PQ[20]	TYP["DIC"]
	IN[14,17]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JJ7CP_20_	PQ[20]	TYP["DIC"]
	IN[14,17]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JJ7CS_20_	PQ[20]	TYP["DIC"]
	IN[14,17]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SJ7CP_20_	PQ[20]	TYP["DIC"]
	IN[14,17]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SJ7CS_20_	PQ[20]	TYP["DIC"]
	IN[14,17]
	OUT[16]
	BI[13,12,11,10,9,8,20,1,2,3,4,5,6,7,15]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JP7CDW_28_	PQ[28]	TYP["DIC"]
	IN[18,25]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SP7CDW_28_	PQ[28]	TYP["DIC"]
	IN[18,25]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JP7CP_28_	PQ[28]	TYP["DIC"]
	IN[18,25]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705JP7CS_28_	PQ[28]	TYP["DIC"]
	IN[18,25]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SP7CP_28_	PQ[28]	TYP["DIC"]
	IN[18,25]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SP7CS_28_	PQ[28]	TYP["DIC"]
	IN[18,25]
	OUT[24]
	BI[17,16,15,14,13,12,28,1,2,3,4,5,10,11,20,21,22,23,6,7,8,9,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L4FS_68_	PQ[68]	TYP["DIC"]
	IN[5,7,59,57,56,63]
	OUT[50,51,28,29,38,39,40,41,42,43,44,45,46,47,30,48,49,31,32,33,34,35,36,37,8,62]
	BI[11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,64,65,66,67,68,1,2,3,58,55,54,53,52,6]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705L5FU_80_	PQ[80]	TYP["DIC"]
	IN[21,31,32,33,34,35,36,37,38,45,46,20,15,14,13,18]
	OUT[51,50,49,48,52,53,63,64,65,66,67,68,69,70,71,72,54,80,73,74,75,76,77,78,79,2,3,55,4,5,6,7,8,9,10,11,12,56,57,58,59,61,62,22,19]
	BI[23,24,25,26,27,28,29,30,39,40,41,42,43,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!XC68HC705L5FU_80_	PQ[80]	TYP["DIC"]
	IN[21,31,32,33,34,35,36,37,38,45,46,20,15,14,13,18]
	OUT[51,50,49,48,52,53,63,64,65,66,67,68,69,70,71,72,54,80,73,74,75,76,77,78,79,2,3,55,4,5,6,7,8,9,10,11,12,56,57,58,59,61,62,22,19]
	BI[23,24,25,26,27,28,29,30,39,40,41,42,43,44]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4DW_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4CDW_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4VDW_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4MDW_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4P_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4CP_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4VP_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4MP_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4S_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4CS_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705MC4VS_28_	PQ[28]	TYP["DIC"]
	IN[10,8]
	OUT[7]
	BI[25,26,27,28,1,2,3,5,21,22,23,24,11,12,13,14,15,16,17,18,19,20,9]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6ACDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,12,11,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P6ACP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,12,11,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9CDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9DW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9MDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705P9VDW_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25,1]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,11,12,13,22,21,20,19,18,17,16,15,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705RC17DW_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24,19,20]
	OUT[23,27]
	BI[9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705RC17P_28_	PQ[28]	TYP["DIC"]
	IN[25,21,28,24,19,20]
	OUT[23,27]
	BI[9,10,11,12,13,14,15,16,1,2,3,4,5,6,7,8,17,18]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705SR3_40_	PQ[40]	TYP["DIC"]
	IN[3,5,2,8]
	OUT[6]
	BI[33,24,34,23,35,36,37,38,39,40,25,26,27,28,29,30,31,32,9,10,11,12,13,14,15,16,22,21,20,19,18,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05SR3_40_	PQ[40]	TYP["DIC"]
	IN[3,5,2,8]
	OUT[6]
	BI[33,24,34,23,35,36,37,38,39,40,25,26,27,28,29,30,31,32,9,10,11,12,13,14,15,16,22,21,20,19,18,17]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705V12CFN_68_	PQ[68]	TYP["DIC"]
	IN[22,9,6,50,51,52,53,54,19,36,35,56,55]
	OUT[37,38,39,40,30,31,32,33,27,28,29,23,24,25,41,42,43,47,46,45,5,18,34]
	BI[65,66,67,68,1,2,3,10,11,12,13,14,15,16,17,57,58,59,60,61,62,63,64,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705V8_56_	PQ[56]	TYP["DIC"]
	IN[6,4,28,29,30,35,36,37,38,39,31,34,25]
	OUT[3,56]
	BI[21,20,48,49,50,51,52,53,54,55,11,12,13,14,15,16,17,18,40,41,42,43,44,45,46,47,10,9,8,7,5]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05V7_56_	PQ[56]	TYP["DIC"]
	IN[6,4,28,29,30,35,36,37,38,39,31,34,25]
	OUT[3,56]
	BI[21,20,48,49,50,51,52,53,54,55,11,12,13,14,15,16,17,18,40,41,42,43,44,45,46,47,10,9,8,7,5]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705V8_64_	PQ[64]	TYP["DIC"]
	IN[64,62,22,27,28,33,34,35,36,37,23,24,25,26,38,39,40,41,29,32,19]
	OUT[61,58]
	BI[15,14,50,51,52,53,54,55,56,57,5,6,7,8,9,10,11,12,42,43,44,45,46,47,48,49,4,3,2,1,63]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05V7_64_	PQ[64]	TYP["DIC"]
	IN[64,62,22,27,28,33,34,35,36,37,23,24,25,26,38,39,40,41,29,32,19]
	OUT[61,58]
	BI[15,14,50,51,52,53,54,55,56,57,5,6,7,8,9,10,11,12,42,43,44,45,46,47,48,49,4,3,2,1,63]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705V8_68_	PQ[68]	TYP["DIC"]
	IN[8,6,32,37,38,44,45,46,47,48,33,34,35,36,49,50,51,52,39,42,29]
	OUT[5,2]
	BI[24,23,62,63,64,65,66,67,68,1,14,15,16,17,18,19,20,21,53,54,55,56,57,58,59,60,13,12,11,10,7]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC05V8_68_	PQ[68]	TYP["DIC"]
	IN[8,6,32,37,38,44,45,46,47,48,33,34,35,36,49,50,51,52,39,42,29]
	OUT[5,2]
	BI[24,23,62,63,64,65,66,67,68,1,14,15,16,17,18,19,20,21,53,54,55,56,57,58,59,60,13,12,11,10,7]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705X32FU_64_	PQ[64]	TYP["DIC"]
	IN[31,36,55,28,24,23,22,21,19,15,14,13,5,34,35,12,7,18,17,29,26,27]
	OUT[32,33,8,9,11,10,46,45,57]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC705X32CFU_64_	PQ[64]	TYP["DIC"]
	IN[31,36,55,28,24,23,22,21,19,15,14,13,5,34,35,12,7,18,17,29,26,27]
	OUT[32,33,8,9,11,10,46,45,57]
	BI[44,43,42,41,40,39,38,37,54,53,52,51,50,49,48,47,2,1,64,63,62,61,60,59,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC708AS48CFN_52_	PQ[52]	TYP["DIC"]
	IN[15,9,3,50,2]
	OUT[16]
	BI[27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,4,5,6,7,8,43,44,45,46,47,48,49,17,18,19,20,21,22,23,24,11,12,13,14,10]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HC708KL8FB_52_	PQ[52]	TYP["DIC"]
	IN[51,49]
	OUT[48,9]
	BI[7,8,38,39,40,41,42,43,44,45,31,32,33,34,35,36,37,20,21,22,23,24,25,26,27,12,13,14,15,16,17,18,19,52,1,2,3,4,5,6,50,30]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC708MP16_64_	PQ[63]	TYP["DIC"]
	IN[51,48,52,18,19,20,21,22,23,24,47,11,49]
	OUT[25,26,27,28,30,31,53]
	BI[55,56,57,58,59,60,61,62,63,1,2,3,4,5,6,7,8,13,14,15,16,17,32,33,34,35,36,37,38,42,43,44,45,46,39]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC708XL36CB_56_	PQ[56]	TYP["DIC"]
	IN[2,3,6,7]
	BI[10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,35,38,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,34,36,37,1]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC708XL36CFU_64_	PQ[64]	TYP["DIC"]
	IN[61,62,1,2]
	BI[5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,25,26,27,28,29,30,31,32,41,42,43,44,45,46,47,48,49,50,52,53,54,55,21,22,23,24,56,57,58,59,33,34,35,36,37,38,39,40,60]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711K4FS_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,42,41,40,39,38,37,36,35,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFS2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFS3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4CFS4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4MFS2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4MFS3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4MFS4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFS2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFS3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711N4VFS4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,44,43,42,41,40,39,38,37,36,35,32,31,29,28,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,30,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805K3DW_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805K3CDW_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805K3P_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805K3CP_16_	PQ[16]	TYP["DIC"]
	IN[4,16,1]
	OUT[15]
	BI[5,6,7,8,9,10,11,12,3,2]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805P18DW_28_	PQ[28]	TYP["DIC"]
	IN[27,2,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,1,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805P18CDW_28_	PQ[28]	TYP["DIC"]
	IN[27,2,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,1,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805P18MDW_28_	PQ[28]	TYP["DIC"]
	IN[27,2,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,1,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805P18P_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,1,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805P18CP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,1,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805P18MP_28_	PQ[28]	TYP["DIC"]
	IN[2,27,25]
	OUT[26,24]
	BI[10,9,8,7,6,5,4,3,22,21,20,19,18,17,16,15,23,1,13,12,11]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC805PV8_28_	PQ[28]	TYP["DIC"]
	IN[28,20,10]
	OUT[21]
	BI[1,2,3,4,5,6,7,8,27,26,25,24,23,11,12,13,14,15,16,18,22]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HRC705J1AS_20_	PQ[20]	TYP["DIC"]
	IN[19,1]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3,20]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HSR705J1AS_20_	PQ[20]	TYP["DIC"]
	IN[19,1]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3,20]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC68HSC705J1AS_20_	PQ[20]	TYP["DIC"]
	IN[19,1]
	OUT[2]
	BI[18,17,16,15,14,13,12,11,8,7,6,5,4,3,20]
	TXT["8-Bit Microcontroller"]
	TEC["AS"];
MOT!MC145202F_20_	PQ[20]	TYP["DIC"]
	IN[18,17,20,19,11,10]
	OUT[2,16,3,4,1,9,13,6]
	TRI[6]
	VCC[12]
	GND[7]
	TXT["Low-Voltage 2.0 GHz PLL Frequency Synthesizer"]
	TEC["F"];
MOT!MC145192F_20_	PQ[20]	TYP["DIC"]
	IN[18,17,20,19,11,10]
	OUT[2,16,3,4,1,9,13,6]
	TRI[6]
	VCC[12]
	GND[7]
	TXT["Low-Voltage 2.0 GHz PLL Frequency Synthesizer"]
	TEC["F"];
MOT!MC145191F_20_	PQ[20]	TYP["DIC"]
	IN[18,17,20,19,11,10]
	OUT[2,16,3,4,1,9,13,6]
	TRI[6]
	VCC[12]
	GND[7]
	TXT["Low-Voltage 2.0 GHz PLL Frequency Synthesizer"]
	TEC["F"];
MOT!MC145201F_20_	PQ[20]	TYP["DIC"]
	IN[18,17,20,19,11,10]
	OUT[2,16,3,4,1,9,13,6]
	TRI[6]
	VCC[12]
	GND[7]
	TXT["Low-Voltage 2.0 GHz PLL Frequency Synthesizer"]
	TEC["F"];
MOT!MC145190F_20_	PQ[20]	TYP["DIC"]
	IN[18,17,20,19,11,10]
	OUT[2,16,3,4,1,9,13,6]
	TRI[6]
	VCC[12]
	GND[7]
	TXT["Low-Voltage 2.0 GHz PLL Frequency Synthesizer"]
	TEC["F"];
MOT!MC145200F_20_	PQ[20]	TYP["DIC"]
	IN[18,17,20,19,11,10]
	OUT[2,16,3,4,1,9,13,6]
	TRI[6]
	VCC[12]
	GND[7]
	TXT["Low-Voltage 2.0 GHz PLL Frequency Synthesizer"]
	TEC["F"];
MOT!1558S_BPAJC_8_	PQ[8]	TYP["DIC"]
	IN[3,2,5,6]
	OUT[7,1]
	VCC[8]
	TXT["Internally Compensated, High Performance Dual Operational Amplifier"]
	TEC["S"];
MOT!1558S_BGAJC_8_	PQ[8]	TYP["DIC"]
	IN[3,2,5,6]
	OUT[7,1]
	VCC[8]
	TXT["Internally Compensated, High Performance Dual Operational Amplifier"]
	TEC["S"];
MOT!1741S_BPAJC_8_	PQ[8]	TYP["DIC"]
	IN[3,2]
	OUT[6]
	TXT["Internally Compensated, High Performance Operational Amplifiers"]
	TEC["S"];
MOT!1741S_BGAJC_8_	PQ[8]	TYP["DIC"]
	IN[3,2]
	OUT[6]
	TXT["Internally Compensated, High Performance Operational Amplifiers"]
	TEC["S"];
MOT!MC54HC4046AJ_16_	PQ[16]	TYP["DIC"]
	IN[3,6,7,5,11,14,9]
	OUT[10,2,15,1,4,13]
	TRI[13]
	VCC[16]
	GND[8]
	TXT["Phase Locked Loop, High-Performance Silicon-Gate CMOS"]
	TEC["HC"];
MOT!MC74HC4046AND_16_	PQ[16]	TYP["DIC"]
	IN[3,6,7,5,11,14,9]
	OUT[10,2,15,1,4,13]
	TRI[13]
	VCC[16]
	GND[8]
	TXT["Phase Locked Loop, High-Performance Silicon-Gate CMOS"]
	TEC["HC"];
MOT!MC74HC4046AN_16_	PQ[16]	TYP["DIC"]
	IN[3,6,7,5,11,14,9]
	OUT[10,2,15,1,4,13]
	TRI[13]
	VCC[16]
	GND[8]
	TXT["Phase Locked Loop, High-Performance Silicon-Gate CMOS"]
	TEC["HC"];
MOT!MC74HC4046AD_16_	PQ[16]	TYP["DIC"]
	IN[3,6,7,5,11,14,9]
	OUT[10,2,15,1,4,13]
	TRI[13]
	VCC[16]
	GND[8]
	TXT["Phase Locked Loop, High-Performance Silicon-Gate CMOS"]
	TEC["HC"];
MOT!MC1400G10S_8_	PQ[8]	TYP["DIC"]
	IN[5]
	GND[4]
	TXT["Precision Voltage References"]
	TEC["S"];
MOT!MC1400G5S_8_	PQ[8]	TYP["DIC"]
	IN[5]
	GND[4]
	TXT["Precision Voltage References"]
	TEC["S"];
MOT!MC7805ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC78T05ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC78T05ABT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ABT"];
MOT!MC7806ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC7808ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC7812ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC78T12ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC78T12ABT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ABT"];
MOT!MC78T15ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC78T15ABT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ABT"];
MOT!MC7815ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC7818ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC7824ACT_3_	PQ[3]	TYP["DIC"]
	GND[2]
	TXT["Micropower Voltage Regulators"]
	TEC["ACT"];
MOT!MC7905ACT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["ACT"];
MOT!MC79M05BCT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["BCT"];
MOT!MC79M08BCT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["BCT"];
MOT!MC7912ACT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["ACT"];
MOT!MC79M12BCT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["BCT"];
MOT!MC7915ACT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["ACT"];
MOT!MC79M15BCT_3_	PQ[3]	TYP["DIC"]
	GND[1]
	TXT["Three-Terminal Negative Fixed Voltage Regulator"]
	TEC["BCT"];
MOT!UA78S40DC_16_	PQ[16]	TYP["DIC"]
	IN[6,7,9,10]
	OUT[4,8]
	VCC[13]
	GND[11]
	TXT["Universal Switching Regulator Subsystem"]
	TEC["S"];
MOT!UA78S40PC_16_	PQ[16]	TYP["DIC"]
	IN[6,7,9,10]
	OUT[4,8]
	VCC[13]
	GND[11]
	TXT["Universal Switching Regulator Subsystem"]
	TEC["S"];
MOT!UA78S40PV_16_	PQ[16]	TYP["DIC"]
	IN[6,7,9,10]
	OUT[4,8]
	VCC[13]
	GND[11]
	TXT["Universal Switching Regulator Subsystem"]
	TEC["S"];
MOT!MC6847S_40_	PQ[40]	TYP["DIC"]
	IN[33,35,34,39,3,4,5,6,7,8,2,40,30,29,27,32,31,12]
	OUT[9,37,38,11,10,36,28,22,23,19,20,21,24,25,26,13,14,15,16,18]
	TRI[22,23,19,20,21,24,25,26,13,14,15,16,18]
	VCC[17]
	GND[1]
	TXT["Video Display Generator"]
	TEC["S"];
MOT!SN74LS688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
MOT!SN74LS682	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
MOT!SN74LS684	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
MOT!SN74LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
MOT!SN74LS669	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
MOT!SN74LS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN74LS642	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN74LS641	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN74LS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN74LS623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN74LS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
MOT!SN74LS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
MOT!SN74LS490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
MOT!SN74LS399	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,5,11,12,14,13]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
MOT!SN74LS395	PQ[16]	TYP["DIC"]
	IN[1,9,7,10,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT CASCADABLE SFT REG 3SO"]
	TEC["LS"];
MOT!SN74LS393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
MOT!SN74LS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
MOT!SN74LS386	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["LS"];
MOT!SN74LS377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!SN74LS375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
MOT!SN74LS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
MOT!SN74LS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["LS"];
MOT!SN74LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!SN74LS366A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!SN74LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!SN74LS348	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	TRI[9,7,6]
	VCC[16]
	GND[8]
	TXT["8-TO-3 PRIORITY ENCODER 3SO"]
	TEC["LS"];
MOT!SN74LS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
MOT!SN74LS322A	PQ[20]	TYP["DIC"]
	IN[9,8,1,2,11,18,19,3,17,4,16,5,15,6,14,7,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT REG WITH SIGN EXTEND REG"]
	TEC["LS"];
MOT!SN74LS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
MOT!SN74LS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
MOT!SN74LS293	PQ[14]	TYP["DIC"]
	IN[12,13,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
MOT!SN74LS290	PQ[14]	TYP["DIC"]
	IN[12,13,1,3,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
MOT!SN74LS279	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
MOT!SN74LS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["LS"];
MOT!SN74LS260	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["LS"];
MOT!SN74LS259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
MOT!SN74LS258A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
MOT!SN74LS257A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
MOT!SN74LS249	PQ[16]	TYP["DIC"]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
MOT!SN74LS248	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
MOT!SN74LS247	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
MOT!SN74LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
MOT!SN74LS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
MOT!SN74LS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
MOT!SN74LS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
MOT!SN74LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
MOT!SN74LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
MOT!SN74LS221	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["LS"];
MOT!SN74LS197	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
MOT!SN74LS196	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
MOT!SN74LS195A	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
MOT!SN74LS194A	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
MOT!SN74LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
MOT!SN74LS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
MOT!SN74LS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
MOT!SN74LS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
MOT!SN74LS181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["LS"];
MOT!SN74LS173A	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
MOT!SN74LS170	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["4-4 REG FILES OCO"]
	TEC["LS"];
MOT!SN74LS168	PQ[16]	TYP["DIC"]
	IN[3,4,5,6,2,9,1,10,7]
	OUT[14,13,12,11,15]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
MOT!SN74LS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
MOT!SN74LS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
MOT!SN74LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
MOT!SN74LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
MOT!SN74LS155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
MOT!SN74LS148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["LS"];
MOT!SN74LS147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["LS"];
MOT!SN74LS145	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["LS"];
MOT!SN74LS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["LS"];
MOT!SN74LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
MOT!SN74LS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["LS"];
MOT!SN74LS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["LS"];
MOT!SN74LS123	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
MOT!SN74LS122	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
MOT!SN74LS107A	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
MOT!SN74LS95B	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
MOT!SN74LS93	PQ[14]	TYP["DIC"]
	IN[2,3,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
MOT!SN74LS92	PQ[14]	TYP["DIC"]
	IN[6,7,14,1]
	OUT[12,11,9,8]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
MOT!SN74LS90	PQ[14]	TYP["DIC"]
	IN[2,3,6,7,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
MOT!SN74LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
MOT!SN74LS77	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,12,3]
	OUT[14,13,9,8]
	VCC[4]
	GND[11]
	TXT[""]
	TEC["LS"];
MOT!SN74LS76A	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
MOT!SN74LS75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
MOT!SN74LS73A	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
MOT!SN74LS54	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
MOT!SN74LS48	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
MOT!SN74LS47	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
MOT!SN74LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
MOT!SN74LS33	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
MOT!SN74LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
MOT!SN74LS28	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
MOT!SN74LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
MOT!SN74LS26	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G HV INTF"]
	TEC["LS"];
MOT!SN74LS22	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
MOT!SN74LS15	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["LS"];
MOT!SN74LS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
MOT!SN74LS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
MOT!SN74LS12	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!SN74LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
MOT!SN74LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
MOT!SN74LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!SN74LS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!MC74F569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
MOT!SN74LS569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["LS"];
MOT!MC74F568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
MOT!MC74F539	PQ[20]	TYP["DIC"]
	IN[4,5,17,18,16,13,14,6,7,15]
	OUT[3,2,1,19,12,11,9,8]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
MOT!MC74F538	PQ[20]	TYP["DIC"]
	IN[12,4,5,6,7,17,13,14,15,16]
	OUT[3,2,1,19,18,8,9,11]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
MOT!MC74F534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
MOT!MC74F533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
MOT!MC74F521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
MOT!MC74F399	PQ[16]	TYP["DIC"]
	IN[3,4,6,5,11,12,14,13,1,9]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F398	PQ[20]	TYP["DIC"]
	IN[4,5,7,6,14,15,17,16,1,11]
	OUT[2,3,9,8,12,13,19,18]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["F"];
MOT!SN74LS398	PQ[20]	TYP["DIC"]
	IN[4,5,7,6,14,15,17,16,1,11]
	OUT[2,3,9,8,12,13,19,18]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["LS"];
MOT!MC74F382	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
MOT!MC74F381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
MOT!MC74F379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
MOT!SN74LS379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!MC74F378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
MOT!SN74LS378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!MC74F374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE TRIGGERED FF 3SO"]
	TEC["F"];
MOT!MC74F373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
MOT!MC74F366	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F368	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F365	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F367	PQ[16]	TYP["DIC"]
	IN[2,4,6,10,12,14,1,15]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
MOT!SN74LS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
MOT!MC74F352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
MOT!SN74LS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
MOT!MC74F350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
MOT!MC74F283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
MOT!SN74LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
MOT!MC74F280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
MOT!SN74LS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["LS"];
MOT!MC74F259	PQ[16]	TYP["DIC"]
	IN[13,1,2,3,14,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC74F258A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC74F257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC74F257A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC74F253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
MOT!SN74LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
MOT!MC74F251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
MOT!SN74LS251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["LS"];
MOT!MC74F245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["F"];
MOT!MC74F244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
MOT!MC74F243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
MOT!MC74F242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
MOT!MC74F241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
MOT!MC74F240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
MOT!MC74F194	PQ[16]	TYP["DIC"]
	IN[2,3,4,5,6,7,11,9,10,1]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F192	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,5,4,11,14]
	OUT[3,2,6,7,12,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F193	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,5,4,11,14]
	OUT[3,2,6,7,12,13]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F190	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,14,4,5,11]
	OUT[3,2,6,7,13,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F191	PQ[16]	TYP["DIC"]
	IN[15,1,10,9,14,4,5,11]
	OUT[3,2,6,7,13,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F182	PQ[16]	TYP["DIC"]
	IN[6,5,15,14,2,1,4,3,13]
	OUT[7,10,9,11,12]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F181	PQ[24]	TYP["DIC"]
	IN[2,23,21,19,1,22,20,18,7,8,6,5,4,3]
	OUT[9,10,11,13,16,14,17,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["F"];
MOT!MC74F175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
MOT!SN74LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
MOT!MC74F174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
MOT!SN74LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
MOT!MC74F169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
MOT!SN74LS169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
MOT!MC74F168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
MOT!MC74F163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN74LS163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC74F162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN74LS162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC74F161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN74LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC74F160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN74LS160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC74F158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!MC74F158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!SN74LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC74F157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!MC74F157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!SN74LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC74F153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!SN74LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC74F151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
MOT!SN74LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC74F148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,9,7,6,14]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["F"];
MOT!MC74F138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
MOT!SN74LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
MOT!MC74F132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
MOT!MC74F126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
MOT!SN74LS126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
MOT!MC74F125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
MOT!SN74LS125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
MOT!MC74F114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
MOT!SN74LS114A	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
MOT!MC74F113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
MOT!SN74LS113A	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
MOT!MC74F112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
MOT!SN74LS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
MOT!MC74F109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
MOT!SN74LS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
MOT!MC74F86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
MOT!SN74LS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["LS"];
MOT!MC74F74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
MOT!SN74LS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
MOT!MC74F64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
MOT!MC74F51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
MOT!SN74LS51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
MOT!MC74F40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["F"];
MOT!SN74LS40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
MOT!MC74F38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["F"];
MOT!SN74LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
MOT!MC74F37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["F"];
MOT!SN74LS37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
MOT!MC74F32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
MOT!SN74LS32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["LS"];
MOT!MC74F21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["F"];
MOT!SN74LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
MOT!MC74F20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["F"];
MOT!SN74LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
MOT!MC74F14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
MOT!MC74F13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,13,12,10,9]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["F"];
MOT!MC74F11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
MOT!SN74LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
MOT!MC74F10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
MOT!SN74LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
MOT!MC74F08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
MOT!SN74LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
MOT!MC74F04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["F"];
MOT!SN74LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
MOT!MC74F02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
MOT!SN74LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
MOT!MC74F00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
MOT!SN74LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
MOT!SN54LS688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
MOT!SN54LS682	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
MOT!SN54LS684	PQ[20]	TYP["DIC"]
	IN[2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19,1]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["LS"];
MOT!SN54LS670	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	OUT[10,9,7,6]
	TRI[10,9,7,6]
	VCC[16]
	GND[8]
	TXT["4-BY-4 REG FILES 3SO"]
	TEC["LS"];
MOT!SN54LS669	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
MOT!SN54LS669_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT UP/DOWN CNT"]
	TEC["LS"];
MOT!SN54LS645	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN54LS642	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN54LS641	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN54LS640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN54LS623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["LS"];
MOT!SN54LS541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
MOT!SN54LS540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["LS"];
MOT!SN54LS490	PQ[16]	TYP["DIC"]
	IN[2,4,1,14,12,15]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
MOT!SN54LS393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
MOT!SN54LS390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["LS"];
MOT!SN54LS386	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["LS"];
MOT!SN54LS386_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	OUT[4,6,14,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR"]
	TEC["LS"];
MOT!SN54LS377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!SN54LS375	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]
	OUT[3,2,5,6,11,10,13,14]
	VCC[16]
	GND[8]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
MOT!SN54LS348	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	TRI[9,7,6]
	VCC[16]
	GND[8]
	TXT["8-TO-3 PRIORITY ENCODER 3SO"]
	TEC["LS"];
MOT!SN54LS348_LCC	PQ[20]	TYP["DIC"]
	IN[13,14,15,17,2,3,4,5,7]
	OUT[19,18,12,9,8]
	TRI[12,9,8]
	VCC[20]
	GND[10]
	TXT["8-TO-3 PRIORITY ENCODER 3SO"]
	TEC["LS"];
MOT!SN54LS323	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
MOT!SN54LS322A	PQ[20]	TYP["DIC"]
	IN[9,8,1,2,11,18,19,3,17,4,16,5,15,6,14,7,13]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-BIT REG WITH SIGN EXTEND REG"]
	TEC["LS"];
MOT!SN54LS299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["LS"];
MOT!SN54LS298	PQ[16]	TYP["DIC"]
	IN[10,11,3,2,4,1,9,5,7,6]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
MOT!SN54LS293	PQ[14]	TYP["DIC"]
	IN[12,13,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
MOT!SN54LS290	PQ[14]	TYP["DIC"]
	IN[12,13,1,3,10,11]
	OUT[9,5,4,8]
	VCC[14]
	GND[7]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
MOT!SN54LS290_LCC	PQ[20]	TYP["DIC"]
	IN[18,19,2,4,14,16]
	OUT[13,8,6,12]
	VCC[20]
	GND[10]
	TXT["DECADE AND 4-BIT BIN CNT"]
	TEC["LS"];
MOT!SN54LS279	PQ[16]	TYP["DIC"]
	IN[1,2,3,5,6,10,11,12,14,15]
	OUT[4,7,9,13]
	VCC[16]
	GND[8]
	TXT["QUAD S\-R\ LCH"]
	TEC["LS"];
MOT!SN54LS273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["LS"];
MOT!SN54LS266	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
MOT!SN54LS260	PQ[14]	TYP["DIC"]
	IN[1,2,3,12,13,4,8,9,10,11]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["LS"];
MOT!SN54LS260_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,19,6,12,13,14,16]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["DUAL 5-IN POS NOR G"]
	TEC["LS"];
MOT!SN54LS258A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
MOT!SN54LS258A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
MOT!SN54LS257A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
MOT!SN54LS257A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["LS"];
MOT!SN54LS248	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
MOT!SN54LS247	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-TO-SEVEN-SEGMENTDEC/DRV"]
	TEC["LS"];
MOT!SN54LS245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["LS"];
MOT!SN54LS244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
MOT!SN54LS243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
MOT!SN54LS243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
MOT!SN54LS242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
MOT!SN54LS242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["LS"];
MOT!SN54LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
MOT!SN54LS240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["LS"];
MOT!SN54LS221	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["DUAL MONOSTABLE MULTIVIBRATOR SCHI"]
	TEC["LS"];
MOT!SN54LS197	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
MOT!SN54LS197_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,12,6,9,14,4,16]
	OUT[8,13,3,18]
	VCC[20]
	GND[10]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
MOT!SN54LS196	PQ[14]	TYP["DIC"]
	IN[1,13,8,4,6,10,3,11]
	OUT[5,9,2,12]
	VCC[14]
	GND[7]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
MOT!SN54LS196_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,12,6,9,14,4,16]
	OUT[8,13,3,18]
	VCC[20]
	GND[10]
	TXT["50/30/100-MHZ PRESETTABLE DECADE BIN CNT LCH"]
	TEC["LS"];
MOT!SN54LS195A	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
MOT!SN54LS195A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,3,4,5,7,8,9]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["LS"];
MOT!SN54LS173A	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["LS"];
MOT!SN54LS170	PQ[16]	TYP["DIC"]
	IN[14,13,5,4,12,11,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["4-4 REG FILES OCO"]
	TEC["LS"];
MOT!SN54LS166	PQ[16]	TYP["DIC"]
	IN[9,15,6,7,1,2,3,4,5,10,11,12,14]
	OUT[13]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
MOT!SN54LS166_LCC	PQ[20]	TYP["DIC"]
	IN[12,19,8,9,2,3,4,5,7,13,14,15,18]
	OUT[17]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
MOT!SN54LS165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["LS"];
MOT!SN54LS164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["LS"];
MOT!SN54LS156	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,15]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
MOT!SN54LS155	PQ[16]	TYP["DIC"]
	IN[13,3,2,1,14,15]
	OUT[7,6,5,4,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4 LINE DEC/DEMUL"]
	TEC["LS"];
MOT!SN54LS147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["LS"];
MOT!SN54LS147_LCC	PQ[20]	TYP["DIC"]
	IN[14,15,17,2,3,4,5,7,13]
	OUT[12,9,8,18]
	VCC[20]
	GND[10]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["LS"];
MOT!SN54LS145	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["BCD-To-Decimal DEC DRV"]
	TEC["LS"];
MOT!SN54LS137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["LS"];
MOT!SN54LS137_LCC	PQ[20]	TYP["DIC"]
	IN[5,2,3,4,8,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["LS"];
MOT!SN54LS136	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G OCO"]
	TEC["LS"];
MOT!SN54LS133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["LS"];
MOT!SN54LS133_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-IN POS Nand G"]
	TEC["LS"];
MOT!SN54LS123	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
MOT!SN54LS122	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
MOT!SN54LS122_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["LS"];
MOT!SN54LS107A	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
MOT!SN54LS95B	PQ[14]	TYP["DIC"]
	IN[6,9,8,1,2,3,4,5]
	OUT[13,12,11,10]
	VCC[14]
	GND[7]
	TXT["4-BIT PA SHIFT REG"]
	TEC["LS"];
MOT!SN54LS93	PQ[14]	TYP["DIC"]
	IN[2,3,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
MOT!SN54LS92	PQ[14]	TYP["DIC"]
	IN[6,7,14,1]
	OUT[12,11,9,8]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
MOT!SN54LS90	PQ[14]	TYP["DIC"]
	IN[2,3,6,7,14,1]
	OUT[12,9,8,11]
	VCC[5]
	GND[10]
	TXT["DECADE DIV-BY-12 BIN CNT"]
	TEC["LS"];
MOT!SN54LS85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["LS"];
MOT!SN54LS83A	PQ[16]	TYP["DIC"]
	IN[10,8,3,1,11,7,4,16,13]
	OUT[9,6,2,15,14]
	VCC[5]
	GND[12]
	TXT["4-BIT FULL ADD FC"]
	TEC["LS"];
MOT!SN54LS76	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
MOT!SN54LS75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["LS"];
MOT!SN54LS73A	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["LS"];
MOT!SN54LS54	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,9,10,11,12,13]
	OUT[6]
	VCC[14]
	GND[7]
	TXT["4-WIDE 2-IN AND-OR-INVERT G"]
	TEC["LS"];
MOT!SN54LS48	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
MOT!SN54LS47	PQ[16]	TYP["DIC"]
	IN[4,5,3,7,1,2,6]
	VCC[16]
	GND[8]
	TXT["BCD-To-SEVEN-SEGMENT DEC DRV"]
	TEC["LS"];
MOT!SN54LS42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["LS"];
MOT!SN54LS40	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
MOT!SN54LS40_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-in Pos Nand G BUF"]
	TEC["LS"];
MOT!SN54LS38	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF OCO"]
	TEC["LS"];
MOT!SN54LS37	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
MOT!SN54LS37_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G BUF"]
	TEC["LS"];
MOT!SN54LS33	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF OCO"]
	TEC["LS"];
MOT!SN54LS30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["LS"];
MOT!SN54LS28	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
MOT!SN54LS28_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G BUF"]
	TEC["LS"];
MOT!SN54LS27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["LS"];
MOT!SN54LS26	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G HV INTF"]
	TEC["LS"];
MOT!SN54LS22	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G OCO"]
	TEC["LS"];
MOT!SN54LS20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["LS"];
MOT!SN54LS15	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G OCO"]
	TEC["LS"];
MOT!SN54LS12	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!SN54LS09	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G OCO"]
	TEC["LS"];
MOT!SN54LS05	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	VCC[14]
	GND[7]
	TXT["Hex Inverters OCO"]
	TEC["LS"];
MOT!SN54LS03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!SN54LS01	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!SN54LS01_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["LS"];
MOT!MC54F569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
MOT!SN54LS569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["LS"];
MOT!MC54F568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	TRI[16,15,14,13]
	VCC[20]
	GND[10]
	TXT["SYNCHRONOUS 4-BIT CONT 3SO"]
	TEC["F"];
MOT!MC54F534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
MOT!MC54F533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["F"];
MOT!MC54F521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["F"];
MOT!MC54F399	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,5,11,12,14,13]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["F"];
MOT!SN54LS399	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,5,11,12,14,13]
	OUT[2,7,10,15]
	VCC[16]
	GND[8]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
MOT!MC54F399_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,7,14,15,18,17]
	OUT[3,9,13,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["F"];
MOT!SN54LS399_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,7,14,15,18,17]
	OUT[3,9,13,19]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN MUX WITH STORAGE"]
	TEC["LS"];
MOT!MC54F382	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[8,9,11,12,14,13]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
MOT!MC54F381	PQ[20]	TYP["DIC"]
	IN[5,6,7,15,3,4,1,2,19,18,17,16]
	OUT[14,13,8,9,11,12]
	VCC[20]
	GND[10]
	TXT["ALU/FN GNR"]
	TEC["F"];
MOT!MC54F379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
MOT!SN54LS379	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!MC54F379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["F"];
MOT!SN54LS379_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!MC54F378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
MOT!SN54LS378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["LS"];
MOT!MC54F378_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["F"];
MOT!MC54F374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["F"];
MOT!SN54LS374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["LS"];
MOT!MC54F373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["F"];
MOT!SN54LS373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["LS"];
MOT!MC54F368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["F"];
MOT!SN54LS368A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!MC54F367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["F"];
MOT!SN54LS367A	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!MC54F366	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["F"];
MOT!SN54LS366A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!MC54F366_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["F"];
MOT!SN54LS366A_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!MC54F365	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["F"];
MOT!SN54LS365A	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["LS"];
MOT!MC54F353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
MOT!SN54LS353	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["LS"];
MOT!MC54F353_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX 3SO"]
	TEC["F"];
MOT!MC54F352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
MOT!SN54LS352	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
MOT!MC54F352_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
MOT!MC54F350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	TRI[11,12,14,15]
	VCC[16]
	GND[8]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
MOT!MC54F350_LCC	PQ[20]	TYP["DIC"]
	IN[17,13,12,9,8,7,5,4,3,2]
	OUT[14,15,18,19]
	TRI[14,15,18,19]
	VCC[20]
	GND[10]
	TXT["4-BIT SHIFTER 3SO"]
	TEC["F"];
MOT!MC54F283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
MOT!SN54LS283	PQ[16]	TYP["DIC"]
	IN[5,3,14,12,6,2,15,11,7]
	OUT[4,1,13,10,9]
	VCC[16]
	GND[8]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["LS"];
MOT!MC54F283_LCC	PQ[20]	TYP["DIC"]
	IN[7,4,18,15,8,3,19,14,9]
	OUT[5,2,17,13,12]
	VCC[20]
	GND[10]
	TXT["4-BIT BIN ADD WITH FC"]
	TEC["F"];
MOT!MC54F280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
MOT!SN54LS280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["LS"];
MOT!MC54F280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["F"];
MOT!MC54F259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["F"];
MOT!SN54LS259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
MOT!MC54F259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["F"];
MOT!SN54LS259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["LS"];
MOT!MC54F258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC54F258_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC54F257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC54F257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["F"];
MOT!MC54F253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
MOT!SN54LS253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["LS"];
MOT!MC54F253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["F"];
MOT!MC54F251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["F"];
MOT!MC54F245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["F"];
MOT!MC54F244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
MOT!MC54F243	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
MOT!MC54F243_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
MOT!MC54F242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
MOT!MC54F242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["F"];
MOT!MC54F241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
MOT!MC54F240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["F"];
MOT!MC54F194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["F"];
MOT!SN54LS194A	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
MOT!MC54F194_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["F"];
MOT!SN54LS194A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["LS"];
MOT!MC54F193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["F"];
MOT!SN54LS193	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
MOT!MC54F192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["F"];
MOT!SN54LS192	PQ[16]	TYP["DIC"]
	IN[14,5,4,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
MOT!MC54F192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["F"];
MOT!SN54LS192_LCC	PQ[20]	TYP["DIC"]
	IN[18,7,5,14,19,2,13,12]
	OUT[15,17,4,3,8,9]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN CNT DUAL CLK CR"]
	TEC["LS"];
MOT!MC54F191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["F"];
MOT!SN54LS191	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
MOT!MC54F190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["F"];
MOT!SN54LS190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["LS"];
MOT!MC54F182	PQ[16]	TYP["DIC"]
	IN[13,4,3,2,1,15,14,6,5]
	OUT[12,11,9,7,10]
	VCC[16]
	GND[8]
	TXT["LOOK-AHEAD CARRY GNR"]
	TEC["F"];
MOT!MC54F181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["F"];
MOT!SN54LS181	PQ[24]	TYP["DIC"]
	IN[6,5,4,3,8,7,2,1,23,22,21,20,19,18]
	OUT[15,17,16,9,10,11,13]
	VCC[24]
	GND[12]
	TXT["ALU/FN GNR"]
	TEC["LS"];
MOT!MC54F175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
MOT!SN54LS175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["LS"];
MOT!MC54F175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["F"];
MOT!MC54F174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
MOT!SN54LS174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["LS"];
MOT!MC54F174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["F"];
MOT!MC54F169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
MOT!SN54LS169	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["LS"];
MOT!MC54F169_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN BIN CNT"]
	TEC["F"];
MOT!MC54F168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
MOT!SN54LS168	PQ[16]	TYP["DIC"]
	IN[9,1,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["LS"];
MOT!MC54F168_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["F"];
MOT!SN54LS168_LCC	PQ[20]	TYP["DIC"]
	IN[12,2,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT UP/DOWN DECADE CNT"]
	TEC["LS"];
MOT!MC54F163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN54LS163A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC54F163A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!MC54F162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN54LS162A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC54F162A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN54LS162A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC54F161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN54LS161A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC54F161A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!MC54F160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN54LS160A	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC54F160A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["F"];
MOT!SN54LS160A_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["LS"];
MOT!MC54F158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!SN54LS158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC54F158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!MC54F157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!SN54LS157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC54F157_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!MC54F153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!SN54LS153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC54F153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["F"];
MOT!MC54F151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["F"];
MOT!SN54LS151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["LS"];
MOT!MC54F148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["F"];
MOT!SN54LS148	PQ[16]	TYP["DIC"]
	IN[10,11,12,13,1,2,3,4,5]
	OUT[15,14,9,7,6]
	VCC[16]
	GND[8]
	TXT["8-3 LINE PRIORITY ENC"]
	TEC["LS"];
MOT!MC54F139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["F"];
MOT!SN54LS139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["LS"];
MOT!MC54F138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
MOT!SN54LS138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["LS"];
MOT!MC54F138_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["F"];
MOT!MC54F132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["F"];
MOT!SN54LS132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["LS"];
MOT!MC54F126	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
MOT!SN54LS126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
MOT!MC54F125	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["F"];
MOT!SN54LS125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["LS"];
MOT!MC54F114	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
MOT!SN54LS114A	PQ[14]	TYP["DIC"]
	IN[1,13,4,3,2,10,11,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
MOT!MC54F114_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["F"];
MOT!SN54LS114A_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,6,4,3,14,16,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS COM CR COM CLK"]
	TEC["LS"];
MOT!MC54F113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
MOT!SN54LS113A	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
MOT!MC54F113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["F"];
MOT!SN54LS113A_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["LS"];
MOT!MC54F112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
MOT!SN54LS112A	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["LS"];
MOT!MC54F112_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["F"];
MOT!MC54F109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
MOT!SN54LS109A	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["LS"];
MOT!MC54F109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["F"];
MOT!MC54F86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
MOT!SN54LS86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["LS"];
MOT!MC54F86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["F"];
MOT!MC54F74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
MOT!SN54LS74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["LS"];
MOT!MC54F74_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["F"];
MOT!MC54F64	PQ[14]	TYP["DIC"]
	IN[1,11,12,13,2,3,4,5,6,9,10]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
MOT!MC54F64_LCC	PQ[20]	TYP["DIC"]
	IN[2,16,18,19,3,4,6,8,9,13,14]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["4-2-3-2 IN AND-OR-INVERT G"]
	TEC["F"];
MOT!MC54F51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
MOT!SN54LS51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
MOT!MC54F51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["F"];
MOT!SN54LS51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["LS"];
MOT!MC54F32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
MOT!MC54F32_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["F"];
MOT!MC54F21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["F"];
MOT!SN54LS21	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos And G"]
	TEC["LS"];
MOT!MC54F21_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos And G"]
	TEC["F"];
MOT!MC54F14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["F"];
MOT!SN54LS14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
MOT!MC54F14_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["F"];
MOT!SN54LS14_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["LS"];
MOT!MC54F13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["F"];
MOT!SN54LS13	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
MOT!MC54F13_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["F"];
MOT!SN54LS13_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G SCH"]
	TEC["LS"];
MOT!MC54F11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
MOT!SN54LS11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["LS"];
MOT!MC54F11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["F"];
MOT!MC54F10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
MOT!SN54LS10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["LS"];
MOT!MC54F10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["F"];
MOT!MC54F08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
MOT!SN54LS08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["LS"];
MOT!MC54F08_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["F"];
MOT!MC54F04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["F"];
MOT!SN54LS04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["LS"];
MOT!MC54F04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["F"];
MOT!MC54F02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
MOT!SN54LS02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["LS"];
MOT!MC54F02_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["F"];
MOT!MC54F00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
MOT!SN54LS00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["LS"];
MOT!MC54F00_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["F"];
MOT!MC74HC7266	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["HC"];
MOT!MC74HC4538	PQ[16]	TYP["DIC"]
	IN[2,1,4,5,3,14,15,12,11,13]
	OUT[6,7,10,9]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4514	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[11,9,10,8,7,6,5,4,18,17,20,19,14,13,16,15]
	VCC[24]
	GND[12]
	TXT["4-LINE TO 16-LINE DECODER/DEMULTIPLEXERS WITH ADDRESS LATCHES"]
	TEC["HC"];
MOT!MC74HC4511	PQ[16]	TYP["DIC"]
	IN[7,1,2,6,3,4,5]
	OUT[13,12,11,10,9,15,14]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4353	PQ[20]	TYP["DIC"]
	IN[15,13,12,11,7,8,9]
	OUT[2,1,6,4,5]
	BI[16,17,18,19]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4352	PQ[20]	TYP["DIC"]
	IN[13,12,11,7,8,9]
	BI[16,19,18,15,1,6,2,5,17,4]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4351	PQ[20]	TYP["DIC"]
	IN[15,13,12,11,7,8,9]
	BI[17,18,19,16,1,6,2,5,4]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4078	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["8-INPUT OR/NOR GATE"]
	TEC["HC"];
MOT!MC74HC4075	PQ[14]	TYP["DIC"]
	IN[1,2,8,3,4,5,11,12,13]
	OUT[9,6,10]
	VCC[14]
	GND[7]
	TXT["TRIPLE 3-INPUT OR GATE"]
	TEC["HC"];
MOT!MC74HC4060	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
MOT!MC74HC4053	PQ[16]	TYP["DIC"]
	IN[6,11,10,9]
	BI[12,13,2,1,5,3,14,15,4]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4052	PQ[16]	TYP["DIC"]
	IN[6,10,9]
	BI[12,14,15,11,1,5,2,4,13,3]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4051	PQ[16]	TYP["DIC"]
	IN[6,11,10,9]
	BI[13,14,15,12,1,5,2,4,3]
	TXT[""]
	TEC["HC"];
MOT!MC74HC4050	PQ[15]	TYP["DIC"]
	IN[3,5,7,9,11,14]
	OUT[2,4,6,10,12,15]
	VCC[1]
	GND[8]
	TXT["HEX NONINVERTING BUFFERS"]
	TEC["HC"];
MOT!MC74HC4049	PQ[15]	TYP["DIC"]
	IN[3,5,7,9,11,14]
	OUT[2,4,6,10,12,15]
	VCC[1]
	GND[8]
	TXT["HEX INVERING BUFFERS"]
	TEC["HC"];
MOT!MC74HC4040	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,6,5,3,2,4,13,12,14,15,1]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["HC"];
MOT!MC74HC4024	PQ[14]	TYP["DIC"]
	IN[2,1]
	OUT[12,11,9,6,5,4,3]
	VCC[14]
	GND[7]
	TXT["ASYNCHRONOUS 7-BIT BINARY COUNTERS"]
	TEC["HC"];
MOT!MC74HC4020	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,5,4,6,13,12,14,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["14-BIT BINARY COUNTER"]
	TEC["HC"];
MOT!MC74HC4017	PQ[16]	TYP["DIC"]
	IN[14,13,15]
	OUT[3,2,4,7,10,1,5,6,9,11,12]
	VCC[16]
	GND[8]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
MOT!MC74HC4016	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
MOT!MC74HC4066	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
MOT!MC74HC4002	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
MOT!MC74HC688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT IDENTITY COMPARATOR"]
	TEC["HC"];
MOT!MC74HC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
MOT!MC74HC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
MOT!MC74HC640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
MOT!MC74HCT640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
MOT!MC74HC597	PQ[16]	TYP["DIC"]
	IN[10,11,13,14,15,12,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WITH INPUT LCH"]
	TEC["HC"];
MOT!MC74HC595A	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
MOT!MC74HC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
MOT!MC74HC573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
MOT!MC74HC564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
MOT!MC74HC563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
MOT!MC74HC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
MOT!MC74HCT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
MOT!MC74HC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
MOT!MC74HCT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
MOT!MC74HC534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
MOT!MC74HCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
MOT!MC74HC533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
MOT!MC74HCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
MOT!MC74HC393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
MOT!MC74HC390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
MOT!MC74HC386	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["HC"];
MOT!MC74HC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
MOT!MC74HCT374A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
MOT!MC74HC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
MOT!MC74HCT373A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
MOT!MC74HC368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC74HC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC74HC366	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC74HC365	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC74HC354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["HC"];
MOT!MC74HC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["HC"];
MOT!MC74HC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
MOT!MC74HC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["HC"];
MOT!MC74HC259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
MOT!MC74HC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
MOT!MC74HC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
MOT!MC74HC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
MOT!MC74HC245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HC"];
MOT!MC74HCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HCT"];
MOT!MC74HC244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
MOT!MC74HCT244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
MOT!MC74HC242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
MOT!MC74HC241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
MOT!MC74HCT241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
MOT!MC74HC240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
MOT!MC74HCT240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
MOT!MC74HC237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
MOT!MC74HC195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
MOT!MC74HC194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
MOT!MC74HC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
MOT!MC74HC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
MOT!MC74HC173	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
MOT!MC74HC165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
MOT!MC74HC164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
MOT!MC74HC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC74HC162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC74HC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC74HC160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC74HC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC74HC158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC74HC157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC74HC154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["HC"];
MOT!MC74HC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC74HC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC74HC147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
MOT!MC74HC139A	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
MOT!MC74HC138A	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
MOT!MC74HCT138A	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
MOT!MC74HC137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
MOT!MC74HC133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
MOT!MC74HC132A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
MOT!MC74HC126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
MOT!MC74HC125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
MOT!MC74HC123A	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
MOT!MC74HC113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
MOT!MC74HC112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
MOT!MC74HC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
MOT!MC74HC107	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
MOT!MC74HC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
MOT!MC74HC85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
MOT!MC74HC76	PQ[16]	TYP["DIC"]
	IN[2,4,1,16,3,7,9,6,12,8]
	OUT[15,14,11,10]
	VCC[5]
	GND[13]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
MOT!MC74HC75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
MOT!MC74HC74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
MOT!MC74HCT74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HCT"];
MOT!MC74HC73	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
MOT!MC74HC58	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
MOT!MC74HC51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
MOT!MC74HC42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
MOT!MC74HC32A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
MOT!MC74HC30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
MOT!MC74HC27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
MOT!MC74HC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
MOT!MC74HC14A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
MOT!MC74HC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
MOT!MC74HC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
MOT!MC74HC08A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HC"];
MOT!MC74HC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
MOT!MC74HC04A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
MOT!MC74HCT04A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HCT"];
MOT!MC74HC03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
MOT!MC74HC03A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
MOT!MC74HC02A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
MOT!MC74HC00A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
MOT!MC54HC7266	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XNOR G"]
	TEC["HC"];
MOT!MC54HC7266_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XNOR G"]
	TEC["HC"];
MOT!MC54HC4514	PQ[24]	TYP["DIC"]
	IN[1,2,3,21,22,23]
	OUT[11,9,10,8,7,6,5,4,18,17,20,19,14,13,16,15]
	VCC[24]
	GND[12]
	TXT["4-LINE TO 16-LINE DECODER/DEMULTIPLEXERS WITH ADDRESS LATCHES"]
	TEC["HC"];
MOT!MC54HC4078	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["8-INPUT OR/NOR GATE"]
	TEC["HC"];
MOT!MC54HC4078_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,13,14,16,18]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["8-INPUT OR/NOR GATE"]
	TEC["HC"];
MOT!MC54HC4075	PQ[14]	TYP["DIC"]
	IN[1,2,8,3,4,5,11,12,13]
	OUT[9,6,10]
	VCC[14]
	GND[7]
	TXT["TRIPLE 3-INPUT OR GATE"]
	TEC["HC"];
MOT!MC54HC4075_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,12,4,6,8,16,18,19]
	OUT[13,9,14]
	VCC[20]
	GND[10]
	TXT["TRIPLE 3-INPUT OR GATE"]
	TEC["HC"];
MOT!MC54HC4066	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
MOT!MC54HC4060	PQ[16]	TYP["DIC"]
	IN[12,11]
	OUT[7,5,4,6,14,13,15,1,2,3,10,9]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILATORS"]
	TEC["HC"];
MOT!MC54HC4053	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[12,13,2,1,5,3,14,15,4]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
MOT!MC54HC4052	PQ[16]	TYP["DIC"]
	IN[10,9,6]
	BI[12,14,15,11,1,5,2,4,13,3]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
MOT!MC54HC4051	PQ[16]	TYP["DIC"]
	IN[11,10,9,6]
	BI[13,14,15,12,1,5,2,4,3]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["HC"];
MOT!MC54HC4050	PQ[15]	TYP["DIC"]
	IN[3,5,7,9,11,14]
	OUT[2,4,6,10,12,15]
	VCC[1]
	GND[8]
	TXT["HEX NONINVERTING BUFFERS"]
	TEC["HC"];
MOT!MC54HC4050_LCC	PQ[19]	TYP["DIC"]
	IN[4,7,9,12,14,18]
	OUT[3,5,8,13,15,19]
	VCC[2]
	GND[10]
	TXT["HEX NONINVERTING BUFFERS"]
	TEC["HC"];
MOT!MC54HC4049	PQ[15]	TYP["DIC"]
	IN[3,5,7,9,11,14]
	OUT[2,4,6,10,12,15]
	VCC[1]
	GND[8]
	TXT["HEX INVERING BUFFERS"]
	TEC["HC"];
MOT!MC54HC4049_LCC	PQ[19]	TYP["DIC"]
	IN[4,7,9,12,14,18]
	OUT[3,5,8,13,15,19]
	VCC[2]
	GND[10]
	TXT["HEX INVERING BUFFERS"]
	TEC["HC"];
MOT!MC54HC4040	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,6,5,3,2,4,13,12,14,15,1]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["HC"];
MOT!MC54HC4024	PQ[14]	TYP["DIC"]
	IN[2,1]
	OUT[12,11,9,6,5,4,3]
	VCC[14]
	GND[7]
	TXT["ASYNCHRONOUS 7-BIT BINARY COUNTERS"]
	TEC["HC"];
MOT!MC54HC4024_LCC	PQ[20]	TYP["DIC"]
	IN[3,2]
	OUT[18,16,13,9,8,6,4]
	VCC[20]
	GND[10]
	TXT["ASYNCHRONOUS 7-BIT BINARY COUNTERS"]
	TEC["HC"];
MOT!MC54HC4020	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,5,4,6,13,12,14,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["14-BIT BINARY COUNTER"]
	TEC["HC"];
MOT!MC54HC4017	PQ[16]	TYP["DIC"]
	IN[14,13,15]
	OUT[3,2,4,7,10,1,5,6,9,11,12]
	VCC[16]
	GND[8]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
MOT!MC54HC4017_LCC	PQ[20]	TYP["DIC"]
	IN[18,17,19]
	OUT[4,3,5,9,13,2,7,8,12,14,15]
	VCC[20]
	GND[10]
	TXT["DECADE COUNTER/DIVIDER"]
	TEC["HC"];
MOT!MC54HC4016	PQ[14]	TYP["DIC"]
	IN[13,5,6,12]
	BI[1,2,4,3,8,9,11,10]
	VCC[14]
	GND[7]
	TXT["QUAD ANALOG SWITCH MULTIPLEXER"]
	TEC["HC"];
MOT!MC54HC4002	PQ[14]	TYP["DIC"]
	IN[2,3,4,5,9,10,11,12]
	OUT[1,13]
	VCC[14]
	GND[7]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
MOT!MC54HC4002_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,6,8,13,14,16,18]
	OUT[2,19]
	VCC[20]
	GND[10]
	TXT["Dual 4-INPUT NOR GATE"]
	TEC["HC"];
MOT!MC54HC688	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT["8-BIT MAGNITUDE/IDENTITY COMPARATOR"]
	TEC["HC"];
MOT!MC54HC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
MOT!MC54HC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["HC"];
MOT!MC54HCT640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HCT"];
MOT!MC54HC640A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["HC"];
MOT!MC54HC597	PQ[16]	TYP["DIC"]
	IN[10,11,13,14,15,12,1,2,3,4,5,6,7]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WITH INPUT LCH"]
	TEC["HC"];
MOT!MC54HC595A	PQ[16]	TYP["DIC"]
	IN[13,12,14,10,11]
	OUT[15,1,2,3,4,5,6,7,9]
	TRI[15,7]
	VCC[16]
	GND[8]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
MOT!MC54HC595A_LCC	PQ[20]	TYP["DIC"]
	IN[17,15,18,13,14]
	OUT[19,2,3,4,5,7,8,9,12]
	TRI[19,9]
	VCC[20]
	GND[10]
	TXT["8-BIT SFT REG WIRTH OUTPUT LCH"]
	TEC["HC"];
MOT!MC54HC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
MOT!MC54HC573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
MOT!MC54HC564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
MOT!MC54HC563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
MOT!MC54HCT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
MOT!MC54HC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
MOT!MC54HCT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HCT"];
MOT!MC54HC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["HC"];
MOT!MC54HCT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
MOT!MC54HC534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
MOT!MC54HCT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HCT"];
MOT!MC54HC533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["HC"];
MOT!MC54HC393	PQ[14]	TYP["DIC"]
	IN[2,1,12,13]
	OUT[3,4,5,6,11,10,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
MOT!MC54HC393_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,18,19]
	OUT[4,6,8,9,16,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
MOT!MC54HC390	PQ[16]	TYP["DIC"]
	IN[2,1,4,14,15,12]
	OUT[3,5,6,7,13,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
MOT!MC54HC390_LCC	PQ[20]	TYP["DIC"]
	IN[3,2,5,18,19,15]
	OUT[4,7,8,9,17,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-BIT AND BIN CNT"]
	TEC["HC"];
MOT!MC54HC386	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]
	OUT[3,4,10,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR"]
	TEC["HC"];
MOT!MC54HC386_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]
	OUT[4,6,14,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR"]
	TEC["HC"];
MOT!MC54HC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HC"];
MOT!MC54HCT374A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["HCT"];
MOT!MC54HC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HC"];
MOT!MC54HCT373A	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["HCT"];
MOT!MC54HC368	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC368_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,19,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC367	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,15,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC366	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC366_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC365	PQ[16]	TYP["DIC"]
	IN[1,15,2,4,6,10,12,14]
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC365_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,5,8,13,15,18]
	OUT[4,7,9,12,14,17]
	TRI[4,7,9,12,14,17]
	VCC[20]
	GND[10]
	TXT["HEX BUS DRV 3SO"]
	TEC["HC"];
MOT!MC54HC354	PQ[20]	TYP["DIC"]
	IN[15,16,17,11,14,13,12,9,8,7,6,5,4,3,2,1]
	OUT[19,18]
	TRI[19,18]
	VCC[20]
	GND[10]
	TXT["8-1LINE DATA SLCR/MUX/REG"]
	TEC["HC"];
MOT!MC54HC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["HC"];
MOT!MC54HC280	PQ[14]	TYP["DIC"]
	IN[8,9,10,11,12,13,1,2,4]
	OUT[5,6]
	VCC[14]
	GND[7]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
MOT!MC54HC280_LCC	PQ[20]	TYP["DIC"]
	IN[12,13,14,16,18,19,2,3,6]
	OUT[8,9]
	VCC[20]
	GND[10]
	TXT["9-BIT ODD/EVEN PARITY GNR/CHKR"]
	TEC["HC"];
MOT!MC54HC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["HC"];
MOT!MC54HC259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
MOT!MC54HC259_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,18,17,19]
	OUT[5,7,8,9,12,13,14,15]
	VCC[20]
	GND[10]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["HC"];
MOT!MC54HC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
MOT!MC54HC257_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	TRI[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["HC"];
MOT!MC54HC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
MOT!MC54HC253_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	TRI[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["HC"];
MOT!MC54HC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
MOT!MC54HC251_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	TRI[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["HC"];
MOT!MC54HCT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HCT"];
MOT!MC54HC245A	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["HC"];
MOT!MC54HCT244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
MOT!MC54HC244A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
MOT!MC54HC242	PQ[14]	TYP["DIC"]
	IN[13,1,11,10,9,8]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[14]
	GND[7]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
MOT!MC54HC242_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,16,14,13,12]
	OUT[4,6,8,9]
	TRI[4,6,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER"]
	TEC["HC"];
MOT!MC54HCT241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
MOT!MC54HC241A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
MOT!MC54HC240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HC"];
MOT!MC54HCT240A	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["HCT"];
MOT!MC54HC237	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
MOT!MC54HC195	PQ[16]	TYP["DIC"]
	IN[1,9,10,2,3,4,5,6,7]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
MOT!MC54HC195_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,3,4,5,7,8,9]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["4-BIT PARALLEL ACCESS SFT REG"]
	TEC["HC"];
MOT!MC54HC194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
MOT!MC54HC194_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,14,3,4,5,7,8,9]
	OUT[19,18,17,15]
	VCC[20]
	GND[10]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["HC"];
MOT!MC54HC175	PQ[16]	TYP["DIC"]
	IN[1,9,4,5,12,13]
	OUT[2,3,7,6,10,11,15,14]
	VCC[16]
	GND[8]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
MOT!MC54HC175_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,5,7,15,17]
	OUT[3,4,9,8,13,14,19,18]
	VCC[20]
	GND[10]
	TXT["QUAD D-TYPE FF CR"]
	TEC["HC"];
MOT!MC54HC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
MOT!MC54HC174_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,4,5,8,14,17,18]
	OUT[3,7,9,13,15,19]
	VCC[20]
	GND[10]
	TXT["HEX D-TYPE FF CR"]
	TEC["HC"];
MOT!MC54HC173	PQ[16]	TYP["DIC"]
	IN[15,1,2,9,10,7,14,13,12,11]
	OUT[3,4,5,6]
	TRI[3,4,5,6]
	VCC[16]
	GND[8]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
MOT!MC54HC173_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,12,13,9,18,17,15,14]
	OUT[4,5,7,8]
	TRI[4,5,7,8]
	VCC[20]
	GND[10]
	TXT["4-BIT D-TYPE REG 3SO"]
	TEC["HC"];
MOT!MC54HC165	PQ[16]	TYP["DIC"]
	IN[1,15,2,10,11,12,13,14,3,4,5,6]
	OUT[9,7]
	VCC[16]
	GND[8]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
MOT!MC54HC165_LCC	PQ[20]	TYP["DIC"]
	IN[2,19,3,13,14,15,17,18,4,5,7,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["PALL LOAD 8-BIT SFT REG"]
	TEC["HC"];
MOT!MC54HC164	PQ[14]	TYP["DIC"]
	IN[9,8,1,2]
	OUT[3,4,5,6,10,11,12,13]
	VCC[14]
	GND[7]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
MOT!MC54HC164_LCC	PQ[20]	TYP["DIC"]
	IN[13,12,2,3]
	OUT[4,6,8,9,14,16,18,19]
	VCC[20]
	GND[10]
	TXT["8-BIT PALL SERI SFT REG"]
	TEC["HC"];
MOT!MC54HC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC163_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC162_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC161_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC160_LCC	PQ[20]	TYP["DIC"]
	IN[2,12,13,9,3,4,5,7,8]
	OUT[19,18,17,15,14]
	VCC[20]
	GND[10]
	TXT["SYN 4-BIT CNT"]
	TEC["HC"];
MOT!MC54HC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC158A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC158_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC158A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC157A	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC157A_LCC	PQ[20]	TYP["DIC"]
	IN[19,2,3,4,7,8,14,13,18,17]
	OUT[5,9,12,15]
	VCC[20]
	GND[10]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC154	PQ[24]	TYP["DIC"]
	IN[23,22,21,20,18,19]
	OUT[1,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17]
	VCC[24]
	GND[12]
	TXT["4-16LINE DEC DEMUL"]
	TEC["HC"];
MOT!MC54HC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC153_LCC	PQ[20]	TYP["DIC"]
	IN[18,3,2,8,7,5,4,19,13,14,15,17]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC151_LCC	PQ[20]	TYP["DIC"]
	IN[9,14,13,12,5,4,3,2,19,18,17,15]
	OUT[7,8]
	VCC[20]
	GND[10]
	TXT["DATA SELEC/MUX"]
	TEC["HC"];
MOT!MC54HC147	PQ[16]	TYP["DIC"]
	IN[11,12,13,1,2,3,4,5,10]
	OUT[9,7,6,14]
	VCC[16]
	GND[8]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
MOT!MC54HC147_LCC	PQ[20]	TYP["DIC"]
	IN[14,15,17,2,3,4,5,7,13]
	OUT[12,9,8,18]
	VCC[20]
	GND[10]
	TXT["10-4 LINE PRIORITY ENC"]
	TEC["HC"];
MOT!MC54HC139A	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
MOT!MC54HC139A_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,2,18,17,19]
	OUT[5,7,8,9,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["HC"];
MOT!MC54HCT138A	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HCT"];
MOT!MC54HC138A	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
MOT!MC54HC138A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,8,5,7]
	OUT[19,18,17,15,14,13,12,9]
	VCC[20]
	GND[10]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["HC"];
MOT!MC54HC137	PQ[16]	TYP["DIC"]
	IN[4,1,2,3,6,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL ADDRESS LCH"]
	TEC["HC"];
MOT!MC54HC133	PQ[16]	TYP["DIC"]
	IN[1,2,3,4,5,6,7,10,11,12,13,14,15]
	OUT[9]
	VCC[16]
	GND[8]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
MOT!MC54HC133_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,5,7,8,9,13,14,15,17,18,19]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["13-IN POS Nand G"]
	TEC["HC"];
MOT!MC54HC132A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
MOT!MC54HC132A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["HC"];
MOT!MC54HC126A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
MOT!MC54HC125A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,10,9,13,12]
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
MOT!MC54HC125A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,14,13,19,18]
	OUT[4,9,12,16]
	TRI[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD BUS BUF 3SO"]
	TEC["HC"];
MOT!MC54HC123A	PQ[16]	TYP["DIC"]
	IN[1,2,3,9,10,11]
	OUT[13,4,5,12]
	VCC[16]
	GND[8]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
MOT!MC54HC123A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,12,13,14]
	OUT[17,5,7,15]
	VCC[20]
	GND[10]
	TXT["RETRIGGERABLE MONOSTABLE MULTIVIBRATOR"]
	TEC["HC"];
MOT!MC54HC113	PQ[14]	TYP["DIC"]
	IN[4,3,1,2,10,11,13,12]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
MOT!MC54HC113_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,2,3,14,16,19,18]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS"]
	TEC["HC"];
MOT!MC54HC112	PQ[16]	TYP["DIC"]
	IN[4,3,1,2,15,10,11,13,12,14]
	OUT[5,6,9,7]
	VCC[16]
	GND[8]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
MOT!MC54HC112_LCC	PQ[20]	TYP["DIC"]
	IN[5,4,2,3,19,13,14,17,15,18]
	OUT[7,8,12,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K NET FF RS CR"]
	TEC["HC"];
MOT!MC54HC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
MOT!MC54HC109_LCC	PQ[20]	TYP["DIC"]
	IN[7,3,5,4,2,14,18,15,17,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["HC"];
MOT!MC54HC107	PQ[14]	TYP["DIC"]
	IN[1,12,4,13,8,9,11,10]
	OUT[3,2,5,6]
	VCC[14]
	GND[7]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
MOT!MC54HC107_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,6,19,12,13,16,14]
	OUT[4,3,8,9]
	VCC[20]
	GND[10]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
MOT!MC54HC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
MOT!MC54HC86_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["QUAD 2-IN XOR  G"]
	TEC["HC"];
MOT!MC54HC85	PQ[16]	TYP["DIC"]
	IN[10,12,13,15,2,3,4,9,11,14,1]
	OUT[7,6,5]
	VCC[16]
	GND[8]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
MOT!MC54HC85_LCC	PQ[20]	TYP["DIC"]
	IN[13,15,17,19,3,4,5,12,14,18,2]
	OUT[9,8,7]
	VCC[20]
	GND[10]
	TXT["4-BIT MAGNITUDE COMP"]
	TEC["HC"];
MOT!MC54HC75	PQ[16]	TYP["DIC"]
	IN[2,13,3,6,4,7]
	OUT[16,1,15,14,10,11,9,8]
	VCC[5]
	GND[12]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
MOT!MC54HC75_LCC	PQ[20]	TYP["DIC"]
	IN[3,17,4,8,5,9]
	OUT[20,2,19,18,13,14,12,10]
	VCC[7]
	GND[15]
	TXT["4-BIT BISTABLE LCH"]
	TEC["HC"];
MOT!MC54HCT74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HCT"];
MOT!MC54HC74A	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
MOT!MC54HC74A_LCC	PQ[20]	TYP["DIC"]
	IN[6,4,3,2,14,16,18,19]
	OUT[8,9,13,12]
	VCC[20]
	GND[10]
	TXT["DUAL D PET FF RS CR"]
	TEC["HC"];
MOT!MC54HC73	PQ[14]	TYP["DIC"]
	IN[14,1,3,2,7,5,10,6]
	OUT[12,13,9,8]
	VCC[11]
	GND[4]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
MOT!MC54HC73_LCC	PQ[20]	TYP["DIC"]
	IN[20,2,4,3,10,8,14,9]
	OUT[18,19,13,12]
	VCC[16]
	GND[6]
	TXT["DUAL J-K FF CR"]
	TEC["HC"];
MOT!MC54HC58	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
MOT!MC54HC58_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
MOT!MC54HC51	PQ[14]	TYP["DIC"]
	IN[1,12,13,9,10,11,2,3,4,5]
	OUT[8,6]
	VCC[14]
	GND[7]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
MOT!MC54HC51_LCC	PQ[20]	TYP["DIC"]
	IN[2,18,19,13,14,16,3,4,6,8]
	OUT[12,9]
	VCC[20]
	GND[10]
	TXT["DUAL 2-WIDE 2&3-IN AND-OR-INVERT G"]
	TEC["HC"];
MOT!MC54HC42	PQ[16]	TYP["DIC"]
	IN[15,14,13,12]
	OUT[1,2,3,4,5,6,7,9,10,11]
	VCC[16]
	GND[8]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
MOT!MC54HC42_LCC	PQ[20]	TYP["DIC"]
	IN[19,18,17,15]
	OUT[2,3,4,5,7,8,9,12,13,14]
	VCC[20]
	GND[10]
	TXT["4-line BCD to 10-line decimal Dec"]
	TEC["HC"];
MOT!MC54HC32A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
MOT!MC54HC32A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Or G"]
	TEC["HC"];
MOT!MC54HC30	PQ[14]	TYP["DIC"]
	IN[1,2,3,4,5,6,11,12]
	OUT[8]
	VCC[14]
	GND[7]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
MOT!MC54HC30_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,4,6,8,9,16,18]
	OUT[12]
	VCC[20]
	GND[10]
	TXT["8-IN Nand Pos G"]
	TEC["HC"];
MOT!MC54HC27	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
MOT!MC54HC27_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nor G"]
	TEC["HC"];
MOT!MC54HC20	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[6,8]
	VCC[14]
	GND[7]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
MOT!MC54HC20_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[9,12]
	VCC[20]
	GND[10]
	TXT["Dual 4-IN Pos Nand G"]
	TEC["HC"];
MOT!MC54HC14A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
MOT!MC54HC14A_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverter SCH"]
	TEC["HC"];
MOT!MC54HC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
MOT!MC54HC11_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos And G"]
	TEC["HC"];
MOT!MC54HC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
MOT!MC54HC10_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,19,4,6,8,13,14,16]
	OUT[18,9,12]
	VCC[20]
	GND[10]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["HC"];
MOT!MC54HC08A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["HC"];
MOT!MC54HC08A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos And G"]
	TEC["HC"];
MOT!MC54HCT04A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HCT"];
MOT!MC54HC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
MOT!MC54HC04A	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["HC"];
MOT!MC54HC04_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["HC"];
MOT!MC54HC04A_LCC	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]
	OUT[3,6,9,12,14,18]
	VCC[20]
	GND[10]
	TXT["Hex Inverters"]
	TEC["HC"];
MOT!MC54HC03	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
MOT!MC54HC03A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
MOT!MC54HC03_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
MOT!MC54HC03A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G OCO"]
	TEC["HC"];
MOT!MC54HC02A	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
MOT!MC54HC02A_LCC	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]
	OUT[2,6,14,19]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["HC"];
MOT!MC54HC00A	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
MOT!MC54HC00A_LCC	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]
	OUT[4,9,12,16]
	VCC[20]
	GND[10]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["HC"];
MOT!MC74AC4040	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,6,5,3,2,4,13,12,14,15,1]
	VCC[16]
	GND[8]
	TXT["ASYNCHRONOUS 12-BIT BINARY COUNTERS"]
	TEC["AC"];
MOT!MC74AC4020	PQ[16]	TYP["DIC"]
	IN[11,10]
	OUT[9,7,5,4,6,13,12,14,15,1,2,3]
	VCC[16]
	GND[8]
	TXT["14-BIT BINARY COUNTER"]
	TEC["AC"];
MOT!MC74AC845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT845	PQ[24]	TYP["DIC"]
	IN[1,2,23,14,11,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC843	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT843	PQ[24]	TYP["DIC"]
	IN[1,11,14,13,2,3,4,5,6,7,8,9,10]
	OUT[23,22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT825	PQ[24]	TYP["DIC"]
	IN[1,2,23,11,14,13,3,4,5,6,7,8,9,10]
	OUT[22,21,20,19,18,17,16,15]
	VCC[24]
	GND[12]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
MOT!MC74ACT648	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ACT"];
MOT!MC74AC646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["AC"];
MOT!MC74ACT646	PQ[24]	TYP["DIC"]
	IN[21,3,23,22,1,2,20,19,18,17,16,15,14,13]
	OUT[4,5,6,7,8,9,10,11]
	TRI[4,5,6,7,8,9,10,11]
	VCC[24]
	GND[12]
	TXT["OCTAL BUS TRANCEIVER AND REG"]
	TEC["ACT"];
MOT!MC74AC643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AC"];
MOT!MC74ACT643	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ACT"];
MOT!MC74AC640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AC"];
MOT!MC74ACT640	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ACT"];
MOT!MC74AC623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AC"];
MOT!MC74ACT623	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ACT"];
MOT!MC74AC620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["AC"];
MOT!MC74ACT620	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["OCTAL BUS TRANCEIVER"]
	TEC["ACT"];
MOT!MC74AC574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
MOT!MC74ACT574	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
MOT!MC74AC573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
MOT!MC74ACT573	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
MOT!MC74AC568	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["AC"];
MOT!MC74AC569	PQ[20]	TYP["DIC"]
	IN[17,1,2,12,7,9,11,8,3,4,5,6]
	OUT[18,19,16,15,14,13]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["AC"];
MOT!MC74AC564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
MOT!MC74ACT564	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
MOT!MC74AC563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
MOT!MC74ACT563	PQ[20]	TYP["DIC"]
	IN[1,11,2,3,4,5,6,7,8,9]
	OUT[19,18,17,16,15,14,13,12]
	TRI[19,18,17,16,15,14,13,12]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
MOT!MC74AC541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AC"];
MOT!MC74ACT541	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ACT"];
MOT!MC74AC540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["AC"];
MOT!MC74ACT540	PQ[20]	TYP["DIC"]
	IN[1,19,2,3,4,5,6,7,8,9]
	OUT[18,17,16,15,14,13,12,11]
	TRI[18,17,16,15,14,13,12,11]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LINE DRV 3SO"]
	TEC["ACT"];
MOT!MC74AC534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AC"];
MOT!MC74ACT534	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ACT"];
MOT!MC74AC533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["AC"];
MOT!MC74ACT533	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE TRANSPARENT LCH 3SO"]
	TEC["ACT"];
MOT!MC74AC521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT521	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,3,5,7,9,12,14,16,18]
	OUT[19]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["AC"];
MOT!MC74ACT378	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF WITH ENABLE"]
	TEC["ACT"];
MOT!MC74AC377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["AC"];
MOT!MC74ACT377	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF WITH ENABLE"]
	TEC["ACT"];
MOT!MC74AC374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["AC"];
MOT!MC74ACT374	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL  D-TYPE EDGE-TRIGGERED FF 3SO"]
	TEC["ACT"];
MOT!MC74AC373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["AC"];
MOT!MC74ACT373	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	TRI[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL TRANSPARENT LCH"]
	TEC["ACT"];
MOT!MC74AC353	PQ[16]	TYP["DIC"]
	IN[6,5,4,3,1,10,11,12,13,15,14,2]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT353	PQ[16]	TYP["DIC"]
	IN[6,5,4,3,1,10,11,12,13,15,14,2]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC352	PQ[16]	TYP["DIC"]
	IN[6,5,4,3,1,10,11,12,13,15,14,2]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT352	PQ[16]	TYP["DIC"]
	IN[6,5,4,3,1,10,11,12,13,15,14,2]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT350	PQ[16]	TYP["DIC"]
	IN[13,10,9,7,6,5,4,3,2,1]
	OUT[11,12,14,15]
	VCC[16]
	GND[8]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC323	PQ[20]	TYP["DIC"]
	IN[2,3,1,19,12,9,11,18]
	OUT[8,17]
	BI[7,13,6,14,5,15,4,16]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["AC"];
MOT!MC74ACT323	PQ[20]	TYP["DIC"]
	IN[2,3,1,19,12,9,11,18]
	OUT[8,17]
	BI[7,13,6,14,5,15,4,16]
	VCC[20]
	GND[10]
	TXT[""]
	TEC["ACT"];
MOT!MC74AC299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["AC"];
MOT!MC74ACT299	PQ[20]	TYP["DIC"]
	IN[9,2,3,1,19,12,11,7,13,6,14,5,15,4,16,18]
	OUT[8,17]
	VCC[20]
	GND[10]
	TXT["8-BIT UNIVERSAL SFT/STORAGE REG"]
	TEC["ACT"];
MOT!MC74AC273	PQ[20]	TYP["DIC"]
	IN[1,11,3,4,7,8,13,14,17,18]
	OUT[2,5,6,9,12,15,16,19]
	VCC[20]
	GND[10]
	TXT["OCTAL D-TYPE FF CR"]
	TEC["AC"];
MOT!MC74AC259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["AC"];
MOT!MC74ACT259	PQ[16]	TYP["DIC"]
	IN[1,2,3,14,13,15]
	OUT[4,5,6,7,9,10,11,12]
	VCC[16]
	GND[8]
	TXT["8-BIT ADDRESSABLE LCH"]
	TEC["ACT"];
MOT!MC74AC258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
MOT!MC74ACT258	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
MOT!MC74AC257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["AC"];
MOT!MC74ACT257	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	TRI[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SLCR/MUX"]
	TEC["ACT"];
MOT!MC74AC253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["AC"];
MOT!MC74ACT253	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	TRI[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1LINES DATA SLCR/MUX"]
	TEC["ACT"];
MOT!MC74AC251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["AC"];
MOT!MC74ACT251	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SLCR/MUX 3SO"]
	TEC["ACT"];
MOT!MC74AC245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["AC"];
MOT!MC74ACT245	PQ[20]	TYP["DIC"]
	IN[19,1,18,17,16,15,14,13,12,11]
	OUT[2,3,4,5,6,7,8,9]
	TRI[2,3,4,5,6,7,8,9]
	VCC[20]
	GND[10]
	TXT["QUAD BUS TRANSCEIVER 3SO"]
	TEC["ACT"];
MOT!MC74AC244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
MOT!MC74ACT244	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
MOT!MC74AC241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
MOT!MC74ACT241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
MOT!MC74AC240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["AC"];
MOT!MC74ACT240	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19,11,13,15,17]
	OUT[18,16,14,12,9,7,5,3]
	TRI[18,16,14,12,9,7,5,3]
	VCC[20]
	GND[10]
	TXT["OCTAL BUF AND LIN DRV 3SO"]
	TEC["ACT"];
MOT!MC74AC194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["AC"];
MOT!MC74ACT194	PQ[16]	TYP["DIC"]
	IN[1,9,10,11,2,3,4,5,6,7]
	OUT[15,14,13,12]
	VCC[16]
	GND[8]
	TXT["4-BIT BIDIRECTIONAL UNIVERSAL SFT REG"]
	TEC["ACT"];
MOT!MC74AC190	PQ[16]	TYP["DIC"]
	IN[4,5,14,11,15,1,10,9]
	OUT[12,13,3,2,6,7]
	VCC[16]
	GND[8]
	TXT["SYN UP/DOWN CNT DOWN/UP MODE CONTTOL"]
	TEC["AC"];
MOT!MC74AC174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["AC"];
MOT!MC74ACT174	PQ[16]	TYP["DIC"]
	IN[1,9,3,4,6,11,13,14]
	OUT[2,5,7,10,12,15]
	VCC[16]
	GND[8]
	TXT["HEX D-TYPE FF CR"]
	TEC["ACT"];
MOT!MC74AC163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
MOT!MC74ACT163	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
MOT!MC74AC162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
MOT!MC74ACT162	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
MOT!MC74AC161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
MOT!MC74ACT161	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
MOT!MC74AC160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["AC"];
MOT!MC74ACT160	PQ[16]	TYP["DIC"]
	IN[1,9,10,7,2,3,4,5,6]
	OUT[15,14,13,12,11]
	VCC[16]
	GND[8]
	TXT["SYN 4-BIT CNT"]
	TEC["ACT"];
MOT!MC74AC158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
MOT!MC74ACT158	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
MOT!MC74AC157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["AC"];
MOT!MC74ACT157	PQ[16]	TYP["DIC"]
	IN[15,1,2,3,5,6,11,10,14,13]
	OUT[4,7,9,12]
	VCC[16]
	GND[8]
	TXT["QUAD 2-1LINE DATA SELEC/MUX"]
	TEC["ACT"];
MOT!MC74AC153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["AC"];
MOT!MC74ACT153	PQ[16]	TYP["DIC"]
	IN[14,2,1,6,5,4,3,15,10,11,12,13]
	OUT[7,9]
	VCC[16]
	GND[8]
	TXT["DUAL 4-1 LINE DATA SELEC/MUX"]
	TEC["ACT"];
MOT!MC74AC151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["AC"];
MOT!MC74ACT151	PQ[16]	TYP["DIC"]
	IN[7,11,10,9,4,3,2,1,15,14,13,12]
	OUT[5,6]
	VCC[16]
	GND[8]
	TXT["DATA SELEC/MUX"]
	TEC["ACT"];
MOT!MC74AC139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["AC"];
MOT!MC74ACT139	PQ[16]	TYP["DIC"]
	IN[2,3,1,14,13,15]
	OUT[4,5,6,7,12,11,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL 2-4LINE DEC/DEMULT"]
	TEC["ACT"];
MOT!MC74AC138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["AC"];
MOT!MC74ACT138	PQ[16]	TYP["DIC"]
	IN[1,2,3,6,4,5]
	OUT[15,14,13,12,11,10,9,7]
	VCC[16]
	GND[8]
	TXT["3-8LINE DEC/DEMUL"]
	TEC["ACT"];
MOT!MC74AC132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["AC"];
MOT!MC74ACT132	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN POS NAND SCH"]
	TEC["ACT"];
MOT!MC74AC109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["AC"];
MOT!MC74ACT109	PQ[16]	TYP["DIC"]
	IN[5,2,4,3,1,11,14,12,13,15]
	OUT[6,7,10,9]
	VCC[16]
	GND[8]
	TXT["DUAL J-K PET FF RS CR"]
	TEC["ACT"];
MOT!MC74AC86	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["QUAD 2-IN XOR  G"]
	TEC["AC"];
MOT!MC74AC74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["AC"];
MOT!MC74ACT74	PQ[14]	TYP["DIC"]
	IN[4,3,2,1,10,11,12,13]
	OUT[5,6,9,8]
	VCC[14]
	GND[7]
	TXT["DUAL D PET FF RS CR"]
	TEC["ACT"];
MOT!MC74AC32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["AC"];
MOT!MC74ACT32	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Or G"]
	TEC["ACT"];
MOT!MC74AC14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["AC"];
MOT!MC74ACT14	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverter SCH"]
	TEC["ACT"];
MOT!MC74AC11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["AC"];
MOT!MC74ACT11	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos And G"]
	TEC["ACT"];
MOT!MC74AC10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["AC"];
MOT!MC74ACT10	PQ[14]	TYP["DIC"]
	IN[1,2,13,3,4,5,9,10,11]
	OUT[12,6,8]
	VCC[14]
	GND[7]
	TXT["Triple 3-IN Pos Nand G"]
	TEC["ACT"];
MOT!MC74AC08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["AC"];
MOT!MC74ACT08	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos And G"]
	TEC["ACT"];
MOT!MC74AC04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["AC"];
MOT!MC74ACT04	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	TXT["Hex Inverters"]
	TEC["ACT"];
MOT!MC74AC02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["AC"];
MOT!MC74ACT02	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nor G"]
	TEC["ACT"];
MOT!MC74AC00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["AC"];
MOT!MC74ACT00	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	TXT["Quad 2-IN Pos Nand G"]
	TEC["ACT"];
MOT!MC3484S4_1	PQ[5]	TYP["DIC"]
	IN[1,2]
	OUT[4]
	VCC[5]
	GND[3]
	TXT[""]
	TEC["S"];
MOT!MC3484S2_1	PQ[5]	TYP["DIC"]
	IN[1,2]
	OUT[4]
	VCC[5]
	GND[3]
	TXT[""]
	TEC["S"];
MOT!MC75S110	PQ[14]	TYP["DIC"]
	IN[5,6,3,10,1,2,3,10]
	OUT[8,9,13,12]
	VCC[14]
	GND[7]
	TXT[""]
	TEC["S"];
MOT!AM26LS31	PQ[16]	TYP["DIC"]
	IN[4,1,7,9,15]
	OUT[2,6,10,14]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
MOT!AM26LS32	PQ[16]	TYP["DIC"]
	IN[4,2,6,10,14]
	OUT[3,5,11,13]
	VCC[16]
	GND[8]
	TXT["QUADRUPLE DIFFERENTIAL LINE DRIVER"]
	TEC["LS"];
MOT!MC26S10	PQ[16]	TYP["DIC"]
	IN[2,3,6,7,4,16,13,12,9]
	OUT[15,14,11,10]
	VCC[1]
	GND[5]
	TXT[""]
	TEC["S"];
MOT!uA78S40	PQ[16]	TYP["DIC"]
	IN[6,7,9,10,2]
	OUT[1,3,4,8]
	VCC[13]
	GND[11]
	TXT[""]
	TEC["S"];
MOT!MC146805F2	PQ[28]	TYP["DIC"]
	IN[4,1,2,26,25,24,23,3]
	BI[6,7,8,9,10,11,12,13,22,21,20,19,18,17,16,15,27]
	TXT[""]
	TEC["F"];
MOT!MC68HC05C4	PQ[40]	TYP["DIC"]
	IN[39,1,2,34,36,37]
	OUT[35]
	BI[11,10,9,8,7,6,5,4,12,13,14,15,16,17,18,19,28,27,26,25,24,23,22,21,29,30,33,31,32]
	TXT[""]
	TEC["HC"];
MOT!MC6805S2	PQ[28]	TYP["DIC"]
	IN[26,27,23,25,10,9,8,7,28,5,6]
	BI[15,16,17,18,19,20,21,22,2,3,11,12,13,14,4]
	TXT[""]
	TEC["S"];
MOT!MC68HC04P3	PQ[28]	TYP["DIC"]
	IN[4,5,28,6,2,7]
	BI[20,21,22,23,24,25,26,27,12,13,14,15,16,17,18,19,8,9,10,11]
	VCC[3]
	TXT[""]
	TEC["HC"];
MOT!MC68HC04P2	PQ[28]	TYP["DIC"]
	IN[4,5,28,6,2,7]
	BI[20,21,22,23,24,25,26,27,12,13,14,15,16,17,18,19,8,9,10,11]
	VCC[3]
	TXT[""]
	TEC["HC"];
MOT!MC68HC000	PQ[64]	TYP["DIC"]
	IN[25,24,23,21,22,10,13,15,12]
	OUT[5,29,4,30,3,31,2,32,1,33,64,34,63,35,62,36,61,37,60,38,59,39,58,40,57,41,56,42,55,43,54,44,45,46,47,48,50,28,51,27,52,26,20,6,19,9,7,8,11]
	TRI[5,29,4,30,3,31,2,32,1,33,64,34,63,35,62,36,61,37,60,38,59,39,58,40,57,41,56,42,55,43,54,44,45,46,47,48,50,28,51,27,52,26,6,19,9,7,8]
	VCC[14]
	GND[53,16]
	TXT[""]
	TEC["HC"];
MOT!MC68S11PH8CPV3_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11PH8CPV3_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11PH8CPV4_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68S11PH8CPV4_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CPV3_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CPV4_112_	PQ[112]	TYP["DIC"]
	IN[73,59,40,39,38,37,36,35,34,33,12,77,13,44,41,78]
	OUT[70,71,72]
	BI[54,53,52,51,50,49,48,47,20,24,80,23,100,97,96,95,94,93,91,90,110,109,108,107,106,105,104,103,60,61,62,63,64,65,66,67,81,82,83,87,88,89,7,8,9,10,3,4,5,6,19,30,79,22,21,25]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11PH8CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11PH8CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68S11PH8CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S11PH8CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFS3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68S711PH8CFS4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,42,41,40,39,38,37,36,35,20,68,21,44,43,69]
	OUT[65,66]
	BI[53,52,51,50,49,48,47,46,27,31,71,30,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,16,17,18,19,12,13,14,15,26,33,70,29,28,32]
	TXT["8-Bit Microcontroller"]
	TEC["S"];
MOT!MC68HC11KW1_100_	PQ[100]	TYP["DIC"]
	IN[67,54,70,36,35,34,33,32,31,30,29,24,25,14,26,27,15]
	OUT[65,66,68]
	BI[71,87,86,85,84,83,82,81,80,97,96,95,94,93,92,91,90,55,56,57,58,59,60,61,62,73,72,74,75,76,77,78,79,53,52,51,50,49,48,47,46,18,19,20,21,22,23,6,7,8,9,10,11,12,13,38,39,40,41,42,43,44,45,5,4,3,2,1,100,99,98,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2BCFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFU3_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFU4_88_	PQ[88]	TYP["DIC"]
	IN[80,67,31,54,53,52,51,50,49,48,47,56,55,32]
	OUT[78,79]
	BI[18,17,16,15,14,21,20,9,10,11,84,1,5,6,7,8,4,68,69,70,71,72,73,74,75,85,86,87,65,64,63,62,61,60,59,58,45,43,42,41,40,39,38,23,24,25,26,37,83,29,27,3,2,30,28,19]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11G5CFN_84_	PQ[84]	TYP["DIC"]
	IN[44,70,67,42,41,40,69]
	OUT[48,47,45]
	BI[43,9,8,7,6,5,4,3,2,21,20,19,18,17,16,15,14,49,50,51,52,53,54,55,56,79,80,81,82,84,1,32,34,36,38,33,35,37,39,78,77,76,75,74,73,72,71,31,30,29,28,27,26,25,24,57,58,59,60,61,62,63,64,13,12,11,10,68]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11G7CFN_84_	PQ[84]	TYP["DIC"]
	IN[44,70,67,42,41,40,69]
	OUT[48,47,45]
	BI[43,9,8,7,6,5,4,3,2,21,20,19,18,17,16,15,14,49,50,51,52,53,54,55,56,79,80,81,82,84,1,32,34,36,38,33,35,37,39,78,77,76,75,74,73,72,71,31,30,29,28,27,26,25,24,57,58,59,60,61,62,63,64,13,12,11,10,68]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2CFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2CFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2CFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2VFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2VFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2VFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,76,49,48,47,46,45,44,43,42,51,50,30,73]
	OUT[74,72]
	BI[60,59,19,18,17,16,15,14,58,57,56,55,54,53,21,20,62,63,64,65,66,67,68,69,8,9,10,11,80,38,77,1,37,5,6,7,4,40,39,34,26,27,28,29,22,23,24,25,33,75,78,3,35,2,36,79]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0P_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3P1_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CP_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CP3_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3CP1_40_	PQ[40]	TYP["DIC"]
	IN[14,39,36,27,26,25,10]
	OUT[40,33,32,31,30,29,28,35,34,12,38,23,11]
	BI[2,3,4,5,6,7,8,9,37,24,22,15,16,17,18,19,20,13]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4BCFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4CFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4CFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4VFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4VFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4VFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61,29]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA3CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA1CFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFU2_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFU3_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFU4_64_	PQ[64]	TYP["DIC"]
	IN[59,31,62,37,36,35,34,39,38,29]
	OUT[58,60]
	BI[63,16,15,14,13,12,11,10,9,24,23,22,21,20,19,18,17,50,51,52,53,54,55,56,57,64,1,2,3,4,5,49,48,47,46,45,44,43,42,30,25,26,27,28,61]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA3CFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA1CFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0CFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0VFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0MFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0MFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA0MFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA4BCFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2CFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2VFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2VFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2VFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2MFN2_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2MFN3_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11KA2MFN4_68_	PQ[68]	TYP["DIC"]
	IN[24,56,59,33,32,31,30,29,28,27,26,35,34,22]
	OUT[55,54,57]
	BI[17,60,9,8,7,6,5,4,3,2,16,15,14,12,13,11,10,46,47,48,49,50,51,52,53,61,62,63,64,65,66,45,44,43,42,41,40,39,38,23,18,19,20,21,58]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11F1CFN3R2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1FN_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1FNR2_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1CFN3_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11F1CFN4_68_	PQ[68]	TYP["DIC"]
	IN[19,6,2,59,61,63,65,60,62,64,66,68,67,18]
	OUT[8,43,4,50,49,48,47,46,45,44,58,57,56,55,54,53,52,51,7]
	BI[20,21,23,22,10,11,12,13,14,15,16,40,41,42,30,3,31,36,37,38,39,35,9,27,26,25,24,5,17,28,33,32,29]
	TXT["8-Bit Microcontroller"]
	TEC["F"];
MOT!MC68HC11E8CPB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8MPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8PB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E8VPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BCPB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9CPB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9PB3_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VPB2_52_	PQ[52]	TYP["DIC"]
	IN[38,26,21,1,52,51,10,12,14,16,11,13,15,17,19,18,37]
	OUT[24,49,48,47,9,8,7,6,5,4,3,2,25,27]
	BI[22,50,46,28,29,30,31,32,33,34,35,39,40,41,42,43,44,36,23]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0FN_TR_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9FN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1FN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1FNR2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1CFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1MFN_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BMFN2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BMFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFN1_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFN3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20CFS3952_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20FS3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20MFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E20VFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9MFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9VFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9CFS2_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC711E9CFS3_52_	PQ[52]	TYP["DIC"]
	IN[19,7,2,34,33,32,43,45,47,49,44,46,48,50,52,51,18]
	OUT[5,30,29,28,42,41,40,39,38,37,36,35,6,8]
	BI[3,31,27,9,10,11,12,13,14,15,16,20,21,22,23,24,25,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BCFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BCFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6CFN_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6CFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6CFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6FN1_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BVFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BVFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6VFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6VFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BMFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6BMFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6MFN2_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11L6MFN3_68_	PQ[68]	TYP["DIC"]
	IN[25,7,2,42,41,40,57,59,61,63,58,60,62,64,66,65,24]
	OUT[8,6,5,38,37,36,52,51,50,49,48,47,46,45]
	BI[4,3,39,35,11,12,13,14,15,16,17,18,26,28,29,30,31,32,22,21,20,19,53,54,55,23,56]
	TXT["8-Bit Microcontoller"]
	TEC["HC"];
MOT!MC68HC11E9B2_56_	PQ[56]	TYP["DIC"]
	IN[7,19,2,37,36,35,46,48,50,52,47,49,51,53,55,54,18]
	OUT[5,33,32,31,45,44,43,42,41,40,39,38,6,8]
	BI[3,34,30,9,10,11,12,13,14,15,16,20,22,23,24,25,26,17,4]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E0FU_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E1FU_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFU2_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9BVFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9VFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11E9MFU3_64_	PQ[64]	TYP["DIC"]
	IN[31,46,25,1,64,63,13,15,17,19,14,16,18,20,22,21,45]
	OUT[29,59,58,57,12,11,10,9,8,7,6,5,30,33]
	BI[28,27,62,56,34,36,37,38,39,40,41,42,47,50,51,52,53,54,43]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!68HC11A1_BXAJC_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1_BXAJC_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1CP3_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A0CP3_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11A1P_48_	PQ[48]	TYP["DIC"]
	IN[29,41,24,8,7,6,17,18,19,20,22,21,40]
	OUT[27,5,4,3,2,16,15,14,13,12,11,10,9,28,30]
	BI[25,1,31,32,33,34,35,36,37,38,42,43,44,45,46,47,39,26]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0FB_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFB_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFB3_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3CFBL_44_	PQ[44]	TYP["DIC"]
	IN[9,38,34,24,23,22,20,19,18,5]
	OUT[31,30,29,28,27,26,33,32,7,36,37,6]
	BI[41,42,43,44,1,2,3,4,35,21,17,10,11,12,13,14,15,8]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0FN_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0FNR2_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3FN1_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFN_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D0CFN3_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11D3CFN1_44_	PQ[44]	TYP["DIC"]
	IN[15,44,40,30,29,28,26,25,24,11]
	OUT[37,36,35,34,33,32,39,38,13,42,43,12]
	BI[3,4,5,6,7,8,9,10,41,27,23,16,17,18,19,20,21,14]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6CFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6CFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6FU1_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BVFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BVFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6VFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6VFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BCFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6BCFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6MFU2_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11L6MFU3_64_	PQ[64]	TYP["DIC"]
	IN[47,30,25,63,62,61,13,15,17,14,16,18,20,22,21,46,19]
	OUT[28,59,58,57,8,7,6,5,4,3,2,1,29,31]
	BI[27,26,60,56,33,34,35,36,37,38,39,40,48,50,51,52,53,54,44,43,42,41,9,10,11,12,45]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4MFN2_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4MFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4MFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,33,32,31,30,29,28,44,43,21]
	OUT[65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4CFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFU2_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFU3_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11N4VFU4_80_	PQ[80]	TYP["DIC"]
	IN[61,73,76,49,48,47,46,45,44,43,42,40,39,38,37,36,35,51,50,30]
	OUT[72,74]
	BI[77,11,10,9,8,7,6,5,4,21,20,19,18,17,16,15,14,62,63,64,65,66,67,68,69,78,79,80,1,2,3,60,59,58,57,56,55,54,53,34,33,22,23,24,25,26,27,28,29,75]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11K4FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P0CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P1CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2BCFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P2FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFN3_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11P3CFN4_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];
MOT!MC68HC11M2FN1_84_	PQ[84]	TYP["DIC"]
	IN[67,54,70,42,41,40,39,38,37,36,35,44,43,21]
	OUT[66,65,68]
	BI[71,1,84,83,82,81,80,79,78,11,10,9,8,7,6,5,4,55,56,57,58,59,60,61,62,72,73,74,75,76,77,53,52,51,50,49,48,47,46,33,32,31,30,29,28,27,26,12,13,14,15,16,17,18,19,69]
	TXT["8-Bit Microcontroller"]
	TEC["HC"];

