// Seed: 195481814
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    input  wire  id_4
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output tri0  id_2,
    output wand  id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  wand  id_6,
    output wire  id_7,
    input  tri1  id_8,
    output tri   id_9,
    output wire  id_10,
    output tri   id_11,
    input  tri0  id_12,
    input  uwire id_13,
    input  tri0  id_14
    , id_16
);
  logic [1 'b0 : 1  && 'h0] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_1
  );
endmodule
