Warning (10268): Verilog HDL information at multiplicacao.v(23): always construct contains both blocking and non-blocking assignments File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/Operations/multiplicacao.v Line: 23
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at gerenciador.v(11): created implicit net for "flag_HPS" File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/gerenciador.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at gerenciador.v(12): created implicit net for "reset" File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/gerenciador.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/aluno/Documentos/LEONARDO/testar/Projeto_PBL/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 168
