# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Proyecto_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:25 on Jul 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 23:52:25 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:25 on Jul 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv 
# -- Compiling module histogram
# 
# Top level modules:
# 	histogram
# End time: 23:52:25 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.histogram
# vsim work.histogram 
# Start time: 23:52:33 on Jul 02,2020
# Loading sv_std.std
# Loading work.histogram
# Loading work.data_memory
add wave -position end  sim:/histogram/DUT/RAM
add wave -position end  sim:/histogram/DUT/rd
add wave -position end  sim:/histogram/DUT/clk
run
# End time: 23:56:03 on Jul 02,2020, Elapsed time: 0:03:30
# Errors: 0, Warnings: 0
