
---------- Begin Simulation Statistics ----------
final_tick                                41081239500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58798                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                   110762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1700.74                       # Real time elapsed on the host
host_tick_rate                               24154916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041081                       # Number of seconds simulated
sim_ticks                                 41081239500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119479372                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57772194                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.821625                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.821625                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5517510                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3109136                       # number of floating regfile writes
system.cpu.idleCycles                           89117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               432150                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22066463                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.368251                       # Inst execution rate
system.cpu.iew.exec_refs                     39158155                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15879645                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5029829                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23508749                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6740                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16117949                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197424778                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23278510                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            934795                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194581359                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48742                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3460386                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 325915                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3544807                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1154                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       361485                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          70665                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 217415755                       # num instructions consuming a value
system.cpu.iew.wb_count                     194239638                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621515                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135127143                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.364092                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194374665                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297211712                       # number of integer regfile reads
system.cpu.int_regfile_writes               154177212                       # number of integer regfile writes
system.cpu.ipc                               1.217101                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.217101                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1737668      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             150406339     76.93%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750587      0.38%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813356      0.42%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476847      0.24%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  462      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193382      0.10%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               391573      0.20%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1255300      0.64%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                309      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22479950     11.50%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14401518      7.37%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1008915      0.52%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1599895      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195516159                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5366870                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10581035                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5022348                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6282880                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2924872                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014960                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2450065     83.77%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6323      0.22%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   110      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 223826      7.65%     91.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102701      3.51%     95.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20887      0.71%     95.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           120941      4.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              191336493                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          465516940                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    189217290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200190426                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197424626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195516159                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 152                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9047387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67427                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9845078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82073363                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.382212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.467172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31720908     38.65%     38.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6815817      8.30%     46.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8151593      9.93%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9017636     10.99%     67.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7727766      9.42%     77.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5839311      7.11%     84.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6698886      8.16%     92.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3768255      4.59%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2333191      2.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82073363                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.379628                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            656138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           161268                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23508749                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16117949                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                82984506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82162480                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412204                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            863                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23390239                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19193989                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            417999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9614279                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9089493                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.541598                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1092883                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          512366                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             498238                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14128                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          393                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9007861                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            321546                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80738390                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.333182                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.821340                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34857026     43.17%     43.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10097419     12.51%     55.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5187948      6.43%     62.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9305222     11.53%     73.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2536024      3.14%     76.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3807784      4.72%     81.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3387842      4.20%     85.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1994693      2.47%     88.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9564432     11.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80738390                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9564432                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34397524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34397524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34397524                       # number of overall hits
system.cpu.dcache.overall_hits::total        34397524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       350385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         350385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       350385                       # number of overall misses
system.cpu.dcache.overall_misses::total        350385                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22816501992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22816501992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22816501992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22816501992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34747909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34747909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34747909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34747909                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010084                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65118.375478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65118.375478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65118.375478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65118.375478                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               865                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.435838                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243043                       # number of writebacks
system.cpu.dcache.writebacks::total            243043                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        91504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        91504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        91504                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        91504                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258881                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18224233492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18224233492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18224233492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18224233492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007450                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70396.180067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70396.180067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70396.180067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70396.180067                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258366                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19013509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19013509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       156815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        156815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8380868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8380868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19170324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19170324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53444.303797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53444.303797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        78954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4206807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4206807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54029.706785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54029.706785                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14435633492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14435633492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74575.778747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74575.778747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12550                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12550                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       181020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       181020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14017426492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14017426492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77435.788819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77435.788819                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.650479                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34656405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            133.871573                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.650479                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69754696                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69754696                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19622280                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29857734                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30220906                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2046528                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 325915                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8945942                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96682                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201208372                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541646                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23305188                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15879650                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23418                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109808                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20716500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      109192372                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23390239                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10680614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60932176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  845174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  255                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1836                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  16926954                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                138717                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82073363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.508215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.351899                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47631224     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1474792      1.80%     59.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3780401      4.61%     64.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3130063      3.81%     68.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1904798      2.32%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2298840      2.80%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2369174      2.89%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1769166      2.16%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17714905     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82073363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.284683                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.328981                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16780467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16780467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16780467                       # number of overall hits
system.cpu.icache.overall_hits::total        16780467                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146487                       # number of overall misses
system.cpu.icache.overall_misses::total        146487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2005169000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2005169000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2005169000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2005169000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16926954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16926954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16926954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16926954                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008654                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008654                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008654                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008654                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13688.375078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13688.375078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13688.375078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13688.375078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145374                       # number of writebacks
system.cpu.icache.writebacks::total            145374                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145883                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1834862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1834862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1834862500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1834862500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008618                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008618                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008618                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008618                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12577.630704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12577.630704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12577.630704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12577.630704                       # average overall mshr miss latency
system.cpu.icache.replacements                 145374                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16780467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16780467                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2005169000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2005169000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16926954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16926954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13688.375078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13688.375078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1834862500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1834862500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12577.630704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12577.630704                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.623486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16926350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145883                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.026885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.623486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33999791                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33999791                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    16927222                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           400                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4086231                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1049487                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                28777                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1154                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 540363                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48034                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41081239500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 325915                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20687072                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9519323                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2490                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31147810                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20390753                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              199989796                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64813                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 719179                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    584                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19308223                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           221491876                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   520950032                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                305859766                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6242731                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13159083                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11556282                       # count of insts added to the skid buffer
system.cpu.rob.reads                        268516184                       # The number of ROB reads
system.cpu.rob.writes                       396113825                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49770                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144529                       # number of overall hits
system.l2.overall_hits::.cpu.data               49770                       # number of overall hits
system.l2.overall_hits::total                  194299                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209108                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1351                       # number of overall misses
system.l2.overall_misses::.cpu.data            209108                       # number of overall misses
system.l2.overall_misses::total                210459                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17301256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17395664500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94408500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17301256000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17395664500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404758                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404758                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.807747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.807747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69880.458919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82738.374429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82655.835578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69880.458919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82738.374429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82655.835578                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198749                       # number of writebacks
system.l2.writebacks::total                    198749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80602250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15174419500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15255021750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80602250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15174419500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15255021750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519963                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59661.176906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72567.379058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72484.530241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59661.176906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72567.379058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72484.530241                       # average overall mshr miss latency
system.l2.replacements                         202581                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243043                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243043                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145374                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145374                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19718                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161313                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13531066500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13531066500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        181031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            181031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83880.818657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83880.818657                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11890653250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11890653250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73711.686287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73711.686287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69880.458919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69880.458919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80602250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80602250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59661.176906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59661.176906                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3770189500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3770189500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.613961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78882.508631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78882.508631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3283766250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3283766250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.613961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.613961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68705.225442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68705.225442                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.136404                       # Cycle average of tags in use
system.l2.tags.total_refs                      808470                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210773                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.835738                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.178290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.900220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.057894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991838                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6678733                       # Number of tag accesses
system.l2.tags.data_accesses                  6678733                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000683622250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11897                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11897                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210459                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.688493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.825176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.826961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11893     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11897                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8173     68.70%     68.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.03%     68.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2945     24.75%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              629      5.29%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              146      1.23%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11897                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13469376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12719936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    327.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41080981500                       # Total gap between requests
system.mem_ctrls.avgGap                     100391.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13382528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2104707.673194719478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 325757649.060223698616                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 309585206.162048757076                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1351                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209108                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36019250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8273892250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 980348465500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26661.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39567.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4932595.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13382912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13469376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1351                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209108                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2104708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    325766996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        327871704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2104708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2104708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    309628827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       309628827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    309628827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2104708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    325766996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       637500531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210453                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4363917750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052265000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8309911500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20735.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39485.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78081                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91542                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.317771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.846172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.753539                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173373     72.37%     72.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45422     18.96%     91.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9685      4.04%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5197      2.17%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3424      1.43%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1324      0.55%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          635      0.27%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          227      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          263      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13468992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              327.862357                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              309.585206                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856271640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455115375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751320780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518246820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3242840640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17864002920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    731825280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24419623455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   594.422752                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1752989250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1371760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37956490250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854122500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       453976875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751313640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519076800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3242840640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17778679620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    803676480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24403686555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.034816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1939738250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1371760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  37769741250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198749                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2996                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161313                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210459                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301800000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263073750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           181031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          181031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77847                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437137                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1213265                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18640256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32122944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50763200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202584                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606409     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    915      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607345                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41081239500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792669000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218833981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388318500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
