{
    "id": "1690077128",
    "title": "Reducing bitvector satisfiability problems to scale down design sizes for RTL property checking",
    "venue": "high level design validation and test",
    "year": 2001,
    "authors": [
        {
            "name": "Peer Johannsen",
            "id": "2143575355",
            "org": "Corporate Technol. Design Autom., Siemens AG, Munich, Germany"
        }
    ],
    "fields_of_study": [
        "Theoretical computer science",
        "System of linear equations",
        "Satisfiability",
        "Computer science",
        "Scaling",
        "Computational complexity theory",
        "Boolean domain",
        "Model checking",
        "Boolean function",
        "Digital electronics"
    ],
    "references": [
        "1498875780",
        "1590506622",
        "2024148935",
        "2096076317",
        "2125024536",
        "2144415589",
        "2154211329"
    ]
}