# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\prob2.do}
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:54:20 on Sep 28,2025
# vlog -reportprogress 300 bclg4.sv cla64.sv prob2_tb.sv rfa.sv 
# -- Compiling module bclg4
# -- Compiling module cla64
# -- Compiling module prob2_tb
# -- Compiling module rfa
# 
# Top level modules:
# 	prob2_tb
# End time: 20:54:20 on Sep 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.prob2_tb 
# Start time: 20:54:20 on Sep 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: cla64.sv(33): (vopt-2685) [TFMPC] - Too few port connections for 'layer3'.  Expected 6, found 4.
# ** Warning: cla64.sv(33): (vopt-2718) [TFMPC] - Missing connection for port 'pout'.
# ** Warning: cla64.sv(33): (vopt-2718) [TFMPC] - Missing connection for port 'gout'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.prob2_tb(fast)
# Loading work.cla64(fast)
# Loading work.bclg4(fast)
# Loading work.bclg4(fast__1)
# Loading work.rfa(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# 50 tests completed with  0 errors
# ** Note: $finish    : prob2_tb.sv(62)
#    Time: 990 ns  Iteration: 1  Instance: /prob2_tb
# 1
# Break in Module prob2_tb at prob2_tb.sv line 62
