$comment
	File created using the following command:
		vcd file Lab3_3bit_Cnt.msim.vcd -direction
$end
$date
	Thu Feb 27 15:55:22 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Lab3_3bit_Cnt_vlg_vec_tst $end
$var reg 1 ! BA $end
$var reg 1 " CLK $end
$var reg 1 # CLR1 $end
$var reg 1 $ CLR2 $end
$var reg 1 % FO $end
$var reg 1 & SET1 $end
$var reg 1 ' SET2 $end
$var reg 1 ( Start_L $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 , D $end
$var wire 1 - E $end
$var wire 1 . F $end
$var wire 1 / G $end
$var wire 1 0 Q0 $end
$var wire 1 1 Q1 $end
$var wire 1 2 Q2 $end
$var wire 1 3 Sp_L $end
$var wire 1 4 X [3] $end
$var wire 1 5 X [2] $end
$var wire 1 6 X [1] $end
$var wire 1 7 X [0] $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > SET2~input_o $end
$var wire 1 ? SET1~input_o $end
$var wire 1 @ CLR1~input_o $end
$var wire 1 A CLR2~input_o $end
$var wire 1 B ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 C ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 D ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 E ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 F Q0~output_o $end
$var wire 1 G Q2~output_o $end
$var wire 1 H Q1~output_o $end
$var wire 1 I A~output_o $end
$var wire 1 J X[3]~output_o $end
$var wire 1 K X[2]~output_o $end
$var wire 1 L X[1]~output_o $end
$var wire 1 M X[0]~output_o $end
$var wire 1 N Sp_L~output_o $end
$var wire 1 O B~output_o $end
$var wire 1 P C~output_o $end
$var wire 1 Q D~output_o $end
$var wire 1 R E~output_o $end
$var wire 1 S F~output_o $end
$var wire 1 T G~output_o $end
$var wire 1 U CLK~input_o $end
$var wire 1 V CLK~inputclkctrl_outclk $end
$var wire 1 W inst14~feeder_combout $end
$var wire 1 X Start_L~input_o $end
$var wire 1 Y inst14~q $end
$var wire 1 Z BA~input_o $end
$var wire 1 [ FO~input_o $end
$var wire 1 \ inst37~0_combout $end
$var wire 1 ] inst37~1_combout $end
$var wire 1 ^ inst9~q $end
$var wire 1 _ inst15~0_combout $end
$var wire 1 ` inst15~1_combout $end
$var wire 1 a inst7~q $end
$var wire 1 b inst25~1_combout $end
$var wire 1 c inst1|BOOF~0_combout $end
$var wire 1 d inst1|inst50~0_combout $end
$var wire 1 e inst1|boom3~0_combout $end
$var wire 1 f inst1|boom~0_combout $end
$var wire 1 g inst1|boom1~0_combout $end
$var wire 1 h inst1|boom2~0_combout $end
$var wire 1 i inst1|inst17~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
1%
x&
x'
0(
0)
0*
0+
0,
0-
0.
1/
00
01
02
03
07
06
05
04
08
19
x:
1;
1<
1=
x>
x?
x@
xA
0B
zC
zD
zE
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
1W
0X
0Y
0Z
1[
0\
0]
0^
0_
1`
0a
0b
1c
1d
1e
1f
1g
0h
1i
$end
#25000
1(
1"
1U
1X
1V
1a
1Y
1F
1M
1G
1K
0g
0d
1\
1_
15
12
17
10
0i
0`
0T
1O
1R
1-
1*
0/
1]
#50000
0"
0U
0V
#75000
1"
1U
1V
0a
1^
1H
1L
0G
0K
1d
0_
05
02
16
11
1h
1b
1J
1N
1S
0O
1g
0d
0c
0*
1.
13
14
1`
0h
0S
1I
1O
0R
0-
1*
1)
0.
#100000
0"
0U
0V
#125000
1"
1U
1V
1a
1G
1K
0f
0e
1c
15
12
0`
0I
1P
1Q
1,
1+
0)
#150000
0"
0U
0V
#175000
1"
1U
1V
0a
0G
0K
1f
1e
0c
05
02
1`
1I
0P
0Q
0,
0+
1)
#200000
0"
0U
0V
#225000
1"
1U
1V
1a
1G
1K
0f
0e
1c
15
12
0`
0I
1P
1Q
1,
1+
0)
#250000
0"
0U
0V
#275000
1"
1U
1V
0a
0G
0K
1f
1e
0c
05
02
1`
1I
0P
0Q
0,
0+
1)
#300000
0%
0"
0U
0[
0V
1_
0\
0`
#325000
1"
1U
1V
#350000
0"
0U
0V
#375000
1"
1U
1V
#400000
0"
0U
0V
#425000
1"
1U
1V
#450000
0"
0U
0V
#475000
1"
1U
1V
#500000
0"
0U
0V
#525000
1"
1U
1V
#550000
0"
0U
0V
#575000
1"
1U
1V
#600000
0"
0U
0V
#625000
1!
1%
1"
1U
1[
1Z
1V
0_
1\
0]
1`
#650000
0"
0U
0V
#675000
1"
1U
1V
1a
0^
0H
0L
1G
1K
1d
1_
15
12
06
01
1h
0b
0`
1]
0J
0N
1S
0O
0g
0d
1c
0*
1.
03
04
0h
0S
0I
1O
1R
1-
1*
0)
0.
#700000
0"
0U
0V
#725000
1"
1U
1V
0a
1^
1H
1L
0G
0K
1d
0_
05
02
16
11
1h
1b
0]
1J
1N
1S
0O
1g
0d
0c
0*
1.
13
14
1`
0h
0S
1I
1O
0R
0-
1*
1)
0.
#750000
0"
0U
0V
#775000
1"
1U
1V
1a
0^
0H
0L
1G
1K
1d
1_
15
12
06
01
1h
0b
0`
1]
0J
0N
1S
0O
0g
0d
1c
0*
1.
03
04
0h
0S
0I
1O
1R
1-
1*
0)
0.
#800000
0"
0U
0V
#825000
1"
1U
1V
0a
1^
1H
1L
0G
0K
1d
0_
05
02
16
11
1h
1b
0]
1J
1N
1S
0O
1g
0d
0c
0*
1.
13
14
1`
0h
0S
1I
1O
0R
0-
1*
1)
0.
#850000
0"
0U
0V
#875000
1"
1U
1V
1a
0^
0H
0L
1G
1K
1d
1_
15
12
06
01
1h
0b
0`
1]
0J
0N
1S
0O
0g
0d
1c
0*
1.
03
04
0h
0S
0I
1O
1R
1-
1*
0)
0.
#900000
0"
0U
0V
#925000
0%
1"
1U
0[
1V
0_
0\
0]
0a
1^
1H
1L
0G
0K
1d
1_
05
02
16
11
1h
1b
1J
1N
1S
0O
1g
0d
0c
0*
1.
13
14
1`
0h
0S
1I
1O
0R
0-
1*
1)
0.
#950000
0"
0U
0V
#975000
1"
1U
1V
1a
0^
0H
0L
1G
1K
1d
0_
15
12
06
01
1h
0b
0`
0J
0N
1S
0O
0g
0d
1c
0*
1.
03
04
0h
0S
0I
1O
1R
1-
1*
0)
0.
#1000000
0"
0U
0V
#1025000
1"
1U
1V
0a
0G
0K
0f
1d
0c
05
02
1i
1h
1S
1T
1I
0O
1Q
1,
0*
1)
1/
1.
#1050000
0"
0U
0V
#1075000
1"
1U
1V
#1100000
0"
0U
0V
#1125000
1"
1U
1V
#1150000
0"
0U
0V
#1175000
1"
1U
1V
#1200000
