<dec f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.h' l='182' type='bool lldb_private::EmulateInstructionARM::UnalignedSupport()'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='1817' u='c' c='_ZN12lldb_private21EmulateInstructionARM22EmulateLDRRtPCRelativeEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='4570' u='c' c='_ZN12lldb_private21EmulateInstructionARM17EmulateLDRRtRnImmEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='5258' u='c' c='_ZN12lldb_private21EmulateInstructionARM15EmulateSTRThumbEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='5455' u='c' c='_ZN12lldb_private21EmulateInstructionARM18EmulateSTRRegisterEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='5762' u='c' c='_ZN12lldb_private21EmulateInstructionARM19EmulateSTRHRegisterEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='6456' u='c' c='_ZN12lldb_private21EmulateInstructionARM22EmulateLDRImmediateARMEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='6661' u='c' c='_ZN12lldb_private21EmulateInstructionARM18EmulateLDRRegisterEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='7210' u='c' c='_ZN12lldb_private21EmulateInstructionARM20EmulateLDRHImmediateEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='7311' u='c' c='_ZN12lldb_private21EmulateInstructionARM18EmulateLDRHLiteralEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='7489' u='c' c='_ZN12lldb_private21EmulateInstructionARM19EmulateLDRHRegisterEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='8045' u='c' c='_ZN12lldb_private21EmulateInstructionARM21EmulateLDRSHImmediateEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='8146' u='c' c='_ZN12lldb_private21EmulateInstructionARM19EmulateLDRSHLiteralEjNS0_11ARMEncodingE'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='8324' u='c' c='_ZN12lldb_private21EmulateInstructionARM20EmulateLDRSHRegisterEjNS0_11ARMEncodingE'/>
<def f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='14160' ll='14162' type='bool lldb_private::EmulateInstructionARM::UnalignedSupport()'/>
<doc f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='14157'>// This function returns TRUE if the processor currently provides support for
// unaligned memory accesses, or FALSE otherwise. This is always TRUE in ARMv7,
// controllable by the SCTLR.U bit in ARMv6, and always FALSE before ARMv6.</doc>
