
Atmega32.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000265e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000002e  00800060  0000265e  000026f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  0080008e  0080008e  00002720  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002720  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000277c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002a0  00000000  00000000  000027b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001b79  00000000  00000000  00002a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e64  00000000  00000000  000045d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000195f  00000000  00000000  00005435  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000081c  00000000  00000000  00006d94  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cb8  00000000  00000000  000075b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001025  00000000  00000000  00008268  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000200  00000000  00000000  0000928d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 31 00 	jmp	0x62	; 0x62 <__ctors_end>
       4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      28:	0c 94 5c 05 	jmp	0xab8	; 0xab8 <__vector_10>
      2c:	0c 94 8d 05 	jmp	0xb1a	; 0xb1a <__vector_11>
      30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      34:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      3c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      54:	74 06       	cpc	r7, r20
      56:	ac 06       	cpc	r10, r28
      58:	e4 06       	cpc	r14, r20
      5a:	00 07       	cpc	r16, r16
      5c:	58 06       	cpc	r5, r24
      5e:	90 06       	cpc	r9, r16
      60:	c8 06       	cpc	r12, r24

00000062 <__ctors_end>:
      62:	11 24       	eor	r1, r1
      64:	1f be       	out	0x3f, r1	; 63
      66:	cf e5       	ldi	r28, 0x5F	; 95
      68:	d8 e0       	ldi	r29, 0x08	; 8
      6a:	de bf       	out	0x3e, r29	; 62
      6c:	cd bf       	out	0x3d, r28	; 61

0000006e <__do_copy_data>:
      6e:	10 e0       	ldi	r17, 0x00	; 0
      70:	a0 e6       	ldi	r26, 0x60	; 96
      72:	b0 e0       	ldi	r27, 0x00	; 0
      74:	ee e5       	ldi	r30, 0x5E	; 94
      76:	f6 e2       	ldi	r31, 0x26	; 38
      78:	02 c0       	rjmp	.+4      	; 0x7e <__do_copy_data+0x10>
      7a:	05 90       	lpm	r0, Z+
      7c:	0d 92       	st	X+, r0
      7e:	ae 38       	cpi	r26, 0x8E	; 142
      80:	b1 07       	cpc	r27, r17
      82:	d9 f7       	brne	.-10     	; 0x7a <__do_copy_data+0xc>

00000084 <__do_clear_bss>:
      84:	20 e0       	ldi	r18, 0x00	; 0
      86:	ae e8       	ldi	r26, 0x8E	; 142
      88:	b0 e0       	ldi	r27, 0x00	; 0
      8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
      8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
      8e:	a7 39       	cpi	r26, 0x97	; 151
      90:	b2 07       	cpc	r27, r18
      92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
      94:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <main>
      98:	0c 94 2d 13 	jmp	0x265a	; 0x265a <_exit>

0000009c <__bad_interrupt>:
      9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <MCAL_USART_Init>:
 * @retval 		-None
 * Note 		-Supports Asynch mode only , 16Mhz clk
 */

void MCAL_USART_Init(USART_Config_t* USART_Config)
{
      a0:	cf 93       	push	r28
      a2:	df 93       	push	r29
      a4:	00 d0       	rcall	.+0      	; 0xa6 <MCAL_USART_Init+0x6>
      a6:	cd b7       	in	r28, 0x3d	; 61
      a8:	de b7       	in	r29, 0x3e	; 62
      aa:	9a 83       	std	Y+2, r25	; 0x02
      ac:	89 83       	std	Y+1, r24	; 0x01
	GL_USART_Config = USART_Config;
      ae:	89 81       	ldd	r24, Y+1	; 0x01
      b0:	9a 81       	ldd	r25, Y+2	; 0x02
      b2:	90 93 8f 00 	sts	0x008F, r25	; 0x80008f <__data_end+0x1>
      b6:	80 93 8e 00 	sts	0x008E, r24	; 0x80008e <__data_end>
	//Set BaudRate
	USART->UBRRL = USART_Config->BaudRate;
      ba:	29 e2       	ldi	r18, 0x29	; 41
      bc:	30 e0       	ldi	r19, 0x00	; 0
      be:	89 81       	ldd	r24, Y+1	; 0x01
      c0:	9a 81       	ldd	r25, Y+2	; 0x02
      c2:	fc 01       	movw	r30, r24
      c4:	81 81       	ldd	r24, Z+1	; 0x01
      c6:	92 81       	ldd	r25, Z+2	; 0x02
      c8:	a3 81       	ldd	r26, Z+3	; 0x03
      ca:	b4 81       	ldd	r27, Z+4	; 0x04
      cc:	f9 01       	movw	r30, r18
      ce:	80 83       	st	Z, r24
	//U2X Normal mode , U2X=0
	USART->UCSRA &= ~(1<<1);
      d0:	89 e2       	ldi	r24, 0x29	; 41
      d2:	90 e0       	ldi	r25, 0x00	; 0
      d4:	29 e2       	ldi	r18, 0x29	; 41
      d6:	30 e0       	ldi	r19, 0x00	; 0
      d8:	f9 01       	movw	r30, r18
      da:	22 81       	ldd	r18, Z+2	; 0x02
      dc:	2d 7f       	andi	r18, 0xFD	; 253
      de:	fc 01       	movw	r30, r24
      e0:	22 83       	std	Z+2, r18	; 0x02

	//----Enable Peripheral
	//Enable Receiver
	USART->UCSRB |= (1<<4);
      e2:	89 e2       	ldi	r24, 0x29	; 41
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	29 e2       	ldi	r18, 0x29	; 41
      e8:	30 e0       	ldi	r19, 0x00	; 0
      ea:	f9 01       	movw	r30, r18
      ec:	21 81       	ldd	r18, Z+1	; 0x01
      ee:	20 61       	ori	r18, 0x10	; 16
      f0:	fc 01       	movw	r30, r24
      f2:	21 83       	std	Z+1, r18	; 0x01
	//Enable Transmitter
	USART->UCSRB |= (1<<3);
      f4:	89 e2       	ldi	r24, 0x29	; 41
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	29 e2       	ldi	r18, 0x29	; 41
      fa:	30 e0       	ldi	r19, 0x00	; 0
      fc:	f9 01       	movw	r30, r18
      fe:	21 81       	ldd	r18, Z+1	; 0x01
     100:	28 60       	ori	r18, 0x08	; 8
     102:	fc 01       	movw	r30, r24
     104:	21 83       	std	Z+1, r18	; 0x01

	//----Frame
	//Configure Parity Mode
	switch (USART_Config->Parity)
     106:	89 81       	ldd	r24, Y+1	; 0x01
     108:	9a 81       	ldd	r25, Y+2	; 0x02
     10a:	fc 01       	movw	r30, r24
     10c:	86 81       	ldd	r24, Z+6	; 0x06
     10e:	88 2f       	mov	r24, r24
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	81 30       	cpi	r24, 0x01	; 1
     114:	91 05       	cpc	r25, r1
     116:	c9 f0       	breq	.+50     	; 0x14a <MCAL_USART_Init+0xaa>
     118:	82 30       	cpi	r24, 0x02	; 2
     11a:	91 05       	cpc	r25, r1
     11c:	49 f1       	breq	.+82     	; 0x170 <MCAL_USART_Init+0xd0>
     11e:	89 2b       	or	r24, r25
     120:	09 f0       	breq	.+2      	; 0x124 <MCAL_USART_Init+0x84>
     122:	42 c0       	rjmp	.+132    	; 0x1a8 <MCAL_USART_Init+0x108>
//	 0		1		Reserved
//	 1		0		Enabled,Even Parity
//	 1		1		Enabled,Odd Parity
//
	case USART_PARITY_NONE:
		UCSRC |= (1<<7);		//The URSEL must be one when writing the UCSRC
     124:	80 e4       	ldi	r24, 0x40	; 64
     126:	90 e0       	ldi	r25, 0x00	; 0
     128:	20 e4       	ldi	r18, 0x40	; 64
     12a:	30 e0       	ldi	r19, 0x00	; 0
     12c:	f9 01       	movw	r30, r18
     12e:	20 81       	ld	r18, Z
     130:	20 68       	ori	r18, 0x80	; 128
     132:	fc 01       	movw	r30, r24
     134:	20 83       	st	Z, r18
		UCSRC &= ~(0b11<<4);
     136:	80 e4       	ldi	r24, 0x40	; 64
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	20 e4       	ldi	r18, 0x40	; 64
     13c:	30 e0       	ldi	r19, 0x00	; 0
     13e:	f9 01       	movw	r30, r18
     140:	20 81       	ld	r18, Z
     142:	2f 7c       	andi	r18, 0xCF	; 207
     144:	fc 01       	movw	r30, r24
     146:	20 83       	st	Z, r18
		break;
     148:	2f c0       	rjmp	.+94     	; 0x1a8 <MCAL_USART_Init+0x108>
	case USART_PARITY_ODD:
		UCSRC |= (1<<7);
     14a:	80 e4       	ldi	r24, 0x40	; 64
     14c:	90 e0       	ldi	r25, 0x00	; 0
     14e:	20 e4       	ldi	r18, 0x40	; 64
     150:	30 e0       	ldi	r19, 0x00	; 0
     152:	f9 01       	movw	r30, r18
     154:	20 81       	ld	r18, Z
     156:	20 68       	ori	r18, 0x80	; 128
     158:	fc 01       	movw	r30, r24
     15a:	20 83       	st	Z, r18
		UCSRC |= (0b11<<4);
     15c:	80 e4       	ldi	r24, 0x40	; 64
     15e:	90 e0       	ldi	r25, 0x00	; 0
     160:	20 e4       	ldi	r18, 0x40	; 64
     162:	30 e0       	ldi	r19, 0x00	; 0
     164:	f9 01       	movw	r30, r18
     166:	20 81       	ld	r18, Z
     168:	20 63       	ori	r18, 0x30	; 48
     16a:	fc 01       	movw	r30, r24
     16c:	20 83       	st	Z, r18
		break;
     16e:	1c c0       	rjmp	.+56     	; 0x1a8 <MCAL_USART_Init+0x108>
	case USART_PARITY_EVEN:
		UCSRC |= (1<<7);
     170:	80 e4       	ldi	r24, 0x40	; 64
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	20 e4       	ldi	r18, 0x40	; 64
     176:	30 e0       	ldi	r19, 0x00	; 0
     178:	f9 01       	movw	r30, r18
     17a:	20 81       	ld	r18, Z
     17c:	20 68       	ori	r18, 0x80	; 128
     17e:	fc 01       	movw	r30, r24
     180:	20 83       	st	Z, r18
		UCSRC &= ~(1<<4);
     182:	80 e4       	ldi	r24, 0x40	; 64
     184:	90 e0       	ldi	r25, 0x00	; 0
     186:	20 e4       	ldi	r18, 0x40	; 64
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	f9 01       	movw	r30, r18
     18c:	20 81       	ld	r18, Z
     18e:	2f 7e       	andi	r18, 0xEF	; 239
     190:	fc 01       	movw	r30, r24
     192:	20 83       	st	Z, r18
		UCSRC |=  (1<<5);
     194:	80 e4       	ldi	r24, 0x40	; 64
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	20 e4       	ldi	r18, 0x40	; 64
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	f9 01       	movw	r30, r18
     19e:	20 81       	ld	r18, Z
     1a0:	20 62       	ori	r18, 0x20	; 32
     1a2:	fc 01       	movw	r30, r24
     1a4:	20 83       	st	Z, r18
		break;
     1a6:	00 00       	nop
	}
	//Configure Data size
	switch(USART_Config->Data_Length)
     1a8:	89 81       	ldd	r24, Y+1	; 0x01
     1aa:	9a 81       	ldd	r25, Y+2	; 0x02
     1ac:	fc 01       	movw	r30, r24
     1ae:	85 81       	ldd	r24, Z+5	; 0x05
     1b0:	88 2f       	mov	r24, r24
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	82 30       	cpi	r24, 0x02	; 2
     1b6:	91 05       	cpc	r25, r1
     1b8:	09 f4       	brne	.+2      	; 0x1bc <MCAL_USART_Init+0x11c>
     1ba:	5a c0       	rjmp	.+180    	; 0x270 <MCAL_USART_Init+0x1d0>
     1bc:	83 30       	cpi	r24, 0x03	; 3
     1be:	91 05       	cpc	r25, r1
     1c0:	2c f4       	brge	.+10     	; 0x1cc <MCAL_USART_Init+0x12c>
     1c2:	00 97       	sbiw	r24, 0x00	; 0
     1c4:	59 f0       	breq	.+22     	; 0x1dc <MCAL_USART_Init+0x13c>
     1c6:	01 97       	sbiw	r24, 0x01	; 1
     1c8:	71 f1       	breq	.+92     	; 0x226 <MCAL_USART_Init+0x186>
     1ca:	c1 c0       	rjmp	.+386    	; 0x34e <MCAL_USART_Init+0x2ae>
     1cc:	83 30       	cpi	r24, 0x03	; 3
     1ce:	91 05       	cpc	r25, r1
     1d0:	09 f4       	brne	.+2      	; 0x1d4 <MCAL_USART_Init+0x134>
     1d2:	73 c0       	rjmp	.+230    	; 0x2ba <MCAL_USART_Init+0x21a>
     1d4:	04 97       	sbiw	r24, 0x04	; 4
     1d6:	09 f4       	brne	.+2      	; 0x1da <MCAL_USART_Init+0x13a>
     1d8:	95 c0       	rjmp	.+298    	; 0x304 <MCAL_USART_Init+0x264>
     1da:	b9 c0       	rjmp	.+370    	; 0x34e <MCAL_USART_Init+0x2ae>
//	 	 0			  1		  0		7-Bits
//	 	 0			  1		  1		8-Bits
//	 	 1			  1		  1		9-Bits

	case USART_DATA_LEGNTH_5BIT:
		UCSRC |= (1<<7);
     1dc:	80 e4       	ldi	r24, 0x40	; 64
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	20 e4       	ldi	r18, 0x40	; 64
     1e2:	30 e0       	ldi	r19, 0x00	; 0
     1e4:	f9 01       	movw	r30, r18
     1e6:	20 81       	ld	r18, Z
     1e8:	20 68       	ori	r18, 0x80	; 128
     1ea:	fc 01       	movw	r30, r24
     1ec:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     1ee:	89 e2       	ldi	r24, 0x29	; 41
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	29 e2       	ldi	r18, 0x29	; 41
     1f4:	30 e0       	ldi	r19, 0x00	; 0
     1f6:	f9 01       	movw	r30, r18
     1f8:	21 81       	ldd	r18, Z+1	; 0x01
     1fa:	2b 7f       	andi	r18, 0xFB	; 251
     1fc:	fc 01       	movw	r30, r24
     1fe:	21 83       	std	Z+1, r18	; 0x01
		UCSRC &= ~(1<<1);
     200:	80 e4       	ldi	r24, 0x40	; 64
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	20 e4       	ldi	r18, 0x40	; 64
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	f9 01       	movw	r30, r18
     20a:	20 81       	ld	r18, Z
     20c:	2d 7f       	andi	r18, 0xFD	; 253
     20e:	fc 01       	movw	r30, r24
     210:	20 83       	st	Z, r18
		UCSRC &= ~(1<<2);
     212:	80 e4       	ldi	r24, 0x40	; 64
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	20 e4       	ldi	r18, 0x40	; 64
     218:	30 e0       	ldi	r19, 0x00	; 0
     21a:	f9 01       	movw	r30, r18
     21c:	20 81       	ld	r18, Z
     21e:	2b 7f       	andi	r18, 0xFB	; 251
     220:	fc 01       	movw	r30, r24
     222:	20 83       	st	Z, r18
		break;
     224:	94 c0       	rjmp	.+296    	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_6BIT:
		UCSRC |= (1<<7);
     226:	80 e4       	ldi	r24, 0x40	; 64
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	20 e4       	ldi	r18, 0x40	; 64
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	f9 01       	movw	r30, r18
     230:	20 81       	ld	r18, Z
     232:	20 68       	ori	r18, 0x80	; 128
     234:	fc 01       	movw	r30, r24
     236:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     238:	89 e2       	ldi	r24, 0x29	; 41
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	29 e2       	ldi	r18, 0x29	; 41
     23e:	30 e0       	ldi	r19, 0x00	; 0
     240:	f9 01       	movw	r30, r18
     242:	21 81       	ldd	r18, Z+1	; 0x01
     244:	2b 7f       	andi	r18, 0xFB	; 251
     246:	fc 01       	movw	r30, r24
     248:	21 83       	std	Z+1, r18	; 0x01
		UCSRC |= (1<<1);
     24a:	80 e4       	ldi	r24, 0x40	; 64
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	20 e4       	ldi	r18, 0x40	; 64
     250:	30 e0       	ldi	r19, 0x00	; 0
     252:	f9 01       	movw	r30, r18
     254:	20 81       	ld	r18, Z
     256:	22 60       	ori	r18, 0x02	; 2
     258:	fc 01       	movw	r30, r24
     25a:	20 83       	st	Z, r18
		UCSRC &= ~(1<<2);
     25c:	80 e4       	ldi	r24, 0x40	; 64
     25e:	90 e0       	ldi	r25, 0x00	; 0
     260:	20 e4       	ldi	r18, 0x40	; 64
     262:	30 e0       	ldi	r19, 0x00	; 0
     264:	f9 01       	movw	r30, r18
     266:	20 81       	ld	r18, Z
     268:	2b 7f       	andi	r18, 0xFB	; 251
     26a:	fc 01       	movw	r30, r24
     26c:	20 83       	st	Z, r18
		break;
     26e:	6f c0       	rjmp	.+222    	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_7BIT:
		UCSRC |= (1<<7);
     270:	80 e4       	ldi	r24, 0x40	; 64
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	20 e4       	ldi	r18, 0x40	; 64
     276:	30 e0       	ldi	r19, 0x00	; 0
     278:	f9 01       	movw	r30, r18
     27a:	20 81       	ld	r18, Z
     27c:	20 68       	ori	r18, 0x80	; 128
     27e:	fc 01       	movw	r30, r24
     280:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     282:	89 e2       	ldi	r24, 0x29	; 41
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	29 e2       	ldi	r18, 0x29	; 41
     288:	30 e0       	ldi	r19, 0x00	; 0
     28a:	f9 01       	movw	r30, r18
     28c:	21 81       	ldd	r18, Z+1	; 0x01
     28e:	2b 7f       	andi	r18, 0xFB	; 251
     290:	fc 01       	movw	r30, r24
     292:	21 83       	std	Z+1, r18	; 0x01
		UCSRC &= ~(1<<1);
     294:	80 e4       	ldi	r24, 0x40	; 64
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	20 e4       	ldi	r18, 0x40	; 64
     29a:	30 e0       	ldi	r19, 0x00	; 0
     29c:	f9 01       	movw	r30, r18
     29e:	20 81       	ld	r18, Z
     2a0:	2d 7f       	andi	r18, 0xFD	; 253
     2a2:	fc 01       	movw	r30, r24
     2a4:	20 83       	st	Z, r18
		UCSRC |= (1<<2);
     2a6:	80 e4       	ldi	r24, 0x40	; 64
     2a8:	90 e0       	ldi	r25, 0x00	; 0
     2aa:	20 e4       	ldi	r18, 0x40	; 64
     2ac:	30 e0       	ldi	r19, 0x00	; 0
     2ae:	f9 01       	movw	r30, r18
     2b0:	20 81       	ld	r18, Z
     2b2:	24 60       	ori	r18, 0x04	; 4
     2b4:	fc 01       	movw	r30, r24
     2b6:	20 83       	st	Z, r18
		break;
     2b8:	4a c0       	rjmp	.+148    	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_8BIT:
		UCSRC |= (1<<7);
     2ba:	80 e4       	ldi	r24, 0x40	; 64
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	20 e4       	ldi	r18, 0x40	; 64
     2c0:	30 e0       	ldi	r19, 0x00	; 0
     2c2:	f9 01       	movw	r30, r18
     2c4:	20 81       	ld	r18, Z
     2c6:	20 68       	ori	r18, 0x80	; 128
     2c8:	fc 01       	movw	r30, r24
     2ca:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     2cc:	89 e2       	ldi	r24, 0x29	; 41
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	29 e2       	ldi	r18, 0x29	; 41
     2d2:	30 e0       	ldi	r19, 0x00	; 0
     2d4:	f9 01       	movw	r30, r18
     2d6:	21 81       	ldd	r18, Z+1	; 0x01
     2d8:	2b 7f       	andi	r18, 0xFB	; 251
     2da:	fc 01       	movw	r30, r24
     2dc:	21 83       	std	Z+1, r18	; 0x01
		UCSRC |= (1<<1);
     2de:	80 e4       	ldi	r24, 0x40	; 64
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	20 e4       	ldi	r18, 0x40	; 64
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	22 60       	ori	r18, 0x02	; 2
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18
		UCSRC |= (1<<2);
     2f0:	80 e4       	ldi	r24, 0x40	; 64
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	20 e4       	ldi	r18, 0x40	; 64
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	f9 01       	movw	r30, r18
     2fa:	20 81       	ld	r18, Z
     2fc:	24 60       	ori	r18, 0x04	; 4
     2fe:	fc 01       	movw	r30, r24
     300:	20 83       	st	Z, r18
		break;
     302:	25 c0       	rjmp	.+74     	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_9BIT:
		UCSRC |= (1<<7);
     304:	80 e4       	ldi	r24, 0x40	; 64
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	20 e4       	ldi	r18, 0x40	; 64
     30a:	30 e0       	ldi	r19, 0x00	; 0
     30c:	f9 01       	movw	r30, r18
     30e:	20 81       	ld	r18, Z
     310:	20 68       	ori	r18, 0x80	; 128
     312:	fc 01       	movw	r30, r24
     314:	20 83       	st	Z, r18
		USART->UCSRB |= (1<<2);
     316:	89 e2       	ldi	r24, 0x29	; 41
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	29 e2       	ldi	r18, 0x29	; 41
     31c:	30 e0       	ldi	r19, 0x00	; 0
     31e:	f9 01       	movw	r30, r18
     320:	21 81       	ldd	r18, Z+1	; 0x01
     322:	24 60       	ori	r18, 0x04	; 4
     324:	fc 01       	movw	r30, r24
     326:	21 83       	std	Z+1, r18	; 0x01
		UCSRC |= (1<<1);
     328:	80 e4       	ldi	r24, 0x40	; 64
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	20 e4       	ldi	r18, 0x40	; 64
     32e:	30 e0       	ldi	r19, 0x00	; 0
     330:	f9 01       	movw	r30, r18
     332:	20 81       	ld	r18, Z
     334:	22 60       	ori	r18, 0x02	; 2
     336:	fc 01       	movw	r30, r24
     338:	20 83       	st	Z, r18
		UCSRC |= (1<<2);
     33a:	80 e4       	ldi	r24, 0x40	; 64
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	20 e4       	ldi	r18, 0x40	; 64
     340:	30 e0       	ldi	r19, 0x00	; 0
     342:	f9 01       	movw	r30, r18
     344:	20 81       	ld	r18, Z
     346:	24 60       	ori	r18, 0x04	; 4
     348:	fc 01       	movw	r30, r24
     34a:	20 83       	st	Z, r18
		break;
     34c:	00 00       	nop

	}
	//Configure Stop Bits
	switch (USART_Config->Stop_Bits)
     34e:	89 81       	ldd	r24, Y+1	; 0x01
     350:	9a 81       	ldd	r25, Y+2	; 0x02
     352:	fc 01       	movw	r30, r24
     354:	87 81       	ldd	r24, Z+7	; 0x07
     356:	88 2f       	mov	r24, r24
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	00 97       	sbiw	r24, 0x00	; 0
     35c:	19 f0       	breq	.+6      	; 0x364 <MCAL_USART_Init+0x2c4>
     35e:	01 97       	sbiw	r24, 0x01	; 1
     360:	a1 f0       	breq	.+40     	; 0x38a <MCAL_USART_Init+0x2ea>
     362:	26 c0       	rjmp	.+76     	; 0x3b0 <MCAL_USART_Init+0x310>
	{
//	Bit 3 – USBS: Stop Bit Select
//	0 : 1 Bit
//	1 : 2 Bit
	case USART_StopBits_1:
		UCSRC |= (1<<7);
     364:	80 e4       	ldi	r24, 0x40	; 64
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	20 e4       	ldi	r18, 0x40	; 64
     36a:	30 e0       	ldi	r19, 0x00	; 0
     36c:	f9 01       	movw	r30, r18
     36e:	20 81       	ld	r18, Z
     370:	20 68       	ori	r18, 0x80	; 128
     372:	fc 01       	movw	r30, r24
     374:	20 83       	st	Z, r18
		UCSRC &= ~(1<<3);
     376:	80 e4       	ldi	r24, 0x40	; 64
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	20 e4       	ldi	r18, 0x40	; 64
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	f9 01       	movw	r30, r18
     380:	20 81       	ld	r18, Z
     382:	27 7f       	andi	r18, 0xF7	; 247
     384:	fc 01       	movw	r30, r24
     386:	20 83       	st	Z, r18
		break;
     388:	13 c0       	rjmp	.+38     	; 0x3b0 <MCAL_USART_Init+0x310>

	case USART_StopBits_2:
		UCSRC |= (1<<7);
     38a:	80 e4       	ldi	r24, 0x40	; 64
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	20 e4       	ldi	r18, 0x40	; 64
     390:	30 e0       	ldi	r19, 0x00	; 0
     392:	f9 01       	movw	r30, r18
     394:	20 81       	ld	r18, Z
     396:	20 68       	ori	r18, 0x80	; 128
     398:	fc 01       	movw	r30, r24
     39a:	20 83       	st	Z, r18
		UCSRC |= (1<<3);
     39c:	80 e4       	ldi	r24, 0x40	; 64
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	20 e4       	ldi	r18, 0x40	; 64
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	f9 01       	movw	r30, r18
     3a6:	20 81       	ld	r18, Z
     3a8:	28 60       	ori	r18, 0x08	; 8
     3aa:	fc 01       	movw	r30, r24
     3ac:	20 83       	st	Z, r18
		break;
     3ae:	00 00       	nop
	}
	//Choose Mode
	if(USART_Config->USART_MODE == USART_MODE_Synchronous )
     3b0:	89 81       	ldd	r24, Y+1	; 0x01
     3b2:	9a 81       	ldd	r25, Y+2	; 0x02
     3b4:	fc 01       	movw	r30, r24
     3b6:	80 81       	ld	r24, Z
     3b8:	81 30       	cpi	r24, 0x01	; 1
     3ba:	99 f4       	brne	.+38     	; 0x3e2 <MCAL_USART_Init+0x342>
	{
		UCSRC |= (1<<7);
     3bc:	80 e4       	ldi	r24, 0x40	; 64
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	20 e4       	ldi	r18, 0x40	; 64
     3c2:	30 e0       	ldi	r19, 0x00	; 0
     3c4:	f9 01       	movw	r30, r18
     3c6:	20 81       	ld	r18, Z
     3c8:	20 68       	ori	r18, 0x80	; 128
     3ca:	fc 01       	movw	r30, r24
     3cc:	20 83       	st	Z, r18
		UCSRC |= (1<<6);
     3ce:	80 e4       	ldi	r24, 0x40	; 64
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	20 e4       	ldi	r18, 0x40	; 64
     3d4:	30 e0       	ldi	r19, 0x00	; 0
     3d6:	f9 01       	movw	r30, r18
     3d8:	20 81       	ld	r18, Z
     3da:	20 64       	ori	r18, 0x40	; 64
     3dc:	fc 01       	movw	r30, r24
     3de:	20 83       	st	Z, r18
     3e0:	18 c0       	rjmp	.+48     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
	}
	else if (USART_Config->USART_MODE == USART_MODE_Asynchronous )
     3e2:	89 81       	ldd	r24, Y+1	; 0x01
     3e4:	9a 81       	ldd	r25, Y+2	; 0x02
     3e6:	fc 01       	movw	r30, r24
     3e8:	80 81       	ld	r24, Z
     3ea:	88 23       	and	r24, r24
     3ec:	91 f4       	brne	.+36     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
	{
		UCSRC |= (1<<7);
     3ee:	80 e4       	ldi	r24, 0x40	; 64
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	20 e4       	ldi	r18, 0x40	; 64
     3f4:	30 e0       	ldi	r19, 0x00	; 0
     3f6:	f9 01       	movw	r30, r18
     3f8:	20 81       	ld	r18, Z
     3fa:	20 68       	ori	r18, 0x80	; 128
     3fc:	fc 01       	movw	r30, r24
     3fe:	20 83       	st	Z, r18
		UCSRC &= ~(1<<6);
     400:	80 e4       	ldi	r24, 0x40	; 64
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	20 e4       	ldi	r18, 0x40	; 64
     406:	30 e0       	ldi	r19, 0x00	; 0
     408:	f9 01       	movw	r30, r18
     40a:	20 81       	ld	r18, Z
     40c:	2f 7b       	andi	r18, 0xBF	; 191
     40e:	fc 01       	movw	r30, r24
     410:	20 83       	st	Z, r18
	}

	//Configure Interrupt
	switch (USART_Config->IRQ_Enable)
     412:	89 81       	ldd	r24, Y+1	; 0x01
     414:	9a 81       	ldd	r25, Y+2	; 0x02
     416:	fc 01       	movw	r30, r24
     418:	80 85       	ldd	r24, Z+8	; 0x08
     41a:	88 2f       	mov	r24, r24
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	81 30       	cpi	r24, 0x01	; 1
     420:	91 05       	cpc	r25, r1
     422:	09 f4       	brne	.+2      	; 0x426 <__EEPROM_REGION_LENGTH__+0x26>
     424:	45 c0       	rjmp	.+138    	; 0x4b0 <__EEPROM_REGION_LENGTH__+0xb0>
     426:	82 30       	cpi	r24, 0x02	; 2
     428:	91 05       	cpc	r25, r1
     42a:	1c f4       	brge	.+6      	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
     42c:	89 2b       	or	r24, r25
     42e:	41 f0       	breq	.+16     	; 0x440 <__EEPROM_REGION_LENGTH__+0x40>

	}



}
     430:	77 c0       	rjmp	.+238    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
		UCSRC |= (1<<7);
		UCSRC &= ~(1<<6);
	}

	//Configure Interrupt
	switch (USART_Config->IRQ_Enable)
     432:	82 30       	cpi	r24, 0x02	; 2
     434:	91 05       	cpc	r25, r1
     436:	01 f1       	breq	.+64     	; 0x478 <__EEPROM_REGION_LENGTH__+0x78>
     438:	03 97       	sbiw	r24, 0x03	; 3
     43a:	09 f4       	brne	.+2      	; 0x43e <__EEPROM_REGION_LENGTH__+0x3e>
     43c:	55 c0       	rjmp	.+170    	; 0x4e8 <__EEPROM_REGION_LENGTH__+0xe8>

	}



}
     43e:	70 c0       	rjmp	.+224    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>

	//Configure Interrupt
	switch (USART_Config->IRQ_Enable)
	{
	case USART_IRQ_DISABLED:
		USART->UCSRB &= ~(1<<7);
     440:	89 e2       	ldi	r24, 0x29	; 41
     442:	90 e0       	ldi	r25, 0x00	; 0
     444:	29 e2       	ldi	r18, 0x29	; 41
     446:	30 e0       	ldi	r19, 0x00	; 0
     448:	f9 01       	movw	r30, r18
     44a:	21 81       	ldd	r18, Z+1	; 0x01
     44c:	2f 77       	andi	r18, 0x7F	; 127
     44e:	fc 01       	movw	r30, r24
     450:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB &= ~(1<<6);
     452:	89 e2       	ldi	r24, 0x29	; 41
     454:	90 e0       	ldi	r25, 0x00	; 0
     456:	29 e2       	ldi	r18, 0x29	; 41
     458:	30 e0       	ldi	r19, 0x00	; 0
     45a:	f9 01       	movw	r30, r18
     45c:	21 81       	ldd	r18, Z+1	; 0x01
     45e:	2f 7b       	andi	r18, 0xBF	; 191
     460:	fc 01       	movw	r30, r24
     462:	21 83       	std	Z+1, r18	; 0x01
		DISABLE_GLOBAL_INTERRUPT();
     464:	8f e5       	ldi	r24, 0x5F	; 95
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	2f e5       	ldi	r18, 0x5F	; 95
     46a:	30 e0       	ldi	r19, 0x00	; 0
     46c:	f9 01       	movw	r30, r18
     46e:	20 81       	ld	r18, Z
     470:	2f 77       	andi	r18, 0x7F	; 127
     472:	fc 01       	movw	r30, r24
     474:	20 83       	st	Z, r18
		break;
     476:	54 c0       	rjmp	.+168    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
	case USART_IRQ_EN_RXCIE:
		USART->UCSRB |= (1<<7);
     478:	89 e2       	ldi	r24, 0x29	; 41
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	29 e2       	ldi	r18, 0x29	; 41
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	f9 01       	movw	r30, r18
     482:	21 81       	ldd	r18, Z+1	; 0x01
     484:	20 68       	ori	r18, 0x80	; 128
     486:	fc 01       	movw	r30, r24
     488:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB &= ~(1<<6);
     48a:	89 e2       	ldi	r24, 0x29	; 41
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	29 e2       	ldi	r18, 0x29	; 41
     490:	30 e0       	ldi	r19, 0x00	; 0
     492:	f9 01       	movw	r30, r18
     494:	21 81       	ldd	r18, Z+1	; 0x01
     496:	2f 7b       	andi	r18, 0xBF	; 191
     498:	fc 01       	movw	r30, r24
     49a:	21 83       	std	Z+1, r18	; 0x01
		ENABLE_GLOBAL_INTERRUPT();
     49c:	8f e5       	ldi	r24, 0x5F	; 95
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	2f e5       	ldi	r18, 0x5F	; 95
     4a2:	30 e0       	ldi	r19, 0x00	; 0
     4a4:	f9 01       	movw	r30, r18
     4a6:	20 81       	ld	r18, Z
     4a8:	20 68       	ori	r18, 0x80	; 128
     4aa:	fc 01       	movw	r30, r24
     4ac:	20 83       	st	Z, r18
		break;
     4ae:	38 c0       	rjmp	.+112    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
	case USART_IRQ_EN_TXCIE:
		USART->UCSRB &= ~(1<<7);
     4b0:	89 e2       	ldi	r24, 0x29	; 41
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	29 e2       	ldi	r18, 0x29	; 41
     4b6:	30 e0       	ldi	r19, 0x00	; 0
     4b8:	f9 01       	movw	r30, r18
     4ba:	21 81       	ldd	r18, Z+1	; 0x01
     4bc:	2f 77       	andi	r18, 0x7F	; 127
     4be:	fc 01       	movw	r30, r24
     4c0:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB |= (1<<6);
     4c2:	89 e2       	ldi	r24, 0x29	; 41
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	29 e2       	ldi	r18, 0x29	; 41
     4c8:	30 e0       	ldi	r19, 0x00	; 0
     4ca:	f9 01       	movw	r30, r18
     4cc:	21 81       	ldd	r18, Z+1	; 0x01
     4ce:	20 64       	ori	r18, 0x40	; 64
     4d0:	fc 01       	movw	r30, r24
     4d2:	21 83       	std	Z+1, r18	; 0x01
		ENABLE_GLOBAL_INTERRUPT();
     4d4:	8f e5       	ldi	r24, 0x5F	; 95
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	2f e5       	ldi	r18, 0x5F	; 95
     4da:	30 e0       	ldi	r19, 0x00	; 0
     4dc:	f9 01       	movw	r30, r18
     4de:	20 81       	ld	r18, Z
     4e0:	20 68       	ori	r18, 0x80	; 128
     4e2:	fc 01       	movw	r30, r24
     4e4:	20 83       	st	Z, r18
		break;
     4e6:	1c c0       	rjmp	.+56     	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
	case USART_IRQ_EN_TXCIE_RXCIE:
		USART->UCSRB |= (1<<7);
     4e8:	89 e2       	ldi	r24, 0x29	; 41
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	29 e2       	ldi	r18, 0x29	; 41
     4ee:	30 e0       	ldi	r19, 0x00	; 0
     4f0:	f9 01       	movw	r30, r18
     4f2:	21 81       	ldd	r18, Z+1	; 0x01
     4f4:	20 68       	ori	r18, 0x80	; 128
     4f6:	fc 01       	movw	r30, r24
     4f8:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB |= (1<<6);
     4fa:	89 e2       	ldi	r24, 0x29	; 41
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	29 e2       	ldi	r18, 0x29	; 41
     500:	30 e0       	ldi	r19, 0x00	; 0
     502:	f9 01       	movw	r30, r18
     504:	21 81       	ldd	r18, Z+1	; 0x01
     506:	20 64       	ori	r18, 0x40	; 64
     508:	fc 01       	movw	r30, r24
     50a:	21 83       	std	Z+1, r18	; 0x01
		ENABLE_GLOBAL_INTERRUPT();
     50c:	8f e5       	ldi	r24, 0x5F	; 95
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	2f e5       	ldi	r18, 0x5F	; 95
     512:	30 e0       	ldi	r19, 0x00	; 0
     514:	f9 01       	movw	r30, r18
     516:	20 81       	ld	r18, Z
     518:	20 68       	ori	r18, 0x80	; 128
     51a:	fc 01       	movw	r30, r24
     51c:	20 83       	st	Z, r18
		break;
     51e:	00 00       	nop

	}



}
     520:	00 00       	nop
     522:	0f 90       	pop	r0
     524:	0f 90       	pop	r0
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	08 95       	ret

0000052c <MCAL_USART_SEND>:
 * @param [in] 	-Polling : Polling Mode
 * @retval 		-None
 * Note 		-None
 */
void MCAL_USART_SEND(uint8_t TxBuffer , Polling_Mechanism_t Polling)
{
     52c:	cf 93       	push	r28
     52e:	df 93       	push	r29
     530:	00 d0       	rcall	.+0      	; 0x532 <MCAL_USART_SEND+0x6>
     532:	cd b7       	in	r28, 0x3d	; 61
     534:	de b7       	in	r29, 0x3e	; 62
     536:	89 83       	std	Y+1, r24	; 0x01
     538:	6a 83       	std	Y+2, r22	; 0x02
	//while((USART->UCSRA & (1<<6)));
	if(Polling)
     53a:	8a 81       	ldd	r24, Y+2	; 0x02
     53c:	88 23       	and	r24, r24
     53e:	59 f0       	breq	.+22     	; 0x556 <MCAL_USART_SEND+0x2a>
	{
		while(!(USART->UCSRA & (1<<5)));
     540:	00 00       	nop
     542:	89 e2       	ldi	r24, 0x29	; 41
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	fc 01       	movw	r30, r24
     548:	82 81       	ldd	r24, Z+2	; 0x02
     54a:	88 2f       	mov	r24, r24
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	80 72       	andi	r24, 0x20	; 32
     550:	99 27       	eor	r25, r25
     552:	89 2b       	or	r24, r25
     554:	b1 f3       	breq	.-20     	; 0x542 <MCAL_USART_SEND+0x16>

	}
	if((USART->UCSRB>>2)&1)
     556:	89 e2       	ldi	r24, 0x29	; 41
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	fc 01       	movw	r30, r24
     55c:	81 81       	ldd	r24, Z+1	; 0x01
     55e:	86 95       	lsr	r24
     560:	86 95       	lsr	r24
     562:	88 2f       	mov	r24, r24
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	81 70       	andi	r24, 0x01	; 1
     568:	99 27       	eor	r25, r25
     56a:	89 2b       	or	r24, r25
     56c:	71 f0       	breq	.+28     	; 0x58a <MCAL_USART_SEND+0x5e>
		{
	//		Bit 0 – TXB8: Transmit Data Bit 8
	//		TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames
	//		with nine data bits. Must be written before writing the low bits to UDR.
			USART->UCSRB &=((TxBuffer & (1<<8))>>8);
     56e:	89 e2       	ldi	r24, 0x29	; 41
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	fc 01       	movw	r30, r24
     574:	81 81       	ldd	r24, Z+1	; 0x01
     576:	89 e2       	ldi	r24, 0x29	; 41
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	fc 01       	movw	r30, r24
     57c:	11 82       	std	Z+1, r1	; 0x01
			USART->UDR = ((uint8_t)TxBuffer);
     57e:	89 e2       	ldi	r24, 0x29	; 41
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	29 81       	ldd	r18, Y+1	; 0x01
     584:	fc 01       	movw	r30, r24
     586:	23 83       	std	Z+3, r18	; 0x03
		{
			USART->UDR = ((uint8_t)TxBuffer);
		}


}
     588:	05 c0       	rjmp	.+10     	; 0x594 <MCAL_USART_SEND+0x68>
			USART->UCSRB &=((TxBuffer & (1<<8))>>8);
			USART->UDR = ((uint8_t)TxBuffer);
		}
		else
		{
			USART->UDR = ((uint8_t)TxBuffer);
     58a:	89 e2       	ldi	r24, 0x29	; 41
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	29 81       	ldd	r18, Y+1	; 0x01
     590:	fc 01       	movw	r30, r24
     592:	23 83       	std	Z+3, r18	; 0x03
		}


}
     594:	00 00       	nop
     596:	0f 90       	pop	r0
     598:	0f 90       	pop	r0
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <MCAL_USART_RECEIVE>:
 * @retval 		-None
 * Note 		-None
 */

uint16_t MCAL_USART_RECEIVE (Polling_Mechanism_t Polling)
{
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
     5a4:	00 d0       	rcall	.+0      	; 0x5a6 <MCAL_USART_RECEIVE+0x6>
     5a6:	1f 92       	push	r1
     5a8:	cd b7       	in	r28, 0x3d	; 61
     5aa:	de b7       	in	r29, 0x3e	; 62
     5ac:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t RxBuffer = 0;
     5ae:	1a 82       	std	Y+2, r1	; 0x02
     5b0:	19 82       	std	Y+1, r1	; 0x01
	if (Polling)
     5b2:	8b 81       	ldd	r24, Y+3	; 0x03
     5b4:	88 23       	and	r24, r24
     5b6:	39 f0       	breq	.+14     	; 0x5c6 <MCAL_USART_RECEIVE+0x26>
	{
		while(!(USART->UCSRA & (1<<7)));
     5b8:	00 00       	nop
     5ba:	89 e2       	ldi	r24, 0x29	; 41
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	fc 01       	movw	r30, r24
     5c0:	82 81       	ldd	r24, Z+2	; 0x02
     5c2:	88 23       	and	r24, r24
     5c4:	d4 f7       	brge	.-12     	; 0x5ba <MCAL_USART_RECEIVE+0x1a>
	}

	if((USART->UCSRB>>2)&1)
     5c6:	89 e2       	ldi	r24, 0x29	; 41
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	fc 01       	movw	r30, r24
     5cc:	81 81       	ldd	r24, Z+1	; 0x01
     5ce:	86 95       	lsr	r24
     5d0:	86 95       	lsr	r24
     5d2:	88 2f       	mov	r24, r24
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	81 70       	andi	r24, 0x01	; 1
     5d8:	99 27       	eor	r25, r25
     5da:	89 2b       	or	r24, r25
     5dc:	e9 f0       	breq	.+58     	; 0x618 <MCAL_USART_RECEIVE+0x78>
	{
//		Bit 1 – RXB8: Receive Data Bit 8
//		RXB8 is the ninth data bit of the received character when operating with serial frames with nine
//		data bits. Must be read before reading the low bits from UDR.
		RxBuffer |= ((USART->UCSRB>>1)<<8);
     5de:	89 e2       	ldi	r24, 0x29	; 41
     5e0:	90 e0       	ldi	r25, 0x00	; 0
     5e2:	fc 01       	movw	r30, r24
     5e4:	81 81       	ldd	r24, Z+1	; 0x01
     5e6:	86 95       	lsr	r24
     5e8:	88 2f       	mov	r24, r24
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	98 2f       	mov	r25, r24
     5ee:	88 27       	eor	r24, r24
     5f0:	9c 01       	movw	r18, r24
     5f2:	89 81       	ldd	r24, Y+1	; 0x01
     5f4:	9a 81       	ldd	r25, Y+2	; 0x02
     5f6:	82 2b       	or	r24, r18
     5f8:	93 2b       	or	r25, r19
     5fa:	9a 83       	std	Y+2, r25	; 0x02
     5fc:	89 83       	std	Y+1, r24	; 0x01
		RxBuffer |= USART->UDR;
     5fe:	89 e2       	ldi	r24, 0x29	; 41
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	fc 01       	movw	r30, r24
     604:	83 81       	ldd	r24, Z+3	; 0x03
     606:	88 2f       	mov	r24, r24
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	29 81       	ldd	r18, Y+1	; 0x01
     60c:	3a 81       	ldd	r19, Y+2	; 0x02
     60e:	82 2b       	or	r24, r18
     610:	93 2b       	or	r25, r19
     612:	9a 83       	std	Y+2, r25	; 0x02
     614:	89 83       	std	Y+1, r24	; 0x01
     616:	0c c0       	rjmp	.+24     	; 0x630 <MCAL_USART_RECEIVE+0x90>

	}
	else
	{
		RxBuffer |= USART->UDR;
     618:	89 e2       	ldi	r24, 0x29	; 41
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	fc 01       	movw	r30, r24
     61e:	83 81       	ldd	r24, Z+3	; 0x03
     620:	88 2f       	mov	r24, r24
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	29 81       	ldd	r18, Y+1	; 0x01
     626:	3a 81       	ldd	r19, Y+2	; 0x02
     628:	82 2b       	or	r24, r18
     62a:	93 2b       	or	r25, r19
     62c:	9a 83       	std	Y+2, r25	; 0x02
     62e:	89 83       	std	Y+1, r24	; 0x01
	}
	return RxBuffer;
     630:	89 81       	ldd	r24, Y+1	; 0x01
     632:	9a 81       	ldd	r25, Y+2	; 0x02


}
     634:	0f 90       	pop	r0
     636:	0f 90       	pop	r0
     638:	0f 90       	pop	r0
     63a:	df 91       	pop	r29
     63c:	cf 91       	pop	r28
     63e:	08 95       	ret

00000640 <MCAL_USART_SendString>:
 * @retval 		-None
 * Note 		-None
 */

void MCAL_USART_SendString(uint8_t* PtrTxBuffer)
{
     640:	cf 93       	push	r28
     642:	df 93       	push	r29
     644:	00 d0       	rcall	.+0      	; 0x646 <MCAL_USART_SendString+0x6>
     646:	cd b7       	in	r28, 0x3d	; 61
     648:	de b7       	in	r29, 0x3e	; 62
     64a:	9a 83       	std	Y+2, r25	; 0x02
     64c:	89 83       	std	Y+1, r24	; 0x01
	while (*PtrTxBuffer != '\0')
     64e:	1a c0       	rjmp	.+52     	; 0x684 <MCAL_USART_SendString+0x44>
	{
		while(!((USART->UCSRA>>5)&1));
     650:	00 00       	nop
     652:	89 e2       	ldi	r24, 0x29	; 41
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	fc 01       	movw	r30, r24
     658:	82 81       	ldd	r24, Z+2	; 0x02
     65a:	82 95       	swap	r24
     65c:	86 95       	lsr	r24
     65e:	87 70       	andi	r24, 0x07	; 7
     660:	88 2f       	mov	r24, r24
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	81 70       	andi	r24, 0x01	; 1
     666:	99 27       	eor	r25, r25
     668:	89 2b       	or	r24, r25
     66a:	99 f3       	breq	.-26     	; 0x652 <MCAL_USART_SendString+0x12>
		MCAL_USART_SEND(*PtrTxBuffer,Polling_DISABLED);
     66c:	89 81       	ldd	r24, Y+1	; 0x01
     66e:	9a 81       	ldd	r25, Y+2	; 0x02
     670:	fc 01       	movw	r30, r24
     672:	80 81       	ld	r24, Z
     674:	61 e0       	ldi	r22, 0x01	; 1
     676:	0e 94 96 02 	call	0x52c	; 0x52c <MCAL_USART_SEND>
		PtrTxBuffer++;
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	9a 81       	ldd	r25, Y+2	; 0x02
     67e:	01 96       	adiw	r24, 0x01	; 1
     680:	9a 83       	std	Y+2, r25	; 0x02
     682:	89 83       	std	Y+1, r24	; 0x01
 * Note 		-None
 */

void MCAL_USART_SendString(uint8_t* PtrTxBuffer)
{
	while (*PtrTxBuffer != '\0')
     684:	89 81       	ldd	r24, Y+1	; 0x01
     686:	9a 81       	ldd	r25, Y+2	; 0x02
     688:	fc 01       	movw	r30, r24
     68a:	80 81       	ld	r24, Z
     68c:	88 23       	and	r24, r24
     68e:	01 f7       	brne	.-64     	; 0x650 <MCAL_USART_SendString+0x10>
	{
		while(!((USART->UCSRA>>5)&1));
		MCAL_USART_SEND(*PtrTxBuffer,Polling_DISABLED);
		PtrTxBuffer++;
	}
	while(!((USART->UCSRA>>5)&1));
     690:	00 00       	nop
     692:	89 e2       	ldi	r24, 0x29	; 41
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	fc 01       	movw	r30, r24
     698:	82 81       	ldd	r24, Z+2	; 0x02
     69a:	82 95       	swap	r24
     69c:	86 95       	lsr	r24
     69e:	87 70       	andi	r24, 0x07	; 7
     6a0:	88 2f       	mov	r24, r24
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	81 70       	andi	r24, 0x01	; 1
     6a6:	99 27       	eor	r25, r25
     6a8:	89 2b       	or	r24, r25
     6aa:	99 f3       	breq	.-26     	; 0x692 <MCAL_USART_SendString+0x52>
	USART->UDR = '\r';
     6ac:	89 e2       	ldi	r24, 0x29	; 41
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	2d e0       	ldi	r18, 0x0D	; 13
     6b2:	fc 01       	movw	r30, r24
     6b4:	23 83       	std	Z+3, r18	; 0x03

}
     6b6:	00 00       	nop
     6b8:	0f 90       	pop	r0
     6ba:	0f 90       	pop	r0
     6bc:	df 91       	pop	r29
     6be:	cf 91       	pop	r28
     6c0:	08 95       	ret

000006c2 <MCAL_USART_ReceiveString>:
 * @param [in] 	-PtrRxBuffer : Pointer to string to be Recieved
 * @retval 		-None
 * Note 		-None
 */
void MCAL_USART_ReceiveString(uint8_t* PtrRxBuffer)
{
     6c2:	cf 93       	push	r28
     6c4:	df 93       	push	r29
     6c6:	00 d0       	rcall	.+0      	; 0x6c8 <MCAL_USART_ReceiveString+0x6>
     6c8:	cd b7       	in	r28, 0x3d	; 61
     6ca:	de b7       	in	r29, 0x3e	; 62
     6cc:	9a 83       	std	Y+2, r25	; 0x02
     6ce:	89 83       	std	Y+1, r24	; 0x01
	while(1)
	{
		while(!((USART->UCSRA>>7)&1));
     6d0:	00 00       	nop
     6d2:	89 e2       	ldi	r24, 0x29	; 41
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	fc 01       	movw	r30, r24
     6d8:	82 81       	ldd	r24, Z+2	; 0x02
     6da:	88 1f       	adc	r24, r24
     6dc:	88 27       	eor	r24, r24
     6de:	88 1f       	adc	r24, r24
     6e0:	88 2f       	mov	r24, r24
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	81 70       	andi	r24, 0x01	; 1
     6e6:	99 27       	eor	r25, r25
     6e8:	89 2b       	or	r24, r25
     6ea:	99 f3       	breq	.-26     	; 0x6d2 <MCAL_USART_ReceiveString+0x10>
		*PtrRxBuffer = USART->UDR;
     6ec:	89 e2       	ldi	r24, 0x29	; 41
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	fc 01       	movw	r30, r24
     6f2:	23 81       	ldd	r18, Z+3	; 0x03
     6f4:	89 81       	ldd	r24, Y+1	; 0x01
     6f6:	9a 81       	ldd	r25, Y+2	; 0x02
     6f8:	fc 01       	movw	r30, r24
     6fa:	20 83       	st	Z, r18
		if(*PtrRxBuffer == '\r')
     6fc:	89 81       	ldd	r24, Y+1	; 0x01
     6fe:	9a 81       	ldd	r25, Y+2	; 0x02
     700:	fc 01       	movw	r30, r24
     702:	80 81       	ld	r24, Z
     704:	8d 30       	cpi	r24, 0x0D	; 13
     706:	31 f0       	breq	.+12     	; 0x714 <MCAL_USART_ReceiveString+0x52>
		{
			break;
		}
		else
		{
			PtrRxBuffer++;
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	9a 81       	ldd	r25, Y+2	; 0x02
     70c:	01 96       	adiw	r24, 0x01	; 1
     70e:	9a 83       	std	Y+2, r25	; 0x02
     710:	89 83       	std	Y+1, r24	; 0x01
		}
	}
     712:	de cf       	rjmp	.-68     	; 0x6d0 <MCAL_USART_ReceiveString+0xe>
	{
		while(!((USART->UCSRA>>7)&1));
		*PtrRxBuffer = USART->UDR;
		if(*PtrRxBuffer == '\r')
		{
			break;
     714:	00 00       	nop
		else
		{
			PtrRxBuffer++;
		}
	}
}
     716:	00 00       	nop
     718:	0f 90       	pop	r0
     71a:	0f 90       	pop	r0
     71c:	df 91       	pop	r29
     71e:	cf 91       	pop	r28
     720:	08 95       	ret

00000722 <ISR>:




ISR(USART_RXC_vect)
{
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	00 d0       	rcall	.+0      	; 0x728 <ISR+0x6>
     728:	cd b7       	in	r28, 0x3d	; 61
     72a:	de b7       	in	r29, 0x3e	; 62
     72c:	9a 83       	std	Y+2, r25	; 0x02
     72e:	89 83       	std	Y+1, r24	; 0x01
	GL_USART_Config->Ptr_IRQ_CallBack();
     730:	80 91 8e 00 	lds	r24, 0x008E	; 0x80008e <__data_end>
     734:	90 91 8f 00 	lds	r25, 0x008F	; 0x80008f <__data_end+0x1>
     738:	fc 01       	movw	r30, r24
     73a:	81 85       	ldd	r24, Z+9	; 0x09
     73c:	92 85       	ldd	r25, Z+10	; 0x0a
     73e:	fc 01       	movw	r30, r24
     740:	09 95       	icall
}
     742:	00 00       	nop
     744:	0f 90       	pop	r0
     746:	0f 90       	pop	r0
     748:	df 91       	pop	r29
     74a:	cf 91       	pop	r28
     74c:	08 95       	ret

0000074e <MCAL_PWM_Init>:
 */
#include "PWM.h"


void MCAL_PWM_Init(PWM_Config_t* Config)
{
     74e:	cf 93       	push	r28
     750:	df 93       	push	r29
     752:	00 d0       	rcall	.+0      	; 0x754 <MCAL_PWM_Init+0x6>
     754:	cd b7       	in	r28, 0x3d	; 61
     756:	de b7       	in	r29, 0x3e	; 62
     758:	9a 83       	std	Y+2, r25	; 0x02
     75a:	89 83       	std	Y+1, r24	; 0x01
	TCCR0|= Config->MODE;
     75c:	83 e5       	ldi	r24, 0x53	; 83
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	23 e5       	ldi	r18, 0x53	; 83
     762:	30 e0       	ldi	r19, 0x00	; 0
     764:	f9 01       	movw	r30, r18
     766:	40 81       	ld	r20, Z
     768:	29 81       	ldd	r18, Y+1	; 0x01
     76a:	3a 81       	ldd	r19, Y+2	; 0x02
     76c:	f9 01       	movw	r30, r18
     76e:	20 81       	ld	r18, Z
     770:	24 2b       	or	r18, r20
     772:	fc 01       	movw	r30, r24
     774:	20 83       	st	Z, r18
	TCCR0|= Config->CLK;
     776:	83 e5       	ldi	r24, 0x53	; 83
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	23 e5       	ldi	r18, 0x53	; 83
     77c:	30 e0       	ldi	r19, 0x00	; 0
     77e:	f9 01       	movw	r30, r18
     780:	40 81       	ld	r20, Z
     782:	29 81       	ldd	r18, Y+1	; 0x01
     784:	3a 81       	ldd	r19, Y+2	; 0x02
     786:	f9 01       	movw	r30, r18
     788:	21 81       	ldd	r18, Z+1	; 0x01
     78a:	24 2b       	or	r18, r20
     78c:	fc 01       	movw	r30, r24
     78e:	20 83       	st	Z, r18
	TCCR0|= Config->CMP_MODE;
     790:	83 e5       	ldi	r24, 0x53	; 83
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	23 e5       	ldi	r18, 0x53	; 83
     796:	30 e0       	ldi	r19, 0x00	; 0
     798:	f9 01       	movw	r30, r18
     79a:	40 81       	ld	r20, Z
     79c:	29 81       	ldd	r18, Y+1	; 0x01
     79e:	3a 81       	ldd	r19, Y+2	; 0x02
     7a0:	f9 01       	movw	r30, r18
     7a2:	22 81       	ldd	r18, Z+2	; 0x02
     7a4:	24 2b       	or	r18, r20
     7a6:	fc 01       	movw	r30, r24
     7a8:	20 83       	st	Z, r18




}
     7aa:	00 00       	nop
     7ac:	0f 90       	pop	r0
     7ae:	0f 90       	pop	r0
     7b0:	df 91       	pop	r29
     7b2:	cf 91       	pop	r28
     7b4:	08 95       	ret

000007b6 <MCAL_PWM_Start>:
void MCAL_PWM_Start(PWM_Config_t* Config,uint8_t duty_cycle)
{
     7b6:	cf 93       	push	r28
     7b8:	df 93       	push	r29
     7ba:	00 d0       	rcall	.+0      	; 0x7bc <MCAL_PWM_Start+0x6>
     7bc:	1f 92       	push	r1
     7be:	cd b7       	in	r28, 0x3d	; 61
     7c0:	de b7       	in	r29, 0x3e	; 62
     7c2:	9a 83       	std	Y+2, r25	; 0x02
     7c4:	89 83       	std	Y+1, r24	; 0x01
     7c6:	6b 83       	std	Y+3, r22	; 0x03
	if(Config->CMP_MODE == INVERTING)
     7c8:	89 81       	ldd	r24, Y+1	; 0x01
     7ca:	9a 81       	ldd	r25, Y+2	; 0x02
     7cc:	fc 01       	movw	r30, r24
     7ce:	82 81       	ldd	r24, Z+2	; 0x02
     7d0:	80 33       	cpi	r24, 0x30	; 48
     7d2:	b1 f4       	brne	.+44     	; 0x800 <__DATA_REGION_LENGTH__>
	{
		OCR0 = 255-(255*duty_cycle/100);
     7d4:	2c e5       	ldi	r18, 0x5C	; 92
     7d6:	30 e0       	ldi	r19, 0x00	; 0
     7d8:	8b 81       	ldd	r24, Y+3	; 0x03
     7da:	88 2f       	mov	r24, r24
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	4f ef       	ldi	r20, 0xFF	; 255
     7e0:	48 9f       	mul	r20, r24
     7e2:	b0 01       	movw	r22, r0
     7e4:	49 9f       	mul	r20, r25
     7e6:	70 0d       	add	r23, r0
     7e8:	11 24       	eor	r1, r1
     7ea:	44 e6       	ldi	r20, 0x64	; 100
     7ec:	50 e0       	ldi	r21, 0x00	; 0
     7ee:	cb 01       	movw	r24, r22
     7f0:	ba 01       	movw	r22, r20
     7f2:	0e 94 d2 0e 	call	0x1da4	; 0x1da4 <__divmodhi4>
     7f6:	cb 01       	movw	r24, r22
     7f8:	80 95       	com	r24
     7fa:	f9 01       	movw	r30, r18
     7fc:	80 83       	st	Z, r24
	}
	else if (Config->CMP_MODE == NON_INVERTING)
	{
		OCR0 = (255*duty_cycle/100);
	}
}
     7fe:	1a c0       	rjmp	.+52     	; 0x834 <__DATA_REGION_LENGTH__+0x34>
{
	if(Config->CMP_MODE == INVERTING)
	{
		OCR0 = 255-(255*duty_cycle/100);
	}
	else if (Config->CMP_MODE == NON_INVERTING)
     800:	89 81       	ldd	r24, Y+1	; 0x01
     802:	9a 81       	ldd	r25, Y+2	; 0x02
     804:	fc 01       	movw	r30, r24
     806:	82 81       	ldd	r24, Z+2	; 0x02
     808:	80 32       	cpi	r24, 0x20	; 32
     80a:	a1 f4       	brne	.+40     	; 0x834 <__DATA_REGION_LENGTH__+0x34>
	{
		OCR0 = (255*duty_cycle/100);
     80c:	2c e5       	ldi	r18, 0x5C	; 92
     80e:	30 e0       	ldi	r19, 0x00	; 0
     810:	8b 81       	ldd	r24, Y+3	; 0x03
     812:	88 2f       	mov	r24, r24
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	4f ef       	ldi	r20, 0xFF	; 255
     818:	48 9f       	mul	r20, r24
     81a:	b0 01       	movw	r22, r0
     81c:	49 9f       	mul	r20, r25
     81e:	70 0d       	add	r23, r0
     820:	11 24       	eor	r1, r1
     822:	44 e6       	ldi	r20, 0x64	; 100
     824:	50 e0       	ldi	r21, 0x00	; 0
     826:	cb 01       	movw	r24, r22
     828:	ba 01       	movw	r22, r20
     82a:	0e 94 d2 0e 	call	0x1da4	; 0x1da4 <__divmodhi4>
     82e:	cb 01       	movw	r24, r22
     830:	f9 01       	movw	r30, r18
     832:	80 83       	st	Z, r24
	}
}
     834:	00 00       	nop
     836:	0f 90       	pop	r0
     838:	0f 90       	pop	r0
     83a:	0f 90       	pop	r0
     83c:	df 91       	pop	r29
     83e:	cf 91       	pop	r28
     840:	08 95       	ret

00000842 <MCAL_WDT_OFF>:




void MCAL_WDT_OFF()
{
     842:	cf 93       	push	r28
     844:	df 93       	push	r29
     846:	cd b7       	in	r28, 0x3d	; 61
     848:	de b7       	in	r29, 0x3e	; 62
//	to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDTOE
//	bit has logic level one. To disable an enabled Watchdog Timer, the following procedure must be
//	followed:
//	1. In the same operation, write a logic one to WDTOE and WDE. A logic one must be written to WDE even though it is set to one before the disable operation starts.
//	2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.
	WDTCR |= (1<<4)|(1<<3)  ;
     84a:	81 e4       	ldi	r24, 0x41	; 65
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	21 e4       	ldi	r18, 0x41	; 65
     850:	30 e0       	ldi	r19, 0x00	; 0
     852:	f9 01       	movw	r30, r18
     854:	20 81       	ld	r18, Z
     856:	28 61       	ori	r18, 0x18	; 24
     858:	fc 01       	movw	r30, r24
     85a:	20 83       	st	Z, r18
	WDTCR = 0x00;
     85c:	81 e4       	ldi	r24, 0x41	; 65
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	fc 01       	movw	r30, r24
     862:	10 82       	st	Z, r1

}
     864:	00 00       	nop
     866:	df 91       	pop	r29
     868:	cf 91       	pop	r28
     86a:	08 95       	ret

0000086c <MCAL_WDT_ON>:

void MCAL_WDT_ON()
{
     86c:	cf 93       	push	r28
     86e:	df 93       	push	r29
     870:	cd b7       	in	r28, 0x3d	; 61
     872:	de b7       	in	r29, 0x3e	; 62
	WDTCR |= (1<<3) ;
     874:	81 e4       	ldi	r24, 0x41	; 65
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	21 e4       	ldi	r18, 0x41	; 65
     87a:	30 e0       	ldi	r19, 0x00	; 0
     87c:	f9 01       	movw	r30, r18
     87e:	20 81       	ld	r18, Z
     880:	28 60       	ori	r18, 0x08	; 8
     882:	fc 01       	movw	r30, r24
     884:	20 83       	st	Z, r18
	WDTCR |= (1<<1)|(1<<2); //2.1 s delay
     886:	81 e4       	ldi	r24, 0x41	; 65
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	21 e4       	ldi	r18, 0x41	; 65
     88c:	30 e0       	ldi	r19, 0x00	; 0
     88e:	f9 01       	movw	r30, r18
     890:	20 81       	ld	r18, Z
     892:	26 60       	ori	r18, 0x06	; 6
     894:	fc 01       	movw	r30, r24
     896:	20 83       	st	Z, r18
	WDTCR &= ~(1<<0); //2.1 s delay
     898:	81 e4       	ldi	r24, 0x41	; 65
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	21 e4       	ldi	r18, 0x41	; 65
     89e:	30 e0       	ldi	r19, 0x00	; 0
     8a0:	f9 01       	movw	r30, r18
     8a2:	20 81       	ld	r18, Z
     8a4:	2e 7f       	andi	r18, 0xFE	; 254
     8a6:	fc 01       	movw	r30, r24
     8a8:	20 83       	st	Z, r18


}
     8aa:	00 00       	nop
     8ac:	df 91       	pop	r29
     8ae:	cf 91       	pop	r28
     8b0:	08 95       	ret

000008b2 <MCAL_TIMER0_Init>:

void MCAL_TIMER0_Init(TIMER0_Config_t* Config)
{
     8b2:	cf 93       	push	r28
     8b4:	df 93       	push	r29
     8b6:	00 d0       	rcall	.+0      	; 0x8b8 <MCAL_TIMER0_Init+0x6>
     8b8:	cd b7       	in	r28, 0x3d	; 61
     8ba:	de b7       	in	r29, 0x3e	; 62
     8bc:	9a 83       	std	Y+2, r25	; 0x02
     8be:	89 83       	std	Y+1, r24	; 0x01
	GL_TIMER0_Config = Config;
     8c0:	89 81       	ldd	r24, Y+1	; 0x01
     8c2:	9a 81       	ldd	r25, Y+2	; 0x02
     8c4:	90 93 96 00 	sts	0x0096, r25	; 0x800096 <GL_TIMER0_Config+0x1>
     8c8:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <GL_TIMER0_Config>
	TCCR0 |= GL_TIMER0_Config->MODE;
     8cc:	83 e5       	ldi	r24, 0x53	; 83
     8ce:	90 e0       	ldi	r25, 0x00	; 0
     8d0:	23 e5       	ldi	r18, 0x53	; 83
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	f9 01       	movw	r30, r18
     8d6:	40 81       	ld	r20, Z
     8d8:	20 91 95 00 	lds	r18, 0x0095	; 0x800095 <GL_TIMER0_Config>
     8dc:	30 91 96 00 	lds	r19, 0x0096	; 0x800096 <GL_TIMER0_Config+0x1>
     8e0:	f9 01       	movw	r30, r18
     8e2:	20 81       	ld	r18, Z
     8e4:	24 2b       	or	r18, r20
     8e6:	fc 01       	movw	r30, r24
     8e8:	20 83       	st	Z, r18
	TCCR0 |= GL_TIMER0_Config->CLK;
     8ea:	83 e5       	ldi	r24, 0x53	; 83
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	23 e5       	ldi	r18, 0x53	; 83
     8f0:	30 e0       	ldi	r19, 0x00	; 0
     8f2:	f9 01       	movw	r30, r18
     8f4:	40 81       	ld	r20, Z
     8f6:	20 91 95 00 	lds	r18, 0x0095	; 0x800095 <GL_TIMER0_Config>
     8fa:	30 91 96 00 	lds	r19, 0x0096	; 0x800096 <GL_TIMER0_Config+0x1>
     8fe:	f9 01       	movw	r30, r18
     900:	21 81       	ldd	r18, Z+1	; 0x01
     902:	24 2b       	or	r18, r20
     904:	fc 01       	movw	r30, r24
     906:	20 83       	st	Z, r18
	TIMSK |= GL_TIMER0_Config->OCM_INTERRUPT;
     908:	89 e5       	ldi	r24, 0x59	; 89
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	29 e5       	ldi	r18, 0x59	; 89
     90e:	30 e0       	ldi	r19, 0x00	; 0
     910:	f9 01       	movw	r30, r18
     912:	40 81       	ld	r20, Z
     914:	20 91 95 00 	lds	r18, 0x0095	; 0x800095 <GL_TIMER0_Config>
     918:	30 91 96 00 	lds	r19, 0x0096	; 0x800096 <GL_TIMER0_Config+0x1>
     91c:	f9 01       	movw	r30, r18
     91e:	22 81       	ldd	r18, Z+2	; 0x02
     920:	24 2b       	or	r18, r20
     922:	fc 01       	movw	r30, r24
     924:	20 83       	st	Z, r18
	TIMSK |= GL_TIMER0_Config->TOVF_INTERRUPT;
     926:	89 e5       	ldi	r24, 0x59	; 89
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	29 e5       	ldi	r18, 0x59	; 89
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	f9 01       	movw	r30, r18
     930:	40 81       	ld	r20, Z
     932:	20 91 95 00 	lds	r18, 0x0095	; 0x800095 <GL_TIMER0_Config>
     936:	30 91 96 00 	lds	r19, 0x0096	; 0x800096 <GL_TIMER0_Config+0x1>
     93a:	f9 01       	movw	r30, r18
     93c:	23 81       	ldd	r18, Z+3	; 0x03
     93e:	24 2b       	or	r18, r20
     940:	fc 01       	movw	r30, r24
     942:	20 83       	st	Z, r18
}
     944:	00 00       	nop
     946:	0f 90       	pop	r0
     948:	0f 90       	pop	r0
     94a:	df 91       	pop	r29
     94c:	cf 91       	pop	r28
     94e:	08 95       	ret

00000950 <MCAL_TIMER0_Stop>:

void MCAL_TIMER0_Stop()
{
     950:	cf 93       	push	r28
     952:	df 93       	push	r29
     954:	cd b7       	in	r28, 0x3d	; 61
     956:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1<<0);
     958:	89 e5       	ldi	r24, 0x59	; 89
     95a:	90 e0       	ldi	r25, 0x00	; 0
     95c:	29 e5       	ldi	r18, 0x59	; 89
     95e:	30 e0       	ldi	r19, 0x00	; 0
     960:	f9 01       	movw	r30, r18
     962:	20 81       	ld	r18, Z
     964:	2e 7f       	andi	r18, 0xFE	; 254
     966:	fc 01       	movw	r30, r24
     968:	20 83       	st	Z, r18
	TIMSK &= ~(1<<1);
     96a:	89 e5       	ldi	r24, 0x59	; 89
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	29 e5       	ldi	r18, 0x59	; 89
     970:	30 e0       	ldi	r19, 0x00	; 0
     972:	f9 01       	movw	r30, r18
     974:	20 81       	ld	r18, Z
     976:	2d 7f       	andi	r18, 0xFD	; 253
     978:	fc 01       	movw	r30, r24
     97a:	20 83       	st	Z, r18
	TIMSK &= ~(1<<2);
     97c:	89 e5       	ldi	r24, 0x59	; 89
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	29 e5       	ldi	r18, 0x59	; 89
     982:	30 e0       	ldi	r19, 0x00	; 0
     984:	f9 01       	movw	r30, r18
     986:	20 81       	ld	r18, Z
     988:	2b 7f       	andi	r18, 0xFB	; 251
     98a:	fc 01       	movw	r30, r24
     98c:	20 83       	st	Z, r18
}
     98e:	00 00       	nop
     990:	df 91       	pop	r29
     992:	cf 91       	pop	r28
     994:	08 95       	ret

00000996 <MCAL_TIMER0_GetCMPValue>:

void MCAL_TIMER0_GetCMPValue(uint8_t* Ticks)
{
     996:	cf 93       	push	r28
     998:	df 93       	push	r29
     99a:	00 d0       	rcall	.+0      	; 0x99c <MCAL_TIMER0_GetCMPValue+0x6>
     99c:	cd b7       	in	r28, 0x3d	; 61
     99e:	de b7       	in	r29, 0x3e	; 62
     9a0:	9a 83       	std	Y+2, r25	; 0x02
     9a2:	89 83       	std	Y+1, r24	; 0x01
	*Ticks = OCR0;
     9a4:	8c e5       	ldi	r24, 0x5C	; 92
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	fc 01       	movw	r30, r24
     9aa:	20 81       	ld	r18, Z
     9ac:	89 81       	ldd	r24, Y+1	; 0x01
     9ae:	9a 81       	ldd	r25, Y+2	; 0x02
     9b0:	fc 01       	movw	r30, r24
     9b2:	20 83       	st	Z, r18
}
     9b4:	00 00       	nop
     9b6:	0f 90       	pop	r0
     9b8:	0f 90       	pop	r0
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <MCAL_TIMER0_SetCMPValue>:

void MCAL_TIMER0_SetCMPValue(uint8_t Ticks)
{
     9c0:	cf 93       	push	r28
     9c2:	df 93       	push	r29
     9c4:	1f 92       	push	r1
     9c6:	cd b7       	in	r28, 0x3d	; 61
     9c8:	de b7       	in	r29, 0x3e	; 62
     9ca:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
     9cc:	8c e5       	ldi	r24, 0x5C	; 92
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	29 81       	ldd	r18, Y+1	; 0x01
     9d2:	fc 01       	movw	r30, r24
     9d4:	20 83       	st	Z, r18
}
     9d6:	00 00       	nop
     9d8:	0f 90       	pop	r0
     9da:	df 91       	pop	r29
     9dc:	cf 91       	pop	r28
     9de:	08 95       	ret

000009e0 <MCAL_TIMER0_GetCounterValue>:

void MCAL_TIMER0_GetCounterValue(uint8_t* Ticks)
{
     9e0:	cf 93       	push	r28
     9e2:	df 93       	push	r29
     9e4:	00 d0       	rcall	.+0      	; 0x9e6 <MCAL_TIMER0_GetCounterValue+0x6>
     9e6:	cd b7       	in	r28, 0x3d	; 61
     9e8:	de b7       	in	r29, 0x3e	; 62
     9ea:	9a 83       	std	Y+2, r25	; 0x02
     9ec:	89 83       	std	Y+1, r24	; 0x01
	*Ticks = TCNT0;
     9ee:	82 e5       	ldi	r24, 0x52	; 82
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	fc 01       	movw	r30, r24
     9f4:	20 81       	ld	r18, Z
     9f6:	89 81       	ldd	r24, Y+1	; 0x01
     9f8:	9a 81       	ldd	r25, Y+2	; 0x02
     9fa:	fc 01       	movw	r30, r24
     9fc:	20 83       	st	Z, r18
}
     9fe:	00 00       	nop
     a00:	0f 90       	pop	r0
     a02:	0f 90       	pop	r0
     a04:	df 91       	pop	r29
     a06:	cf 91       	pop	r28
     a08:	08 95       	ret

00000a0a <MCAL_TIMER0_SetCounterValue>:

void MCAL_TIMER0_SetCounterValue(uint8_t Ticks)
{
     a0a:	cf 93       	push	r28
     a0c:	df 93       	push	r29
     a0e:	1f 92       	push	r1
     a10:	cd b7       	in	r28, 0x3d	; 61
     a12:	de b7       	in	r29, 0x3e	; 62
     a14:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Ticks;
     a16:	82 e5       	ldi	r24, 0x52	; 82
     a18:	90 e0       	ldi	r25, 0x00	; 0
     a1a:	29 81       	ldd	r18, Y+1	; 0x01
     a1c:	fc 01       	movw	r30, r24
     a1e:	20 83       	st	Z, r18
}
     a20:	00 00       	nop
     a22:	0f 90       	pop	r0
     a24:	df 91       	pop	r29
     a26:	cf 91       	pop	r28
     a28:	08 95       	ret

00000a2a <MCAL_TIMER0_GetOverFlowValue>:

void MCAL_TIMER0_GetOverFlowValue(uint8_t* Ticks)
{
     a2a:	cf 93       	push	r28
     a2c:	df 93       	push	r29
     a2e:	00 d0       	rcall	.+0      	; 0xa30 <MCAL_TIMER0_GetOverFlowValue+0x6>
     a30:	cd b7       	in	r28, 0x3d	; 61
     a32:	de b7       	in	r29, 0x3e	; 62
     a34:	9a 83       	std	Y+2, r25	; 0x02
     a36:	89 83       	std	Y+1, r24	; 0x01
	*Ticks = OVF_Value;
     a38:	20 91 92 00 	lds	r18, 0x0092	; 0x800092 <OVF_Value>
     a3c:	89 81       	ldd	r24, Y+1	; 0x01
     a3e:	9a 81       	ldd	r25, Y+2	; 0x02
     a40:	fc 01       	movw	r30, r24
     a42:	20 83       	st	Z, r18
}
     a44:	00 00       	nop
     a46:	0f 90       	pop	r0
     a48:	0f 90       	pop	r0
     a4a:	df 91       	pop	r29
     a4c:	cf 91       	pop	r28
     a4e:	08 95       	ret

00000a50 <MCAL_TIMER0_SetOverFlowValue>:

void MCAL_TIMER0_SetOverFlowValue(uint8_t Ticks)
{
     a50:	cf 93       	push	r28
     a52:	df 93       	push	r29
     a54:	1f 92       	push	r1
     a56:	cd b7       	in	r28, 0x3d	; 61
     a58:	de b7       	in	r29, 0x3e	; 62
     a5a:	89 83       	std	Y+1, r24	; 0x01
	OVF_Value = Ticks;
     a5c:	89 81       	ldd	r24, Y+1	; 0x01
     a5e:	80 93 92 00 	sts	0x0092, r24	; 0x800092 <OVF_Value>
}
     a62:	00 00       	nop
     a64:	0f 90       	pop	r0
     a66:	df 91       	pop	r29
     a68:	cf 91       	pop	r28
     a6a:	08 95       	ret

00000a6c <MCAL_TIMER0_SetCallBack_OverFlow_Interrupt>:

void MCAL_TIMER0_SetCallBack_OverFlow_Interrupt(Ptr_VoidFun_t  CallBack)
{
     a6c:	cf 93       	push	r28
     a6e:	df 93       	push	r29
     a70:	00 d0       	rcall	.+0      	; 0xa72 <MCAL_TIMER0_SetCallBack_OverFlow_Interrupt+0x6>
     a72:	cd b7       	in	r28, 0x3d	; 61
     a74:	de b7       	in	r29, 0x3e	; 62
     a76:	9a 83       	std	Y+2, r25	; 0x02
     a78:	89 83       	std	Y+1, r24	; 0x01
	Callback_OVF = CallBack;
     a7a:	89 81       	ldd	r24, Y+1	; 0x01
     a7c:	9a 81       	ldd	r25, Y+2	; 0x02
     a7e:	90 93 91 00 	sts	0x0091, r25	; 0x800091 <Callback_OVF+0x1>
     a82:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <Callback_OVF>
}
     a86:	00 00       	nop
     a88:	0f 90       	pop	r0
     a8a:	0f 90       	pop	r0
     a8c:	df 91       	pop	r29
     a8e:	cf 91       	pop	r28
     a90:	08 95       	ret

00000a92 <MCAL_TIMER0_SetCallBack_Compare_Interrupt>:
void MCAL_TIMER0_SetCallBack_Compare_Interrupt(Ptr_VoidFun_t CallBack)
{
     a92:	cf 93       	push	r28
     a94:	df 93       	push	r29
     a96:	00 d0       	rcall	.+0      	; 0xa98 <MCAL_TIMER0_SetCallBack_Compare_Interrupt+0x6>
     a98:	cd b7       	in	r28, 0x3d	; 61
     a9a:	de b7       	in	r29, 0x3e	; 62
     a9c:	9a 83       	std	Y+2, r25	; 0x02
     a9e:	89 83       	std	Y+1, r24	; 0x01
	Callback_CMP = CallBack;
     aa0:	89 81       	ldd	r24, Y+1	; 0x01
     aa2:	9a 81       	ldd	r25, Y+2	; 0x02
     aa4:	90 93 94 00 	sts	0x0094, r25	; 0x800094 <Callback_CMP+0x1>
     aa8:	80 93 93 00 	sts	0x0093, r24	; 0x800093 <Callback_CMP>
}
     aac:	00 00       	nop
     aae:	0f 90       	pop	r0
     ab0:	0f 90       	pop	r0
     ab2:	df 91       	pop	r29
     ab4:	cf 91       	pop	r28
     ab6:	08 95       	ret

00000ab8 <__vector_10>:

ISR(TIMER0_COMP_vect)
{
     ab8:	1f 92       	push	r1
     aba:	0f 92       	push	r0
     abc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     ac0:	0f 92       	push	r0
     ac2:	11 24       	eor	r1, r1
     ac4:	2f 93       	push	r18
     ac6:	3f 93       	push	r19
     ac8:	4f 93       	push	r20
     aca:	5f 93       	push	r21
     acc:	6f 93       	push	r22
     ace:	7f 93       	push	r23
     ad0:	8f 93       	push	r24
     ad2:	9f 93       	push	r25
     ad4:	af 93       	push	r26
     ad6:	bf 93       	push	r27
     ad8:	ef 93       	push	r30
     ada:	ff 93       	push	r31
     adc:	cf 93       	push	r28
     ade:	df 93       	push	r29
     ae0:	cd b7       	in	r28, 0x3d	; 61
     ae2:	de b7       	in	r29, 0x3e	; 62
	Callback_CMP();
     ae4:	80 91 93 00 	lds	r24, 0x0093	; 0x800093 <Callback_CMP>
     ae8:	90 91 94 00 	lds	r25, 0x0094	; 0x800094 <Callback_CMP+0x1>
     aec:	fc 01       	movw	r30, r24
     aee:	09 95       	icall
}
     af0:	00 00       	nop
     af2:	df 91       	pop	r29
     af4:	cf 91       	pop	r28
     af6:	ff 91       	pop	r31
     af8:	ef 91       	pop	r30
     afa:	bf 91       	pop	r27
     afc:	af 91       	pop	r26
     afe:	9f 91       	pop	r25
     b00:	8f 91       	pop	r24
     b02:	7f 91       	pop	r23
     b04:	6f 91       	pop	r22
     b06:	5f 91       	pop	r21
     b08:	4f 91       	pop	r20
     b0a:	3f 91       	pop	r19
     b0c:	2f 91       	pop	r18
     b0e:	0f 90       	pop	r0
     b10:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     b14:	0f 90       	pop	r0
     b16:	1f 90       	pop	r1
     b18:	18 95       	reti

00000b1a <__vector_11>:

ISR(TIMER0_OVF_vect)
{
     b1a:	1f 92       	push	r1
     b1c:	0f 92       	push	r0
     b1e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     b22:	0f 92       	push	r0
     b24:	11 24       	eor	r1, r1
     b26:	2f 93       	push	r18
     b28:	3f 93       	push	r19
     b2a:	4f 93       	push	r20
     b2c:	5f 93       	push	r21
     b2e:	6f 93       	push	r22
     b30:	7f 93       	push	r23
     b32:	8f 93       	push	r24
     b34:	9f 93       	push	r25
     b36:	af 93       	push	r26
     b38:	bf 93       	push	r27
     b3a:	ef 93       	push	r30
     b3c:	ff 93       	push	r31
     b3e:	cf 93       	push	r28
     b40:	df 93       	push	r29
     b42:	cd b7       	in	r28, 0x3d	; 61
     b44:	de b7       	in	r29, 0x3e	; 62
	OVF_Value++;
     b46:	80 91 92 00 	lds	r24, 0x0092	; 0x800092 <OVF_Value>
     b4a:	8f 5f       	subi	r24, 0xFF	; 255
     b4c:	80 93 92 00 	sts	0x0092, r24	; 0x800092 <OVF_Value>
	Callback_OVF();
     b50:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <Callback_OVF>
     b54:	90 91 91 00 	lds	r25, 0x0091	; 0x800091 <Callback_OVF+0x1>
     b58:	fc 01       	movw	r30, r24
     b5a:	09 95       	icall
}
     b5c:	00 00       	nop
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	ff 91       	pop	r31
     b64:	ef 91       	pop	r30
     b66:	bf 91       	pop	r27
     b68:	af 91       	pop	r26
     b6a:	9f 91       	pop	r25
     b6c:	8f 91       	pop	r24
     b6e:	7f 91       	pop	r23
     b70:	6f 91       	pop	r22
     b72:	5f 91       	pop	r21
     b74:	4f 91       	pop	r20
     b76:	3f 91       	pop	r19
     b78:	2f 91       	pop	r18
     b7a:	0f 90       	pop	r0
     b7c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     b80:	0f 90       	pop	r0
     b82:	1f 90       	pop	r1
     b84:	18 95       	reti

00000b86 <MCAL_SPI_Init>:




void MCAL_SPI_Init(SPI_Config_t * Config)
{
     b86:	cf 93       	push	r28
     b88:	df 93       	push	r29
     b8a:	00 d0       	rcall	.+0      	; 0xb8c <MCAL_SPI_Init+0x6>
     b8c:	00 d0       	rcall	.+0      	; 0xb8e <MCAL_SPI_Init+0x8>
     b8e:	1f 92       	push	r1
     b90:	cd b7       	in	r28, 0x3d	; 61
     b92:	de b7       	in	r29, 0x3e	; 62
     b94:	9d 83       	std	Y+5, r25	; 0x05
     b96:	8c 83       	std	Y+4, r24	; 0x04
	GPIO_PinConfig_t PinConfig;
	if(Config->SPI_MODE == SPI_MASTER)
     b98:	8c 81       	ldd	r24, Y+4	; 0x04
     b9a:	9d 81       	ldd	r25, Y+5	; 0x05
     b9c:	fc 01       	movw	r30, r24
     b9e:	80 81       	ld	r24, Z
     ba0:	81 30       	cpi	r24, 0x01	; 1
     ba2:	a9 f5       	brne	.+106    	; 0xc0e <MCAL_SPI_Init+0x88>
	{
		PinConfig.GPIO_PinNumber = GPIO_PIN_4;
     ba4:	84 e0       	ldi	r24, 0x04	; 4
     ba6:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     bac:	ce 01       	movw	r24, r28
     bae:	01 96       	adiw	r24, 0x01	; 1
     bb0:	bc 01       	movw	r22, r24
     bb2:	86 e3       	ldi	r24, 0x36	; 54
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_5;
     bba:	85 e0       	ldi	r24, 0x05	; 5
     bbc:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     bc2:	ce 01       	movw	r24, r28
     bc4:	01 96       	adiw	r24, 0x01	; 1
     bc6:	bc 01       	movw	r22, r24
     bc8:	86 e3       	ldi	r24, 0x36	; 54
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_6;
     bd0:	86 e0       	ldi	r24, 0x06	; 6
     bd2:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     bd4:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     bd6:	ce 01       	movw	r24, r28
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	bc 01       	movw	r22, r24
     bdc:	86 e3       	ldi	r24, 0x36	; 54
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_7;
     be4:	87 e0       	ldi	r24, 0x07	; 7
     be6:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     be8:	81 e0       	ldi	r24, 0x01	; 1
     bea:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     bec:	ce 01       	movw	r24, r28
     bee:	01 96       	adiw	r24, 0x01	; 1
     bf0:	bc 01       	movw	r22, r24
     bf2:	86 e3       	ldi	r24, 0x36	; 54
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		//Bit 4 – MSTR: Master/Slave Select
		SPI->SPCR |= (1<<4);
     bfa:	8d e2       	ldi	r24, 0x2D	; 45
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	2d e2       	ldi	r18, 0x2D	; 45
     c00:	30 e0       	ldi	r19, 0x00	; 0
     c02:	f9 01       	movw	r30, r18
     c04:	20 81       	ld	r18, Z
     c06:	20 61       	ori	r18, 0x10	; 16
     c08:	fc 01       	movw	r30, r24
     c0a:	20 83       	st	Z, r18
     c0c:	38 c0       	rjmp	.+112    	; 0xc7e <MCAL_SPI_Init+0xf8>
	}

	else if (Config->SPI_MODE == SPI_SLAVE)
     c0e:	8c 81       	ldd	r24, Y+4	; 0x04
     c10:	9d 81       	ldd	r25, Y+5	; 0x05
     c12:	fc 01       	movw	r30, r24
     c14:	80 81       	ld	r24, Z
     c16:	88 23       	and	r24, r24
     c18:	91 f5       	brne	.+100    	; 0xc7e <MCAL_SPI_Init+0xf8>
	{
		PinConfig.GPIO_PinNumber = GPIO_PIN_4;
     c1a:	84 e0       	ldi	r24, 0x04	; 4
     c1c:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     c1e:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     c20:	ce 01       	movw	r24, r28
     c22:	01 96       	adiw	r24, 0x01	; 1
     c24:	bc 01       	movw	r22, r24
     c26:	86 e3       	ldi	r24, 0x36	; 54
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_5;
     c2e:	85 e0       	ldi	r24, 0x05	; 5
     c30:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     c32:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     c34:	ce 01       	movw	r24, r28
     c36:	01 96       	adiw	r24, 0x01	; 1
     c38:	bc 01       	movw	r22, r24
     c3a:	86 e3       	ldi	r24, 0x36	; 54
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_6;
     c42:	86 e0       	ldi	r24, 0x06	; 6
     c44:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     c4a:	ce 01       	movw	r24, r28
     c4c:	01 96       	adiw	r24, 0x01	; 1
     c4e:	bc 01       	movw	r22, r24
     c50:	86 e3       	ldi	r24, 0x36	; 54
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_7;
     c58:	87 e0       	ldi	r24, 0x07	; 7
     c5a:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     c5c:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     c5e:	ce 01       	movw	r24, r28
     c60:	01 96       	adiw	r24, 0x01	; 1
     c62:	bc 01       	movw	r22, r24
     c64:	86 e3       	ldi	r24, 0x36	; 54
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

		//Bit 4 – MSTR: Master/Slave Select
		SPI->SPCR &= ~(1<<4);
     c6c:	8d e2       	ldi	r24, 0x2D	; 45
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	2d e2       	ldi	r18, 0x2D	; 45
     c72:	30 e0       	ldi	r19, 0x00	; 0
     c74:	f9 01       	movw	r30, r18
     c76:	20 81       	ld	r18, Z
     c78:	2f 7e       	andi	r18, 0xEF	; 239
     c7a:	fc 01       	movw	r30, r24
     c7c:	20 83       	st	Z, r18
	}


	//Configure Clock

	switch(Config->SPI_SCK_RATE)
     c7e:	8c 81       	ldd	r24, Y+4	; 0x04
     c80:	9d 81       	ldd	r25, Y+5	; 0x05
     c82:	fc 01       	movw	r30, r24
     c84:	84 81       	ldd	r24, Z+4	; 0x04
     c86:	88 2f       	mov	r24, r24
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	09 2e       	mov	r0, r25
     c8c:	00 0c       	add	r0, r0
     c8e:	aa 0b       	sbc	r26, r26
     c90:	bb 0b       	sbc	r27, r27
     c92:	40 e0       	ldi	r20, 0x00	; 0
     c94:	50 e0       	ldi	r21, 0x00	; 0
     c96:	26 e0       	ldi	r18, 0x06	; 6
     c98:	30 e0       	ldi	r19, 0x00	; 0
     c9a:	84 1b       	sub	r24, r20
     c9c:	95 0b       	sbc	r25, r21
     c9e:	28 17       	cp	r18, r24
     ca0:	39 07       	cpc	r19, r25
     ca2:	08 f4       	brcc	.+2      	; 0xca6 <MCAL_SPI_Init+0x120>
     ca4:	c9 c0       	rjmp	.+402    	; 0xe38 <MCAL_SPI_Init+0x2b2>
     ca6:	86 5d       	subi	r24, 0xD6	; 214
     ca8:	9f 4f       	sbci	r25, 0xFF	; 255
     caa:	fc 01       	movw	r30, r24
     cac:	0c 94 08 0f 	jmp	0x1e10	; 0x1e10 <__tablejump2__>
	{
	case SPI_SCK_RATE_2:
		SPI->SPCR &= ~(1<<0);
     cb0:	8d e2       	ldi	r24, 0x2D	; 45
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	2d e2       	ldi	r18, 0x2D	; 45
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	f9 01       	movw	r30, r18
     cba:	20 81       	ld	r18, Z
     cbc:	2e 7f       	andi	r18, 0xFE	; 254
     cbe:	fc 01       	movw	r30, r24
     cc0:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     cc2:	8d e2       	ldi	r24, 0x2D	; 45
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	2d e2       	ldi	r18, 0x2D	; 45
     cc8:	30 e0       	ldi	r19, 0x00	; 0
     cca:	f9 01       	movw	r30, r18
     ccc:	20 81       	ld	r18, Z
     cce:	2d 7f       	andi	r18, 0xFD	; 253
     cd0:	fc 01       	movw	r30, r24
     cd2:	20 83       	st	Z, r18
		SPI->SPSR |= (1<<0);
     cd4:	8d e2       	ldi	r24, 0x2D	; 45
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	2d e2       	ldi	r18, 0x2D	; 45
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	f9 01       	movw	r30, r18
     cde:	21 81       	ldd	r18, Z+1	; 0x01
     ce0:	21 60       	ori	r18, 0x01	; 1
     ce2:	fc 01       	movw	r30, r24
     ce4:	21 83       	std	Z+1, r18	; 0x01
		break;
     ce6:	a8 c0       	rjmp	.+336    	; 0xe38 <MCAL_SPI_Init+0x2b2>
	case SPI_SCK_RATE_4:
		SPI->SPCR &= ~(1<<0);
     ce8:	8d e2       	ldi	r24, 0x2D	; 45
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	2d e2       	ldi	r18, 0x2D	; 45
     cee:	30 e0       	ldi	r19, 0x00	; 0
     cf0:	f9 01       	movw	r30, r18
     cf2:	20 81       	ld	r18, Z
     cf4:	2e 7f       	andi	r18, 0xFE	; 254
     cf6:	fc 01       	movw	r30, r24
     cf8:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     cfa:	8d e2       	ldi	r24, 0x2D	; 45
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	2d e2       	ldi	r18, 0x2D	; 45
     d00:	30 e0       	ldi	r19, 0x00	; 0
     d02:	f9 01       	movw	r30, r18
     d04:	20 81       	ld	r18, Z
     d06:	2d 7f       	andi	r18, 0xFD	; 253
     d08:	fc 01       	movw	r30, r24
     d0a:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     d0c:	8d e2       	ldi	r24, 0x2D	; 45
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	2d e2       	ldi	r18, 0x2D	; 45
     d12:	30 e0       	ldi	r19, 0x00	; 0
     d14:	f9 01       	movw	r30, r18
     d16:	21 81       	ldd	r18, Z+1	; 0x01
     d18:	2e 7f       	andi	r18, 0xFE	; 254
     d1a:	fc 01       	movw	r30, r24
     d1c:	21 83       	std	Z+1, r18	; 0x01
		break;
     d1e:	8c c0       	rjmp	.+280    	; 0xe38 <MCAL_SPI_Init+0x2b2>
	case SPI_SCK_RATE_8:
		SPI->SPCR |= (1<<0);
     d20:	8d e2       	ldi	r24, 0x2D	; 45
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	2d e2       	ldi	r18, 0x2D	; 45
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	f9 01       	movw	r30, r18
     d2a:	20 81       	ld	r18, Z
     d2c:	21 60       	ori	r18, 0x01	; 1
     d2e:	fc 01       	movw	r30, r24
     d30:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     d32:	8d e2       	ldi	r24, 0x2D	; 45
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	2d e2       	ldi	r18, 0x2D	; 45
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	f9 01       	movw	r30, r18
     d3c:	20 81       	ld	r18, Z
     d3e:	2d 7f       	andi	r18, 0xFD	; 253
     d40:	fc 01       	movw	r30, r24
     d42:	20 83       	st	Z, r18
		SPI->SPSR |= (1<<0);
     d44:	8d e2       	ldi	r24, 0x2D	; 45
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	2d e2       	ldi	r18, 0x2D	; 45
     d4a:	30 e0       	ldi	r19, 0x00	; 0
     d4c:	f9 01       	movw	r30, r18
     d4e:	21 81       	ldd	r18, Z+1	; 0x01
     d50:	21 60       	ori	r18, 0x01	; 1
     d52:	fc 01       	movw	r30, r24
     d54:	21 83       	std	Z+1, r18	; 0x01
		break;
     d56:	70 c0       	rjmp	.+224    	; 0xe38 <MCAL_SPI_Init+0x2b2>
	case SPI_SCK_RATE_16:
		SPI->SPCR |= (1<<0);
     d58:	8d e2       	ldi	r24, 0x2D	; 45
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	2d e2       	ldi	r18, 0x2D	; 45
     d5e:	30 e0       	ldi	r19, 0x00	; 0
     d60:	f9 01       	movw	r30, r18
     d62:	20 81       	ld	r18, Z
     d64:	21 60       	ori	r18, 0x01	; 1
     d66:	fc 01       	movw	r30, r24
     d68:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     d6a:	8d e2       	ldi	r24, 0x2D	; 45
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	2d e2       	ldi	r18, 0x2D	; 45
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	f9 01       	movw	r30, r18
     d74:	20 81       	ld	r18, Z
     d76:	2d 7f       	andi	r18, 0xFD	; 253
     d78:	fc 01       	movw	r30, r24
     d7a:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     d7c:	8d e2       	ldi	r24, 0x2D	; 45
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	2d e2       	ldi	r18, 0x2D	; 45
     d82:	30 e0       	ldi	r19, 0x00	; 0
     d84:	f9 01       	movw	r30, r18
     d86:	21 81       	ldd	r18, Z+1	; 0x01
     d88:	2e 7f       	andi	r18, 0xFE	; 254
     d8a:	fc 01       	movw	r30, r24
     d8c:	21 83       	std	Z+1, r18	; 0x01
		break;
     d8e:	54 c0       	rjmp	.+168    	; 0xe38 <MCAL_SPI_Init+0x2b2>
	case SPI_SCK_RATE_32:
		SPI->SPCR &= ~(1<<0);
     d90:	8d e2       	ldi	r24, 0x2D	; 45
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	2d e2       	ldi	r18, 0x2D	; 45
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	f9 01       	movw	r30, r18
     d9a:	20 81       	ld	r18, Z
     d9c:	2e 7f       	andi	r18, 0xFE	; 254
     d9e:	fc 01       	movw	r30, r24
     da0:	20 83       	st	Z, r18
		SPI->SPCR |= (1<<1);
     da2:	8d e2       	ldi	r24, 0x2D	; 45
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	2d e2       	ldi	r18, 0x2D	; 45
     da8:	30 e0       	ldi	r19, 0x00	; 0
     daa:	f9 01       	movw	r30, r18
     dac:	20 81       	ld	r18, Z
     dae:	22 60       	ori	r18, 0x02	; 2
     db0:	fc 01       	movw	r30, r24
     db2:	20 83       	st	Z, r18
		SPI->SPSR |= (1<<0);
     db4:	8d e2       	ldi	r24, 0x2D	; 45
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	2d e2       	ldi	r18, 0x2D	; 45
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	f9 01       	movw	r30, r18
     dbe:	21 81       	ldd	r18, Z+1	; 0x01
     dc0:	21 60       	ori	r18, 0x01	; 1
     dc2:	fc 01       	movw	r30, r24
     dc4:	21 83       	std	Z+1, r18	; 0x01
		break;
     dc6:	38 c0       	rjmp	.+112    	; 0xe38 <MCAL_SPI_Init+0x2b2>
	case SPI_SCK_RATE_64:
		SPI->SPCR &= ~(1<<0);
     dc8:	8d e2       	ldi	r24, 0x2D	; 45
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	2d e2       	ldi	r18, 0x2D	; 45
     dce:	30 e0       	ldi	r19, 0x00	; 0
     dd0:	f9 01       	movw	r30, r18
     dd2:	20 81       	ld	r18, Z
     dd4:	2e 7f       	andi	r18, 0xFE	; 254
     dd6:	fc 01       	movw	r30, r24
     dd8:	20 83       	st	Z, r18
		SPI->SPCR |= (1<<1);
     dda:	8d e2       	ldi	r24, 0x2D	; 45
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	2d e2       	ldi	r18, 0x2D	; 45
     de0:	30 e0       	ldi	r19, 0x00	; 0
     de2:	f9 01       	movw	r30, r18
     de4:	20 81       	ld	r18, Z
     de6:	22 60       	ori	r18, 0x02	; 2
     de8:	fc 01       	movw	r30, r24
     dea:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     dec:	8d e2       	ldi	r24, 0x2D	; 45
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	2d e2       	ldi	r18, 0x2D	; 45
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	f9 01       	movw	r30, r18
     df6:	21 81       	ldd	r18, Z+1	; 0x01
     df8:	2e 7f       	andi	r18, 0xFE	; 254
     dfa:	fc 01       	movw	r30, r24
     dfc:	21 83       	std	Z+1, r18	; 0x01
		break;
     dfe:	1c c0       	rjmp	.+56     	; 0xe38 <MCAL_SPI_Init+0x2b2>
	case SPI_SCK_RATE_128:
		SPI->SPCR |= (1<<0);
     e00:	8d e2       	ldi	r24, 0x2D	; 45
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	2d e2       	ldi	r18, 0x2D	; 45
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	f9 01       	movw	r30, r18
     e0a:	20 81       	ld	r18, Z
     e0c:	21 60       	ori	r18, 0x01	; 1
     e0e:	fc 01       	movw	r30, r24
     e10:	20 83       	st	Z, r18
		SPI->SPCR |= (1<<1);
     e12:	8d e2       	ldi	r24, 0x2D	; 45
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	2d e2       	ldi	r18, 0x2D	; 45
     e18:	30 e0       	ldi	r19, 0x00	; 0
     e1a:	f9 01       	movw	r30, r18
     e1c:	20 81       	ld	r18, Z
     e1e:	22 60       	ori	r18, 0x02	; 2
     e20:	fc 01       	movw	r30, r24
     e22:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     e24:	8d e2       	ldi	r24, 0x2D	; 45
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	2d e2       	ldi	r18, 0x2D	; 45
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	f9 01       	movw	r30, r18
     e2e:	21 81       	ldd	r18, Z+1	; 0x01
     e30:	2e 7f       	andi	r18, 0xFE	; 254
     e32:	fc 01       	movw	r30, r24
     e34:	21 83       	std	Z+1, r18	; 0x01
		break;
     e36:	00 00       	nop

	//Rest of options to be implemented later


	//Enable SPI
	SPI->SPCR|=(1<<6);
     e38:	8d e2       	ldi	r24, 0x2D	; 45
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	2d e2       	ldi	r18, 0x2D	; 45
     e3e:	30 e0       	ldi	r19, 0x00	; 0
     e40:	f9 01       	movw	r30, r18
     e42:	20 81       	ld	r18, Z
     e44:	20 64       	ori	r18, 0x40	; 64
     e46:	fc 01       	movw	r30, r24
     e48:	20 83       	st	Z, r18
}
     e4a:	00 00       	nop
     e4c:	0f 90       	pop	r0
     e4e:	0f 90       	pop	r0
     e50:	0f 90       	pop	r0
     e52:	0f 90       	pop	r0
     e54:	0f 90       	pop	r0
     e56:	df 91       	pop	r29
     e58:	cf 91       	pop	r28
     e5a:	08 95       	ret

00000e5c <MCAL_SPI_MASTER_SEND>:
uint8_t MCAL_SPI_MASTER_SEND(uint8_t data)
{
     e5c:	cf 93       	push	r28
     e5e:	df 93       	push	r29
     e60:	1f 92       	push	r1
     e62:	cd b7       	in	r28, 0x3d	; 61
     e64:	de b7       	in	r29, 0x3e	; 62
     e66:	89 83       	std	Y+1, r24	; 0x01
	SPI->SPDR = data;
     e68:	8d e2       	ldi	r24, 0x2D	; 45
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	29 81       	ldd	r18, Y+1	; 0x01
     e6e:	fc 01       	movw	r30, r24
     e70:	22 83       	std	Z+2, r18	; 0x02
	while(!(SPI->SPSR & (1<<7)));
     e72:	00 00       	nop
     e74:	8d e2       	ldi	r24, 0x2D	; 45
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	fc 01       	movw	r30, r24
     e7a:	81 81       	ldd	r24, Z+1	; 0x01
     e7c:	88 23       	and	r24, r24
     e7e:	d4 f7       	brge	.-12     	; 0xe74 <MCAL_SPI_MASTER_SEND+0x18>
	return data;
     e80:	89 81       	ldd	r24, Y+1	; 0x01

}
     e82:	0f 90       	pop	r0
     e84:	df 91       	pop	r29
     e86:	cf 91       	pop	r28
     e88:	08 95       	ret

00000e8a <MCAL_SPI_SLAVE_RECIEVE>:

uint8_t MCAL_SPI_SLAVE_RECIEVE(void)
{
     e8a:	cf 93       	push	r28
     e8c:	df 93       	push	r29
     e8e:	cd b7       	in	r28, 0x3d	; 61
     e90:	de b7       	in	r29, 0x3e	; 62
	while(!(SPI->SPSR & (1<<7)));
     e92:	00 00       	nop
     e94:	8d e2       	ldi	r24, 0x2D	; 45
     e96:	90 e0       	ldi	r25, 0x00	; 0
     e98:	fc 01       	movw	r30, r24
     e9a:	81 81       	ldd	r24, Z+1	; 0x01
     e9c:	88 23       	and	r24, r24
     e9e:	d4 f7       	brge	.-12     	; 0xe94 <MCAL_SPI_SLAVE_RECIEVE+0xa>
	return SPI->SPDR;
     ea0:	8d e2       	ldi	r24, 0x2D	; 45
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	fc 01       	movw	r30, r24
     ea6:	82 81       	ldd	r24, Z+2	; 0x02

}
     ea8:	df 91       	pop	r29
     eaa:	cf 91       	pop	r28
     eac:	08 95       	ret

00000eae <MCAL_SPI_SEND_RECIEVE>:

uint8_t MCAL_SPI_SEND_RECIEVE(uint8_t data)
{
     eae:	cf 93       	push	r28
     eb0:	df 93       	push	r29
     eb2:	1f 92       	push	r1
     eb4:	cd b7       	in	r28, 0x3d	; 61
     eb6:	de b7       	in	r29, 0x3e	; 62
     eb8:	89 83       	std	Y+1, r24	; 0x01
	SPI->SPDR = data;
     eba:	8d e2       	ldi	r24, 0x2D	; 45
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	29 81       	ldd	r18, Y+1	; 0x01
     ec0:	fc 01       	movw	r30, r24
     ec2:	22 83       	std	Z+2, r18	; 0x02
	while(!(SPI->SPSR & (1<<7)));
     ec4:	00 00       	nop
     ec6:	8d e2       	ldi	r24, 0x2D	; 45
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	fc 01       	movw	r30, r24
     ecc:	81 81       	ldd	r24, Z+1	; 0x01
     ece:	88 23       	and	r24, r24
     ed0:	d4 f7       	brge	.-12     	; 0xec6 <MCAL_SPI_SEND_RECIEVE+0x18>
	return SPI->SPDR;
     ed2:	8d e2       	ldi	r24, 0x2D	; 45
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	fc 01       	movw	r30, r24
     ed8:	82 81       	ldd	r24, Z+2	; 0x02
}
     eda:	0f 90       	pop	r0
     edc:	df 91       	pop	r29
     ede:	cf 91       	pop	r28
     ee0:	08 95       	ret

00000ee2 <MCAL_I2C_Init>:
#undef F_CPU
#define F_CPU 8000000UL
#define prescaler 1

void MCAL_I2C_Init(unsigned long SCL_CLK)
{
     ee2:	0f 93       	push	r16
     ee4:	1f 93       	push	r17
     ee6:	cf 93       	push	r28
     ee8:	df 93       	push	r29
     eea:	00 d0       	rcall	.+0      	; 0xeec <MCAL_I2C_Init+0xa>
     eec:	00 d0       	rcall	.+0      	; 0xeee <MCAL_I2C_Init+0xc>
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	69 83       	std	Y+1, r22	; 0x01
     ef4:	7a 83       	std	Y+2, r23	; 0x02
     ef6:	8b 83       	std	Y+3, r24	; 0x03
     ef8:	9c 83       	std	Y+4, r25	; 0x04
	TWBR = (uint8_t) (((F_CPU / SCL_CLK )-16) / (2*prescaler));
     efa:	00 e2       	ldi	r16, 0x20	; 32
     efc:	10 e0       	ldi	r17, 0x00	; 0
     efe:	80 e0       	ldi	r24, 0x00	; 0
     f00:	92 e1       	ldi	r25, 0x12	; 18
     f02:	aa e7       	ldi	r26, 0x7A	; 122
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	29 81       	ldd	r18, Y+1	; 0x01
     f08:	3a 81       	ldd	r19, Y+2	; 0x02
     f0a:	4b 81       	ldd	r20, Y+3	; 0x03
     f0c:	5c 81       	ldd	r21, Y+4	; 0x04
     f0e:	bc 01       	movw	r22, r24
     f10:	cd 01       	movw	r24, r26
     f12:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <__udivmodsi4>
     f16:	da 01       	movw	r26, r20
     f18:	c9 01       	movw	r24, r18
     f1a:	40 97       	sbiw	r24, 0x10	; 16
     f1c:	a1 09       	sbc	r26, r1
     f1e:	b1 09       	sbc	r27, r1
     f20:	b6 95       	lsr	r27
     f22:	a7 95       	ror	r26
     f24:	97 95       	ror	r25
     f26:	87 95       	ror	r24
     f28:	f8 01       	movw	r30, r16
     f2a:	80 83       	st	Z, r24
	switch(prescaler)
	{
	case 1:
		TWSR = 0;
     f2c:	81 e2       	ldi	r24, 0x21	; 33
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	fc 01       	movw	r30, r24
     f32:	10 82       	st	Z, r1
		break;
     f34:	00 00       	nop
	case 64:
		TWSR = 3;
		break;
	}

}
     f36:	00 00       	nop
     f38:	0f 90       	pop	r0
     f3a:	0f 90       	pop	r0
     f3c:	0f 90       	pop	r0
     f3e:	0f 90       	pop	r0
     f40:	df 91       	pop	r29
     f42:	cf 91       	pop	r28
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	08 95       	ret

00000f4a <MCAL_I2C_Start_Condition>:
void MCAL_I2C_Start_Condition(void)
{
     f4a:	cf 93       	push	r28
     f4c:	df 93       	push	r29
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<7)|(1<<2)|(1<<5);
     f52:	86 e5       	ldi	r24, 0x56	; 86
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	24 ea       	ldi	r18, 0xA4	; 164
     f58:	fc 01       	movw	r30, r24
     f5a:	20 83       	st	Z, r18
	while(((TWCR & (1<<7))== 0));
     f5c:	00 00       	nop
     f5e:	86 e5       	ldi	r24, 0x56	; 86
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	fc 01       	movw	r30, r24
     f64:	80 81       	ld	r24, Z
     f66:	88 23       	and	r24, r24
     f68:	d4 f7       	brge	.-12     	; 0xf5e <MCAL_I2C_Start_Condition+0x14>
	while ((TWSR)!=0x08);
     f6a:	00 00       	nop
     f6c:	81 e2       	ldi	r24, 0x21	; 33
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	fc 01       	movw	r30, r24
     f72:	80 81       	ld	r24, Z
     f74:	88 30       	cpi	r24, 0x08	; 8
     f76:	d1 f7       	brne	.-12     	; 0xf6c <MCAL_I2C_Start_Condition+0x22>
}
     f78:	00 00       	nop
     f7a:	df 91       	pop	r29
     f7c:	cf 91       	pop	r28
     f7e:	08 95       	ret

00000f80 <MCAL_I2C_Write>:

void MCAL_I2C_Write(uint8_t Data)
{
     f80:	cf 93       	push	r28
     f82:	df 93       	push	r29
     f84:	1f 92       	push	r1
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	89 83       	std	Y+1, r24	; 0x01
	TWDR =  Data;
     f8c:	83 e2       	ldi	r24, 0x23	; 35
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	29 81       	ldd	r18, Y+1	; 0x01
     f92:	fc 01       	movw	r30, r24
     f94:	20 83       	st	Z, r18
	TWCR = (1<<7)|(1<<2);
     f96:	86 e5       	ldi	r24, 0x56	; 86
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	24 e8       	ldi	r18, 0x84	; 132
     f9c:	fc 01       	movw	r30, r24
     f9e:	20 83       	st	Z, r18
	while ((TWCR&0x80)==0);
     fa0:	00 00       	nop
     fa2:	86 e5       	ldi	r24, 0x56	; 86
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	fc 01       	movw	r30, r24
     fa8:	80 81       	ld	r24, Z
     faa:	88 23       	and	r24, r24
     fac:	d4 f7       	brge	.-12     	; 0xfa2 <MCAL_I2C_Write+0x22>
}
     fae:	00 00       	nop
     fb0:	0f 90       	pop	r0
     fb2:	df 91       	pop	r29
     fb4:	cf 91       	pop	r28
     fb6:	08 95       	ret

00000fb8 <MCAL_I2C_Stop_Condition>:

void MCAL_I2C_Stop_Condition(void)
{
     fb8:	cf 93       	push	r28
     fba:	df 93       	push	r29
     fbc:	cd b7       	in	r28, 0x3d	; 61
     fbe:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<7)|(1<<2)|(1<<4);
     fc0:	86 e5       	ldi	r24, 0x56	; 86
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	24 e9       	ldi	r18, 0x94	; 148
     fc6:	fc 01       	movw	r30, r24
     fc8:	20 83       	st	Z, r18
}
     fca:	00 00       	nop
     fcc:	df 91       	pop	r29
     fce:	cf 91       	pop	r28
     fd0:	08 95       	ret

00000fd2 <MCAL_I2C_Set_Address>:

void MCAL_I2C_Set_Address(uint8_t address)
{
     fd2:	cf 93       	push	r28
     fd4:	df 93       	push	r29
     fd6:	1f 92       	push	r1
     fd8:	cd b7       	in	r28, 0x3d	; 61
     fda:	de b7       	in	r29, 0x3e	; 62
     fdc:	89 83       	std	Y+1, r24	; 0x01
	TWAR = address;
     fde:	82 e2       	ldi	r24, 0x22	; 34
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	29 81       	ldd	r18, Y+1	; 0x01
     fe4:	fc 01       	movw	r30, r24
     fe6:	20 83       	st	Z, r18
}
     fe8:	00 00       	nop
     fea:	0f 90       	pop	r0
     fec:	df 91       	pop	r29
     fee:	cf 91       	pop	r28
     ff0:	08 95       	ret

00000ff2 <MCAL_I2C_Read>:
uint8_t MCAL_I2C_Read(uint8_t ACK)
{
     ff2:	cf 93       	push	r28
     ff4:	df 93       	push	r29
     ff6:	1f 92       	push	r1
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
     ffc:	89 83       	std	Y+1, r24	; 0x01
	TWCR = (1<<7)|(1<<2)|(ACK<<6);
     ffe:	86 e5       	ldi	r24, 0x56	; 86
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	29 81       	ldd	r18, Y+1	; 0x01
    1004:	22 2f       	mov	r18, r18
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	00 24       	eor	r0, r0
    100a:	36 95       	lsr	r19
    100c:	27 95       	ror	r18
    100e:	07 94       	ror	r0
    1010:	36 95       	lsr	r19
    1012:	27 95       	ror	r18
    1014:	07 94       	ror	r0
    1016:	32 2f       	mov	r19, r18
    1018:	20 2d       	mov	r18, r0
    101a:	24 68       	ori	r18, 0x84	; 132
    101c:	fc 01       	movw	r30, r24
    101e:	20 83       	st	Z, r18
	while ((TWCR&0x80)==0);
    1020:	00 00       	nop
    1022:	86 e5       	ldi	r24, 0x56	; 86
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	fc 01       	movw	r30, r24
    1028:	80 81       	ld	r24, Z
    102a:	88 23       	and	r24, r24
    102c:	d4 f7       	brge	.-12     	; 0x1022 <MCAL_I2C_Read+0x30>
	return TWDR;
    102e:	83 e2       	ldi	r24, 0x23	; 35
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	fc 01       	movw	r30, r24
    1034:	80 81       	ld	r24, Z

}
    1036:	0f 90       	pop	r0
    1038:	df 91       	pop	r29
    103a:	cf 91       	pop	r28
    103c:	08 95       	ret

0000103e <MCAL_GPIO_Init>:
 * @param [in]	-PinConfig : Pointer to GPIO_PinConfig_t which contains the configuration info for specified GPIO
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_PinConfig_t* PinConfig )
{
    103e:	cf 93       	push	r28
    1040:	df 93       	push	r29
    1042:	00 d0       	rcall	.+0      	; 0x1044 <MCAL_GPIO_Init+0x6>
    1044:	00 d0       	rcall	.+0      	; 0x1046 <MCAL_GPIO_Init+0x8>
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
    104a:	9a 83       	std	Y+2, r25	; 0x02
    104c:	89 83       	std	Y+1, r24	; 0x01
    104e:	7c 83       	std	Y+4, r23	; 0x04
    1050:	6b 83       	std	Y+3, r22	; 0x03
	//Configure Pin to be Output or Input
	if(PinConfig->GPIO_DataDirection == GPIO_OUTPUT)
    1052:	8b 81       	ldd	r24, Y+3	; 0x03
    1054:	9c 81       	ldd	r25, Y+4	; 0x04
    1056:	fc 01       	movw	r30, r24
    1058:	81 81       	ldd	r24, Z+1	; 0x01
    105a:	81 30       	cpi	r24, 0x01	; 1
    105c:	c9 f4       	brne	.+50     	; 0x1090 <MCAL_GPIO_Init+0x52>
	{
		GPIOx->DDR |= (1<<PinConfig->GPIO_PinNumber);
    105e:	89 81       	ldd	r24, Y+1	; 0x01
    1060:	9a 81       	ldd	r25, Y+2	; 0x02
    1062:	fc 01       	movw	r30, r24
    1064:	81 81       	ldd	r24, Z+1	; 0x01
    1066:	48 2f       	mov	r20, r24
    1068:	8b 81       	ldd	r24, Y+3	; 0x03
    106a:	9c 81       	ldd	r25, Y+4	; 0x04
    106c:	fc 01       	movw	r30, r24
    106e:	80 81       	ld	r24, Z
    1070:	28 2f       	mov	r18, r24
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	81 e0       	ldi	r24, 0x01	; 1
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	02 c0       	rjmp	.+4      	; 0x107e <MCAL_GPIO_Init+0x40>
    107a:	88 0f       	add	r24, r24
    107c:	99 1f       	adc	r25, r25
    107e:	2a 95       	dec	r18
    1080:	e2 f7       	brpl	.-8      	; 0x107a <MCAL_GPIO_Init+0x3c>
    1082:	84 2b       	or	r24, r20
    1084:	28 2f       	mov	r18, r24
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	9a 81       	ldd	r25, Y+2	; 0x02
    108a:	fc 01       	movw	r30, r24
    108c:	21 83       	std	Z+1, r18	; 0x01
    108e:	1f c0       	rjmp	.+62     	; 0x10ce <MCAL_GPIO_Init+0x90>
	}
	else if(PinConfig->GPIO_DataDirection == GPIO_INPUT)
    1090:	8b 81       	ldd	r24, Y+3	; 0x03
    1092:	9c 81       	ldd	r25, Y+4	; 0x04
    1094:	fc 01       	movw	r30, r24
    1096:	81 81       	ldd	r24, Z+1	; 0x01
    1098:	88 23       	and	r24, r24
    109a:	c9 f4       	brne	.+50     	; 0x10ce <MCAL_GPIO_Init+0x90>
	{
		GPIOx->DDR &= ~(1<<PinConfig->GPIO_PinNumber);
    109c:	89 81       	ldd	r24, Y+1	; 0x01
    109e:	9a 81       	ldd	r25, Y+2	; 0x02
    10a0:	fc 01       	movw	r30, r24
    10a2:	81 81       	ldd	r24, Z+1	; 0x01
    10a4:	48 2f       	mov	r20, r24
    10a6:	8b 81       	ldd	r24, Y+3	; 0x03
    10a8:	9c 81       	ldd	r25, Y+4	; 0x04
    10aa:	fc 01       	movw	r30, r24
    10ac:	80 81       	ld	r24, Z
    10ae:	28 2f       	mov	r18, r24
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	02 c0       	rjmp	.+4      	; 0x10bc <MCAL_GPIO_Init+0x7e>
    10b8:	88 0f       	add	r24, r24
    10ba:	99 1f       	adc	r25, r25
    10bc:	2a 95       	dec	r18
    10be:	e2 f7       	brpl	.-8      	; 0x10b8 <MCAL_GPIO_Init+0x7a>
    10c0:	80 95       	com	r24
    10c2:	84 23       	and	r24, r20
    10c4:	28 2f       	mov	r18, r24
    10c6:	89 81       	ldd	r24, Y+1	; 0x01
    10c8:	9a 81       	ldd	r25, Y+2	; 0x02
    10ca:	fc 01       	movw	r30, r24
    10cc:	21 83       	std	Z+1, r18	; 0x01
	}

	//Configure State to be High or Low
	if(PinConfig->GPIO_Resistor_State == GPIO_PULL_UP)
    10ce:	8b 81       	ldd	r24, Y+3	; 0x03
    10d0:	9c 81       	ldd	r25, Y+4	; 0x04
    10d2:	fc 01       	movw	r30, r24
    10d4:	82 81       	ldd	r24, Z+2	; 0x02
    10d6:	81 30       	cpi	r24, 0x01	; 1
    10d8:	c9 f4       	brne	.+50     	; 0x110c <MCAL_GPIO_Init+0xce>
	{
		GPIOx->PORT	|= (1<<PinConfig->GPIO_PinNumber);
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	9a 81       	ldd	r25, Y+2	; 0x02
    10de:	fc 01       	movw	r30, r24
    10e0:	82 81       	ldd	r24, Z+2	; 0x02
    10e2:	48 2f       	mov	r20, r24
    10e4:	8b 81       	ldd	r24, Y+3	; 0x03
    10e6:	9c 81       	ldd	r25, Y+4	; 0x04
    10e8:	fc 01       	movw	r30, r24
    10ea:	80 81       	ld	r24, Z
    10ec:	28 2f       	mov	r18, r24
    10ee:	30 e0       	ldi	r19, 0x00	; 0
    10f0:	81 e0       	ldi	r24, 0x01	; 1
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <MCAL_GPIO_Init+0xbc>
    10f6:	88 0f       	add	r24, r24
    10f8:	99 1f       	adc	r25, r25
    10fa:	2a 95       	dec	r18
    10fc:	e2 f7       	brpl	.-8      	; 0x10f6 <MCAL_GPIO_Init+0xb8>
    10fe:	84 2b       	or	r24, r20
    1100:	28 2f       	mov	r18, r24
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	9a 81       	ldd	r25, Y+2	; 0x02
    1106:	fc 01       	movw	r30, r24
    1108:	22 83       	std	Z+2, r18	; 0x02
	{
		GPIOx->PORT &= ~(1<<PinConfig->GPIO_PinNumber);
	}


}
    110a:	1f c0       	rjmp	.+62     	; 0x114a <MCAL_GPIO_Init+0x10c>
	//Configure State to be High or Low
	if(PinConfig->GPIO_Resistor_State == GPIO_PULL_UP)
	{
		GPIOx->PORT	|= (1<<PinConfig->GPIO_PinNumber);
	}
	else if(PinConfig->GPIO_DataDirection == GPIO_PULL_DOWN)
    110c:	8b 81       	ldd	r24, Y+3	; 0x03
    110e:	9c 81       	ldd	r25, Y+4	; 0x04
    1110:	fc 01       	movw	r30, r24
    1112:	81 81       	ldd	r24, Z+1	; 0x01
    1114:	88 23       	and	r24, r24
    1116:	c9 f4       	brne	.+50     	; 0x114a <MCAL_GPIO_Init+0x10c>
	{
		GPIOx->PORT &= ~(1<<PinConfig->GPIO_PinNumber);
    1118:	89 81       	ldd	r24, Y+1	; 0x01
    111a:	9a 81       	ldd	r25, Y+2	; 0x02
    111c:	fc 01       	movw	r30, r24
    111e:	82 81       	ldd	r24, Z+2	; 0x02
    1120:	48 2f       	mov	r20, r24
    1122:	8b 81       	ldd	r24, Y+3	; 0x03
    1124:	9c 81       	ldd	r25, Y+4	; 0x04
    1126:	fc 01       	movw	r30, r24
    1128:	80 81       	ld	r24, Z
    112a:	28 2f       	mov	r18, r24
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <MCAL_GPIO_Init+0xfa>
    1134:	88 0f       	add	r24, r24
    1136:	99 1f       	adc	r25, r25
    1138:	2a 95       	dec	r18
    113a:	e2 f7       	brpl	.-8      	; 0x1134 <MCAL_GPIO_Init+0xf6>
    113c:	80 95       	com	r24
    113e:	84 23       	and	r24, r20
    1140:	28 2f       	mov	r18, r24
    1142:	89 81       	ldd	r24, Y+1	; 0x01
    1144:	9a 81       	ldd	r25, Y+2	; 0x02
    1146:	fc 01       	movw	r30, r24
    1148:	22 83       	std	Z+2, r18	; 0x02
	}


}
    114a:	00 00       	nop
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	df 91       	pop	r29
    1156:	cf 91       	pop	r28
    1158:	08 95       	ret

0000115a <MCAL_GPIO_ReadPin>:
 * @param [in]	-PinNumber : Pin number to be read from according to @ref GPIO_PINS_Define
 * @retval 		-The input Pin value (two values based on @ref GPIO_PIN_State)
 * Note 		-None
 */
uint8_t MCAL_GPIO_ReadPin (GPIO_TypeDef *GPIOx,uint8_t PinNumber)
{
    115a:	cf 93       	push	r28
    115c:	df 93       	push	r29
    115e:	00 d0       	rcall	.+0      	; 0x1160 <MCAL_GPIO_ReadPin+0x6>
    1160:	00 d0       	rcall	.+0      	; 0x1162 <MCAL_GPIO_ReadPin+0x8>
    1162:	cd b7       	in	r28, 0x3d	; 61
    1164:	de b7       	in	r29, 0x3e	; 62
    1166:	9b 83       	std	Y+3, r25	; 0x03
    1168:	8a 83       	std	Y+2, r24	; 0x02
    116a:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t ReadStatus;
	if ((GPIOx->PIN>>PinNumber) &1)
    116c:	8a 81       	ldd	r24, Y+2	; 0x02
    116e:	9b 81       	ldd	r25, Y+3	; 0x03
    1170:	fc 01       	movw	r30, r24
    1172:	80 81       	ld	r24, Z
    1174:	88 2f       	mov	r24, r24
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	2c 81       	ldd	r18, Y+4	; 0x04
    117a:	22 2f       	mov	r18, r18
    117c:	30 e0       	ldi	r19, 0x00	; 0
    117e:	02 c0       	rjmp	.+4      	; 0x1184 <MCAL_GPIO_ReadPin+0x2a>
    1180:	95 95       	asr	r25
    1182:	87 95       	ror	r24
    1184:	2a 95       	dec	r18
    1186:	e2 f7       	brpl	.-8      	; 0x1180 <MCAL_GPIO_ReadPin+0x26>
    1188:	81 70       	andi	r24, 0x01	; 1
    118a:	99 27       	eor	r25, r25
    118c:	89 2b       	or	r24, r25
    118e:	19 f0       	breq	.+6      	; 0x1196 <MCAL_GPIO_ReadPin+0x3c>
	{
		ReadStatus = GPIO_PIN_SET;
    1190:	81 e0       	ldi	r24, 0x01	; 1
    1192:	89 83       	std	Y+1, r24	; 0x01
    1194:	01 c0       	rjmp	.+2      	; 0x1198 <MCAL_GPIO_ReadPin+0x3e>
	}
	else
	{
		ReadStatus = GPIO_PIN_RESET;
    1196:	19 82       	std	Y+1, r1	; 0x01

	}

	return ReadStatus;
    1198:	89 81       	ldd	r24, Y+1	; 0x01


}
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	0f 90       	pop	r0
    11a0:	0f 90       	pop	r0
    11a2:	df 91       	pop	r29
    11a4:	cf 91       	pop	r28
    11a6:	08 95       	ret

000011a8 <MCAL_GPIO_ReadPort>:
 * @param [in] 	-GPIOx : where x can be (A,B,C,D depending on device used) to select which GPIO Peripheral Instant
 * @retval 		-The input PORT value
 * Note 		-None
 */
uint8_t MCAL_GPIO_ReadPort (GPIO_TypeDef *GPIOx)
{
    11a8:	cf 93       	push	r28
    11aa:	df 93       	push	r29
    11ac:	00 d0       	rcall	.+0      	; 0x11ae <MCAL_GPIO_ReadPort+0x6>
    11ae:	1f 92       	push	r1
    11b0:	cd b7       	in	r28, 0x3d	; 61
    11b2:	de b7       	in	r29, 0x3e	; 62
    11b4:	9b 83       	std	Y+3, r25	; 0x03
    11b6:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t ReadStatus;
	ReadStatus = GPIOx->PIN;
    11b8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ba:	9b 81       	ldd	r25, Y+3	; 0x03
    11bc:	fc 01       	movw	r30, r24
    11be:	80 81       	ld	r24, Z
    11c0:	89 83       	std	Y+1, r24	; 0x01
	return ReadStatus;
    11c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    11c4:	0f 90       	pop	r0
    11c6:	0f 90       	pop	r0
    11c8:	0f 90       	pop	r0
    11ca:	df 91       	pop	r29
    11cc:	cf 91       	pop	r28
    11ce:	08 95       	ret

000011d0 <MCAL_GPIO_WritePin>:
 * @param [in]	-Value : PIN value
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_WritePin (GPIO_TypeDef *GPIOx ,uint8_t PinNumber , uint8_t Value)
{
    11d0:	cf 93       	push	r28
    11d2:	df 93       	push	r29
    11d4:	00 d0       	rcall	.+0      	; 0x11d6 <MCAL_GPIO_WritePin+0x6>
    11d6:	00 d0       	rcall	.+0      	; 0x11d8 <MCAL_GPIO_WritePin+0x8>
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	9a 83       	std	Y+2, r25	; 0x02
    11de:	89 83       	std	Y+1, r24	; 0x01
    11e0:	6b 83       	std	Y+3, r22	; 0x03
    11e2:	4c 83       	std	Y+4, r20	; 0x04
	if(Value == GPIO_PIN_SET)
    11e4:	8c 81       	ldd	r24, Y+4	; 0x04
    11e6:	81 30       	cpi	r24, 0x01	; 1
    11e8:	b1 f4       	brne	.+44     	; 0x1216 <MCAL_GPIO_WritePin+0x46>
	{
		GPIOx->PORT	|= (1<<PinNumber);
    11ea:	89 81       	ldd	r24, Y+1	; 0x01
    11ec:	9a 81       	ldd	r25, Y+2	; 0x02
    11ee:	fc 01       	movw	r30, r24
    11f0:	82 81       	ldd	r24, Z+2	; 0x02
    11f2:	48 2f       	mov	r20, r24
    11f4:	8b 81       	ldd	r24, Y+3	; 0x03
    11f6:	28 2f       	mov	r18, r24
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	02 c0       	rjmp	.+4      	; 0x1204 <MCAL_GPIO_WritePin+0x34>
    1200:	88 0f       	add	r24, r24
    1202:	99 1f       	adc	r25, r25
    1204:	2a 95       	dec	r18
    1206:	e2 f7       	brpl	.-8      	; 0x1200 <MCAL_GPIO_WritePin+0x30>
    1208:	84 2b       	or	r24, r20
    120a:	28 2f       	mov	r18, r24
    120c:	89 81       	ldd	r24, Y+1	; 0x01
    120e:	9a 81       	ldd	r25, Y+2	; 0x02
    1210:	fc 01       	movw	r30, r24
    1212:	22 83       	std	Z+2, r18	; 0x02
	}
	else if (Value == GPIO_PIN_RESET)
	{
		GPIOx->PORT &= ~(1<<PinNumber);
	}
}
    1214:	19 c0       	rjmp	.+50     	; 0x1248 <MCAL_GPIO_WritePin+0x78>
{
	if(Value == GPIO_PIN_SET)
	{
		GPIOx->PORT	|= (1<<PinNumber);
	}
	else if (Value == GPIO_PIN_RESET)
    1216:	8c 81       	ldd	r24, Y+4	; 0x04
    1218:	88 23       	and	r24, r24
    121a:	b1 f4       	brne	.+44     	; 0x1248 <MCAL_GPIO_WritePin+0x78>
	{
		GPIOx->PORT &= ~(1<<PinNumber);
    121c:	89 81       	ldd	r24, Y+1	; 0x01
    121e:	9a 81       	ldd	r25, Y+2	; 0x02
    1220:	fc 01       	movw	r30, r24
    1222:	82 81       	ldd	r24, Z+2	; 0x02
    1224:	48 2f       	mov	r20, r24
    1226:	8b 81       	ldd	r24, Y+3	; 0x03
    1228:	28 2f       	mov	r18, r24
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	81 e0       	ldi	r24, 0x01	; 1
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	02 c0       	rjmp	.+4      	; 0x1236 <MCAL_GPIO_WritePin+0x66>
    1232:	88 0f       	add	r24, r24
    1234:	99 1f       	adc	r25, r25
    1236:	2a 95       	dec	r18
    1238:	e2 f7       	brpl	.-8      	; 0x1232 <MCAL_GPIO_WritePin+0x62>
    123a:	80 95       	com	r24
    123c:	84 23       	and	r24, r20
    123e:	28 2f       	mov	r18, r24
    1240:	89 81       	ldd	r24, Y+1	; 0x01
    1242:	9a 81       	ldd	r25, Y+2	; 0x02
    1244:	fc 01       	movw	r30, r24
    1246:	22 83       	std	Z+2, r18	; 0x02
	}
}
    1248:	00 00       	nop
    124a:	0f 90       	pop	r0
    124c:	0f 90       	pop	r0
    124e:	0f 90       	pop	r0
    1250:	0f 90       	pop	r0
    1252:	df 91       	pop	r29
    1254:	cf 91       	pop	r28
    1256:	08 95       	ret

00001258 <MCAL_GPIO_WritePort>:
 * @param [in]	-Value : Port value
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_WritePort (GPIO_TypeDef *GPIOx , uint8_t Value)
{
    1258:	cf 93       	push	r28
    125a:	df 93       	push	r29
    125c:	00 d0       	rcall	.+0      	; 0x125e <MCAL_GPIO_WritePort+0x6>
    125e:	1f 92       	push	r1
    1260:	cd b7       	in	r28, 0x3d	; 61
    1262:	de b7       	in	r29, 0x3e	; 62
    1264:	9a 83       	std	Y+2, r25	; 0x02
    1266:	89 83       	std	Y+1, r24	; 0x01
    1268:	6b 83       	std	Y+3, r22	; 0x03
	GPIOx->PORT	= Value;
    126a:	89 81       	ldd	r24, Y+1	; 0x01
    126c:	9a 81       	ldd	r25, Y+2	; 0x02
    126e:	2b 81       	ldd	r18, Y+3	; 0x03
    1270:	fc 01       	movw	r30, r24
    1272:	22 83       	std	Z+2, r18	; 0x02
}
    1274:	00 00       	nop
    1276:	0f 90       	pop	r0
    1278:	0f 90       	pop	r0
    127a:	0f 90       	pop	r0
    127c:	df 91       	pop	r29
    127e:	cf 91       	pop	r28
    1280:	08 95       	ret

00001282 <MCAL_GPIO_TogglePin>:
 * @param [in]	-PinNumber : Specific Pin number to be Toggled according to @ref GPIO_PINS_Define
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_TogglePin (GPIO_TypeDef *GPIOx , uint8_t PinNumber)
{
    1282:	cf 93       	push	r28
    1284:	df 93       	push	r29
    1286:	00 d0       	rcall	.+0      	; 0x1288 <MCAL_GPIO_TogglePin+0x6>
    1288:	1f 92       	push	r1
    128a:	cd b7       	in	r28, 0x3d	; 61
    128c:	de b7       	in	r29, 0x3e	; 62
    128e:	9a 83       	std	Y+2, r25	; 0x02
    1290:	89 83       	std	Y+1, r24	; 0x01
    1292:	6b 83       	std	Y+3, r22	; 0x03
	GPIOx->PORT ^= 1<<PinNumber;
    1294:	89 81       	ldd	r24, Y+1	; 0x01
    1296:	9a 81       	ldd	r25, Y+2	; 0x02
    1298:	fc 01       	movw	r30, r24
    129a:	82 81       	ldd	r24, Z+2	; 0x02
    129c:	48 2f       	mov	r20, r24
    129e:	8b 81       	ldd	r24, Y+3	; 0x03
    12a0:	28 2f       	mov	r18, r24
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	81 e0       	ldi	r24, 0x01	; 1
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	02 c0       	rjmp	.+4      	; 0x12ae <MCAL_GPIO_TogglePin+0x2c>
    12aa:	88 0f       	add	r24, r24
    12ac:	99 1f       	adc	r25, r25
    12ae:	2a 95       	dec	r18
    12b0:	e2 f7       	brpl	.-8      	; 0x12aa <MCAL_GPIO_TogglePin+0x28>
    12b2:	84 27       	eor	r24, r20
    12b4:	28 2f       	mov	r18, r24
    12b6:	89 81       	ldd	r24, Y+1	; 0x01
    12b8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ba:	fc 01       	movw	r30, r24
    12bc:	22 83       	std	Z+2, r18	; 0x02
}
    12be:	00 00       	nop
    12c0:	0f 90       	pop	r0
    12c2:	0f 90       	pop	r0
    12c4:	0f 90       	pop	r0
    12c6:	df 91       	pop	r29
    12c8:	cf 91       	pop	r28
    12ca:	08 95       	ret

000012cc <MCAL_ADC_Init>:
 */
#include "ADC.h"


void MCAL_ADC_Init(ADC_Verf_t Vref, ADC_PreScaler_t Prescaler)
{
    12cc:	cf 93       	push	r28
    12ce:	df 93       	push	r29
    12d0:	00 d0       	rcall	.+0      	; 0x12d2 <MCAL_ADC_Init+0x6>
    12d2:	cd b7       	in	r28, 0x3d	; 61
    12d4:	de b7       	in	r29, 0x3e	; 62
    12d6:	89 83       	std	Y+1, r24	; 0x01
    12d8:	6a 83       	std	Y+2, r22	; 0x02
	switch (Vref)
    12da:	89 81       	ldd	r24, Y+1	; 0x01
    12dc:	88 2f       	mov	r24, r24
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	81 30       	cpi	r24, 0x01	; 1
    12e2:	91 05       	cpc	r25, r1
    12e4:	c1 f0       	breq	.+48     	; 0x1316 <MCAL_ADC_Init+0x4a>
    12e6:	82 30       	cpi	r24, 0x02	; 2
    12e8:	91 05       	cpc	r25, r1
    12ea:	41 f1       	breq	.+80     	; 0x133c <MCAL_ADC_Init+0x70>
    12ec:	89 2b       	or	r24, r25
    12ee:	c9 f5       	brne	.+114    	; 0x1362 <MCAL_ADC_Init+0x96>
	//	1		0		Reserved
	//	1		1		Internal 2.56V

	case Vref_AREF:
	{
		ADMUX &= ~(1<<6);
    12f0:	87 e2       	ldi	r24, 0x27	; 39
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	27 e2       	ldi	r18, 0x27	; 39
    12f6:	30 e0       	ldi	r19, 0x00	; 0
    12f8:	f9 01       	movw	r30, r18
    12fa:	20 81       	ld	r18, Z
    12fc:	2f 7b       	andi	r18, 0xBF	; 191
    12fe:	fc 01       	movw	r30, r24
    1300:	20 83       	st	Z, r18
		ADMUX &= ~(1<<7);
    1302:	87 e2       	ldi	r24, 0x27	; 39
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	27 e2       	ldi	r18, 0x27	; 39
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	f9 01       	movw	r30, r18
    130c:	20 81       	ld	r18, Z
    130e:	2f 77       	andi	r18, 0x7F	; 127
    1310:	fc 01       	movw	r30, r24
    1312:	20 83       	st	Z, r18
		break;
    1314:	26 c0       	rjmp	.+76     	; 0x1362 <MCAL_ADC_Init+0x96>
	}
	case Vref_AVCC:
	{
		ADMUX |= (1<<6);
    1316:	87 e2       	ldi	r24, 0x27	; 39
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	27 e2       	ldi	r18, 0x27	; 39
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	f9 01       	movw	r30, r18
    1320:	20 81       	ld	r18, Z
    1322:	20 64       	ori	r18, 0x40	; 64
    1324:	fc 01       	movw	r30, r24
    1326:	20 83       	st	Z, r18
		ADMUX &= ~(1<<7);
    1328:	87 e2       	ldi	r24, 0x27	; 39
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	27 e2       	ldi	r18, 0x27	; 39
    132e:	30 e0       	ldi	r19, 0x00	; 0
    1330:	f9 01       	movw	r30, r18
    1332:	20 81       	ld	r18, Z
    1334:	2f 77       	andi	r18, 0x7F	; 127
    1336:	fc 01       	movw	r30, r24
    1338:	20 83       	st	Z, r18
		break;
    133a:	13 c0       	rjmp	.+38     	; 0x1362 <MCAL_ADC_Init+0x96>
	}
	case Vref_256:
	{
		ADMUX |= (1<<6);
    133c:	87 e2       	ldi	r24, 0x27	; 39
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	27 e2       	ldi	r18, 0x27	; 39
    1342:	30 e0       	ldi	r19, 0x00	; 0
    1344:	f9 01       	movw	r30, r18
    1346:	20 81       	ld	r18, Z
    1348:	20 64       	ori	r18, 0x40	; 64
    134a:	fc 01       	movw	r30, r24
    134c:	20 83       	st	Z, r18
		ADMUX |= (1<<7);
    134e:	87 e2       	ldi	r24, 0x27	; 39
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	27 e2       	ldi	r18, 0x27	; 39
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	f9 01       	movw	r30, r18
    1358:	20 81       	ld	r18, Z
    135a:	20 68       	ori	r18, 0x80	; 128
    135c:	fc 01       	movw	r30, r24
    135e:	20 83       	st	Z, r18
		break;
    1360:	00 00       	nop
	}
	}

//	• Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits
//	These bits determine the division factor between the XTAL frequency and the input clock to the ADC
	ADCSRA |= Prescaler;
    1362:	86 e2       	ldi	r24, 0x26	; 38
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	26 e2       	ldi	r18, 0x26	; 38
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	f9 01       	movw	r30, r18
    136c:	30 81       	ld	r19, Z
    136e:	2a 81       	ldd	r18, Y+2	; 0x02
    1370:	23 2b       	or	r18, r19
    1372:	fc 01       	movw	r30, r24
    1374:	20 83       	st	Z, r18

//	• Bit 7 – ADEN: ADC Enable
//	Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the
//	ADC off while a conversion is in progress, will terminate this conversion
	ADCSRA |= (1<<7);
    1376:	86 e2       	ldi	r24, 0x26	; 38
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	26 e2       	ldi	r18, 0x26	; 38
    137c:	30 e0       	ldi	r19, 0x00	; 0
    137e:	f9 01       	movw	r30, r18
    1380:	20 81       	ld	r18, Z
    1382:	20 68       	ori	r18, 0x80	; 128
    1384:	fc 01       	movw	r30, r24
    1386:	20 83       	st	Z, r18


}
    1388:	00 00       	nop
    138a:	0f 90       	pop	r0
    138c:	0f 90       	pop	r0
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	08 95       	ret

00001394 <MCAL_ADC_Read>:

uint16_t MCAL_ADC_Read(ADC_Channel_t Channel)
{
    1394:	cf 93       	push	r28
    1396:	df 93       	push	r29
    1398:	00 d0       	rcall	.+0      	; 0x139a <MCAL_ADC_Read+0x6>
    139a:	1f 92       	push	r1
    139c:	cd b7       	in	r28, 0x3d	; 61
    139e:	de b7       	in	r29, 0x3e	; 62
    13a0:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t Value=0;
    13a2:	1a 82       	std	Y+2, r1	; 0x02
    13a4:	19 82       	std	Y+1, r1	; 0x01
//	Bits 4:0 – MUX4:0: Analog Channel and Gain Selection Bits
//	The value of these bits selects which combination of analog inputs are connected to the ADC.
//	These bits also select the gain for the differential channels. See Table 84 for details. If these bits
//	are changed during a conversion, the change will not go in effect until this conversion is
//	complete (ADIF in ADCSRA is set).
	ADMUX |= Channel;
    13a6:	87 e2       	ldi	r24, 0x27	; 39
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	27 e2       	ldi	r18, 0x27	; 39
    13ac:	30 e0       	ldi	r19, 0x00	; 0
    13ae:	f9 01       	movw	r30, r18
    13b0:	30 81       	ld	r19, Z
    13b2:	2b 81       	ldd	r18, Y+3	; 0x03
    13b4:	23 2b       	or	r18, r19
    13b6:	fc 01       	movw	r30, r24
    13b8:	20 83       	st	Z, r18
//	write this bit to one to start the first conversion. The first conversion after ADSC has been written
//	after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled,
//	will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.
//	ADSC will read as one as long as a conversion is in progress. When the conversion is complete,
//	it returns to zero. Writing zero to this bit has no effect.
	ADCSRA |= (1<<6);
    13ba:	86 e2       	ldi	r24, 0x26	; 38
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	26 e2       	ldi	r18, 0x26	; 38
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	f9 01       	movw	r30, r18
    13c4:	20 81       	ld	r18, Z
    13c6:	20 64       	ori	r18, 0x40	; 64
    13c8:	fc 01       	movw	r30, r24
    13ca:	20 83       	st	Z, r18

	while ((ADCSRA>>6)& 1);
    13cc:	00 00       	nop
    13ce:	86 e2       	ldi	r24, 0x26	; 38
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	fc 01       	movw	r30, r24
    13d4:	80 81       	ld	r24, Z
    13d6:	82 95       	swap	r24
    13d8:	86 95       	lsr	r24
    13da:	86 95       	lsr	r24
    13dc:	83 70       	andi	r24, 0x03	; 3
    13de:	88 2f       	mov	r24, r24
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	81 70       	andi	r24, 0x01	; 1
    13e4:	99 27       	eor	r25, r25
    13e6:	89 2b       	or	r24, r25
    13e8:	91 f7       	brne	.-28     	; 0x13ce <MCAL_ADC_Read+0x3a>

	Value |= (ADCL | ((ADCH & (0x03)) << 8));
    13ea:	84 e2       	ldi	r24, 0x24	; 36
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	fc 01       	movw	r30, r24
    13f0:	80 81       	ld	r24, Z
    13f2:	28 2f       	mov	r18, r24
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	85 e2       	ldi	r24, 0x25	; 37
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	fc 01       	movw	r30, r24
    13fc:	80 81       	ld	r24, Z
    13fe:	88 2f       	mov	r24, r24
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	83 70       	andi	r24, 0x03	; 3
    1404:	99 27       	eor	r25, r25
    1406:	98 2f       	mov	r25, r24
    1408:	88 27       	eor	r24, r24
    140a:	82 2b       	or	r24, r18
    140c:	93 2b       	or	r25, r19
    140e:	9c 01       	movw	r18, r24
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	9a 81       	ldd	r25, Y+2	; 0x02
    1414:	82 2b       	or	r24, r18
    1416:	93 2b       	or	r25, r19
    1418:	9a 83       	std	Y+2, r25	; 0x02
    141a:	89 83       	std	Y+1, r24	; 0x01

	return Value;
    141c:	89 81       	ldd	r24, Y+1	; 0x01
    141e:	9a 81       	ldd	r25, Y+2	; 0x02



}
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	0f 90       	pop	r0
    1426:	df 91       	pop	r29
    1428:	cf 91       	pop	r28
    142a:	08 95       	ret

0000142c <MCAL_ADC_ReadVoltPercent>:


uint16_t MCAL_ADC_ReadVoltPercent(ADC_Channel_t Channel)
{
    142c:	cf 93       	push	r28
    142e:	df 93       	push	r29
    1430:	00 d0       	rcall	.+0      	; 0x1432 <MCAL_ADC_ReadVoltPercent+0x6>
    1432:	00 d0       	rcall	.+0      	; 0x1434 <MCAL_ADC_ReadVoltPercent+0x8>
    1434:	1f 92       	push	r1
    1436:	cd b7       	in	r28, 0x3d	; 61
    1438:	de b7       	in	r29, 0x3e	; 62
    143a:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t data = MCAL_ADC_Read(Channel);
    143c:	8d 81       	ldd	r24, Y+5	; 0x05
    143e:	0e 94 ca 09 	call	0x1394	; 0x1394 <MCAL_ADC_Read>
    1442:	9a 83       	std	Y+2, r25	; 0x02
    1444:	89 83       	std	Y+1, r24	; 0x01
	uint16_t volt = (((uint32_t)data * 100) / 1023 );
    1446:	89 81       	ldd	r24, Y+1	; 0x01
    1448:	9a 81       	ldd	r25, Y+2	; 0x02
    144a:	9c 01       	movw	r18, r24
    144c:	40 e0       	ldi	r20, 0x00	; 0
    144e:	50 e0       	ldi	r21, 0x00	; 0
    1450:	84 e6       	ldi	r24, 0x64	; 100
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	dc 01       	movw	r26, r24
    1456:	0e 94 0e 0f 	call	0x1e1c	; 0x1e1c <__muluhisi3>
    145a:	dc 01       	movw	r26, r24
    145c:	cb 01       	movw	r24, r22
    145e:	2f ef       	ldi	r18, 0xFF	; 255
    1460:	33 e0       	ldi	r19, 0x03	; 3
    1462:	40 e0       	ldi	r20, 0x00	; 0
    1464:	50 e0       	ldi	r21, 0x00	; 0
    1466:	bc 01       	movw	r22, r24
    1468:	cd 01       	movw	r24, r26
    146a:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <__udivmodsi4>
    146e:	da 01       	movw	r26, r20
    1470:	c9 01       	movw	r24, r18
    1472:	9c 83       	std	Y+4, r25	; 0x04
    1474:	8b 83       	std	Y+3, r24	; 0x03

	return volt;
    1476:	8b 81       	ldd	r24, Y+3	; 0x03
    1478:	9c 81       	ldd	r25, Y+4	; 0x04

}
    147a:	0f 90       	pop	r0
    147c:	0f 90       	pop	r0
    147e:	0f 90       	pop	r0
    1480:	0f 90       	pop	r0
    1482:	0f 90       	pop	r0
    1484:	df 91       	pop	r29
    1486:	cf 91       	pop	r28
    1488:	08 95       	ret

0000148a <wait_ms>:
 * @param [in] 	-time : Variable for amount of loops needed
 * @retval 		-None
 * Note 		-None
 */
void wait_ms(uint32_t time)
{
    148a:	cf 93       	push	r28
    148c:	df 93       	push	r29
    148e:	cd b7       	in	r28, 0x3d	; 61
    1490:	de b7       	in	r29, 0x3e	; 62
    1492:	2c 97       	sbiw	r28, 0x0c	; 12
    1494:	0f b6       	in	r0, 0x3f	; 63
    1496:	f8 94       	cli
    1498:	de bf       	out	0x3e, r29	; 62
    149a:	0f be       	out	0x3f, r0	; 63
    149c:	cd bf       	out	0x3d, r28	; 61
    149e:	69 87       	std	Y+9, r22	; 0x09
    14a0:	7a 87       	std	Y+10, r23	; 0x0a
    14a2:	8b 87       	std	Y+11, r24	; 0x0b
    14a4:	9c 87       	std	Y+12, r25	; 0x0c
	uint32_t i,j;
	for(i=0;i<time;i++)
    14a6:	19 82       	std	Y+1, r1	; 0x01
    14a8:	1a 82       	std	Y+2, r1	; 0x02
    14aa:	1b 82       	std	Y+3, r1	; 0x03
    14ac:	1c 82       	std	Y+4, r1	; 0x04
    14ae:	28 c0       	rjmp	.+80     	; 0x1500 <wait_ms+0x76>
		for(j=0;j<time;j++);
    14b0:	1d 82       	std	Y+5, r1	; 0x05
    14b2:	1e 82       	std	Y+6, r1	; 0x06
    14b4:	1f 82       	std	Y+7, r1	; 0x07
    14b6:	18 86       	std	Y+8, r1	; 0x08
    14b8:	0b c0       	rjmp	.+22     	; 0x14d0 <wait_ms+0x46>
    14ba:	8d 81       	ldd	r24, Y+5	; 0x05
    14bc:	9e 81       	ldd	r25, Y+6	; 0x06
    14be:	af 81       	ldd	r26, Y+7	; 0x07
    14c0:	b8 85       	ldd	r27, Y+8	; 0x08
    14c2:	01 96       	adiw	r24, 0x01	; 1
    14c4:	a1 1d       	adc	r26, r1
    14c6:	b1 1d       	adc	r27, r1
    14c8:	8d 83       	std	Y+5, r24	; 0x05
    14ca:	9e 83       	std	Y+6, r25	; 0x06
    14cc:	af 83       	std	Y+7, r26	; 0x07
    14ce:	b8 87       	std	Y+8, r27	; 0x08
    14d0:	2d 81       	ldd	r18, Y+5	; 0x05
    14d2:	3e 81       	ldd	r19, Y+6	; 0x06
    14d4:	4f 81       	ldd	r20, Y+7	; 0x07
    14d6:	58 85       	ldd	r21, Y+8	; 0x08
    14d8:	89 85       	ldd	r24, Y+9	; 0x09
    14da:	9a 85       	ldd	r25, Y+10	; 0x0a
    14dc:	ab 85       	ldd	r26, Y+11	; 0x0b
    14de:	bc 85       	ldd	r27, Y+12	; 0x0c
    14e0:	28 17       	cp	r18, r24
    14e2:	39 07       	cpc	r19, r25
    14e4:	4a 07       	cpc	r20, r26
    14e6:	5b 07       	cpc	r21, r27
    14e8:	40 f3       	brcs	.-48     	; 0x14ba <wait_ms+0x30>
 * Note 		-None
 */
void wait_ms(uint32_t time)
{
	uint32_t i,j;
	for(i=0;i<time;i++)
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	9a 81       	ldd	r25, Y+2	; 0x02
    14ee:	ab 81       	ldd	r26, Y+3	; 0x03
    14f0:	bc 81       	ldd	r27, Y+4	; 0x04
    14f2:	01 96       	adiw	r24, 0x01	; 1
    14f4:	a1 1d       	adc	r26, r1
    14f6:	b1 1d       	adc	r27, r1
    14f8:	89 83       	std	Y+1, r24	; 0x01
    14fa:	9a 83       	std	Y+2, r25	; 0x02
    14fc:	ab 83       	std	Y+3, r26	; 0x03
    14fe:	bc 83       	std	Y+4, r27	; 0x04
    1500:	29 81       	ldd	r18, Y+1	; 0x01
    1502:	3a 81       	ldd	r19, Y+2	; 0x02
    1504:	4b 81       	ldd	r20, Y+3	; 0x03
    1506:	5c 81       	ldd	r21, Y+4	; 0x04
    1508:	89 85       	ldd	r24, Y+9	; 0x09
    150a:	9a 85       	ldd	r25, Y+10	; 0x0a
    150c:	ab 85       	ldd	r26, Y+11	; 0x0b
    150e:	bc 85       	ldd	r27, Y+12	; 0x0c
    1510:	28 17       	cp	r18, r24
    1512:	39 07       	cpc	r19, r25
    1514:	4a 07       	cpc	r20, r26
    1516:	5b 07       	cpc	r21, r27
    1518:	58 f2       	brcs	.-106    	; 0x14b0 <wait_ms+0x26>
		for(j=0;j<time;j++);
}
    151a:	00 00       	nop
    151c:	2c 96       	adiw	r28, 0x0c	; 12
    151e:	0f b6       	in	r0, 0x3f	; 63
    1520:	f8 94       	cli
    1522:	de bf       	out	0x3e, r29	; 62
    1524:	0f be       	out	0x3f, r0	; 63
    1526:	cd bf       	out	0x3d, r28	; 61
    1528:	df 91       	pop	r29
    152a:	cf 91       	pop	r28
    152c:	08 95       	ret

0000152e <LCD_kick>:
 * @retval 		-None
 * Note 		-None
 */

void LCD_kick(void)
{
    152e:	cf 93       	push	r28
    1530:	df 93       	push	r29
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
	MCAL_GPIO_WritePin(LCD_CTRL,EN_SWITCH,GPIO_PIN_RESET);
    1536:	40 e0       	ldi	r20, 0x00	; 0
    1538:	62 e0       	ldi	r22, 0x02	; 2
    153a:	89 e3       	ldi	r24, 0x39	; 57
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	wait_ms(20);
    1542:	64 e1       	ldi	r22, 0x14	; 20
    1544:	70 e0       	ldi	r23, 0x00	; 0
    1546:	80 e0       	ldi	r24, 0x00	; 0
    1548:	90 e0       	ldi	r25, 0x00	; 0
    154a:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	MCAL_GPIO_WritePin(LCD_CTRL,EN_SWITCH,GPIO_PIN_SET);
    154e:	41 e0       	ldi	r20, 0x01	; 1
    1550:	62 e0       	ldi	r22, 0x02	; 2
    1552:	89 e3       	ldi	r24, 0x39	; 57
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
}
    155a:	00 00       	nop
    155c:	df 91       	pop	r29
    155e:	cf 91       	pop	r28
    1560:	08 95       	ret

00001562 <LCD_GPIO_Init>:
 * @param [in] 	-None
 * @retval 		-None
 * Note 		-None
 */
void LCD_GPIO_Init(void)
{
    1562:	cf 93       	push	r28
    1564:	df 93       	push	r29
    1566:	00 d0       	rcall	.+0      	; 0x1568 <LCD_GPIO_Init+0x6>
    1568:	1f 92       	push	r1
    156a:	cd b7       	in	r28, 0x3d	; 61
    156c:	de b7       	in	r29, 0x3e	; 62
	GPIO_PinConfig_t PinConfig;

	//Set RS_SWITCH As Push-Pull Output
	PinConfig.GPIO_PinNumber = RS_SWITCH;
    156e:	81 e0       	ldi	r24, 0x01	; 1
    1570:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    1576:	ce 01       	movw	r24, r28
    1578:	01 96       	adiw	r24, 0x01	; 1
    157a:	bc 01       	movw	r22, r24
    157c:	89 e3       	ldi	r24, 0x39	; 57
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	//Set EN_SWITCH As Push-Pull Output
	PinConfig.GPIO_PinNumber = EN_SWITCH;
    1584:	82 e0       	ldi	r24, 0x02	; 2
    1586:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1588:	81 e0       	ldi	r24, 0x01	; 1
    158a:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    158c:	ce 01       	movw	r24, r28
    158e:	01 96       	adiw	r24, 0x01	; 1
    1590:	bc 01       	movw	r22, r24
    1592:	89 e3       	ldi	r24, 0x39	; 57
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);

#endif
#ifdef FOUR_BIT_MODE
	//Set the LCD 4 PINS as Output
	PinConfig.GPIO_PinNumber = GPIO_PIN_4;
    159a:	84 e0       	ldi	r24, 0x04	; 4
    159c:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    159e:	81 e0       	ldi	r24, 0x01	; 1
    15a0:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    15a2:	ce 01       	movw	r24, r28
    15a4:	01 96       	adiw	r24, 0x01	; 1
    15a6:	bc 01       	movw	r22, r24
    15a8:	89 e3       	ldi	r24, 0x39	; 57
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_5;
    15b0:	85 e0       	ldi	r24, 0x05	; 5
    15b2:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    15b4:	81 e0       	ldi	r24, 0x01	; 1
    15b6:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    15b8:	ce 01       	movw	r24, r28
    15ba:	01 96       	adiw	r24, 0x01	; 1
    15bc:	bc 01       	movw	r22, r24
    15be:	89 e3       	ldi	r24, 0x39	; 57
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_6;
    15c6:	86 e0       	ldi	r24, 0x06	; 6
    15c8:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    15ca:	81 e0       	ldi	r24, 0x01	; 1
    15cc:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    15ce:	ce 01       	movw	r24, r28
    15d0:	01 96       	adiw	r24, 0x01	; 1
    15d2:	bc 01       	movw	r22, r24
    15d4:	89 e3       	ldi	r24, 0x39	; 57
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_7;
    15dc:	87 e0       	ldi	r24, 0x07	; 7
    15de:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    15e4:	ce 01       	movw	r24, r28
    15e6:	01 96       	adiw	r24, 0x01	; 1
    15e8:	bc 01       	movw	r22, r24
    15ea:	89 e3       	ldi	r24, 0x39	; 57
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

#endif
	//Reset EN Switch Pin
	MCAL_GPIO_WritePin(LCD_CTRL,EN_SWITCH,GPIO_PIN_RESET);
    15f2:	40 e0       	ldi	r20, 0x00	; 0
    15f4:	62 e0       	ldi	r22, 0x02	; 2
    15f6:	89 e3       	ldi	r24, 0x39	; 57
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	//Reset RS Switch Pin
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    15fe:	40 e0       	ldi	r20, 0x00	; 0
    1600:	61 e0       	ldi	r22, 0x01	; 1
    1602:	89 e3       	ldi	r24, 0x39	; 57
    1604:	90 e0       	ldi	r25, 0x00	; 0
    1606:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>

	GPIOA->DDR = 0x7E;
    160a:	89 e3       	ldi	r24, 0x39	; 57
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	2e e7       	ldi	r18, 0x7E	; 126
    1610:	fc 01       	movw	r30, r24
    1612:	21 83       	std	Z+1, r18	; 0x01

}
    1614:	00 00       	nop
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	df 91       	pop	r29
    161e:	cf 91       	pop	r28
    1620:	08 95       	ret

00001622 <HAL_LCD_Init>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_Init(void)
{
    1622:	cf 93       	push	r28
    1624:	df 93       	push	r29
    1626:	cd b7       	in	r28, 0x3d	; 61
    1628:	de b7       	in	r29, 0x3e	; 62
	wait_ms(20);
    162a:	64 e1       	ldi	r22, 0x14	; 20
    162c:	70 e0       	ldi	r23, 0x00	; 0
    162e:	80 e0       	ldi	r24, 0x00	; 0
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	LCD_GPIO_Init();
    1636:	0e 94 b1 0a 	call	0x1562	; 0x1562 <LCD_GPIO_Init>
	wait_ms(15);
    163a:	6f e0       	ldi	r22, 0x0F	; 15
    163c:	70 e0       	ldi	r23, 0x00	; 0
    163e:	80 e0       	ldi	r24, 0x00	; 0
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	HAL_LCD_CLEAR();
    1646:	0e 94 57 0c 	call	0x18ae	; 0x18ae <HAL_LCD_CLEAR>
#ifdef EIGHT_BIT_MODE
	 HAL_LCD_WRITE_COMMAND(LCD_FUNCTION_8BIT_2LINES);
#endif
#ifdef FOUR_BIT_MODE
	 HAL_LCD_WRITE_COMMAND(0x02);
    164a:	82 e0       	ldi	r24, 0x02	; 2
    164c:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>
	 HAL_LCD_WRITE_COMMAND(LCD_FUNCTION_4BIT_2LINES);
    1650:	88 e2       	ldi	r24, 0x28	; 40
    1652:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>
#endif
	HAL_LCD_WRITE_COMMAND(LCD_ENTRY_MODE);
    1656:	86 e0       	ldi	r24, 0x06	; 6
    1658:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>
	HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW);
    165c:	80 e8       	ldi	r24, 0x80	; 128
    165e:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>
	HAL_LCD_WRITE_COMMAND(LCD_DISP_ON_CURSOR_BLINK);
    1662:	8f e0       	ldi	r24, 0x0F	; 15
    1664:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>

}
    1668:	00 00       	nop
    166a:	df 91       	pop	r29
    166c:	cf 91       	pop	r28
    166e:	08 95       	ret

00001670 <HAL_LCD_WRITE_COMMAND>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_WRITE_COMMAND(uint8_t command)
{
    1670:	cf 93       	push	r28
    1672:	df 93       	push	r29
    1674:	1f 92       	push	r1
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62
    167a:	89 83       	std	Y+1, r24	; 0x01
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
	LCD_kick();
#endif

#ifdef FOUR_BIT_MODE
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((command & 0xF0)>>1)));
    167c:	89 e3       	ldi	r24, 0x39	; 57
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	fc 01       	movw	r30, r24
    1682:	82 81       	ldd	r24, Z+2	; 0x02
    1684:	28 2f       	mov	r18, r24
    1686:	27 78       	andi	r18, 0x87	; 135
    1688:	89 81       	ldd	r24, Y+1	; 0x01
    168a:	88 2f       	mov	r24, r24
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	80 7f       	andi	r24, 0xF0	; 240
    1690:	99 27       	eor	r25, r25
    1692:	95 95       	asr	r25
    1694:	87 95       	ror	r24
    1696:	82 2b       	or	r24, r18
    1698:	68 2f       	mov	r22, r24
    169a:	89 e3       	ldi	r24, 0x39	; 57
    169c:	90 e0       	ldi	r25, 0x00	; 0
    169e:	0e 94 2c 09 	call	0x1258	; 0x1258 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    16a2:	40 e0       	ldi	r20, 0x00	; 0
    16a4:	61 e0       	ldi	r22, 0x01	; 1
    16a6:	89 e3       	ldi	r24, 0x39	; 57
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	wait_ms(50);
    16ae:	62 e3       	ldi	r22, 0x32	; 50
    16b0:	70 e0       	ldi	r23, 0x00	; 0
    16b2:	80 e0       	ldi	r24, 0x00	; 0
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	LCD_kick();
    16ba:	0e 94 97 0a 	call	0x152e	; 0x152e <LCD_kick>
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((command & 0x0F)<<3)));
    16be:	89 e3       	ldi	r24, 0x39	; 57
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	fc 01       	movw	r30, r24
    16c4:	82 81       	ldd	r24, Z+2	; 0x02
    16c6:	28 2f       	mov	r18, r24
    16c8:	27 78       	andi	r18, 0x87	; 135
    16ca:	89 81       	ldd	r24, Y+1	; 0x01
    16cc:	88 2f       	mov	r24, r24
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	8f 70       	andi	r24, 0x0F	; 15
    16d2:	99 27       	eor	r25, r25
    16d4:	88 0f       	add	r24, r24
    16d6:	99 1f       	adc	r25, r25
    16d8:	88 0f       	add	r24, r24
    16da:	99 1f       	adc	r25, r25
    16dc:	88 0f       	add	r24, r24
    16de:	99 1f       	adc	r25, r25
    16e0:	82 2b       	or	r24, r18
    16e2:	68 2f       	mov	r22, r24
    16e4:	89 e3       	ldi	r24, 0x39	; 57
    16e6:	90 e0       	ldi	r25, 0x00	; 0
    16e8:	0e 94 2c 09 	call	0x1258	; 0x1258 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    16ec:	40 e0       	ldi	r20, 0x00	; 0
    16ee:	61 e0       	ldi	r22, 0x01	; 1
    16f0:	89 e3       	ldi	r24, 0x39	; 57
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	wait_ms(50);
    16f8:	62 e3       	ldi	r22, 0x32	; 50
    16fa:	70 e0       	ldi	r23, 0x00	; 0
    16fc:	80 e0       	ldi	r24, 0x00	; 0
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	LCD_kick();
    1704:	0e 94 97 0a 	call	0x152e	; 0x152e <LCD_kick>
#endif

}
    1708:	00 00       	nop
    170a:	0f 90       	pop	r0
    170c:	df 91       	pop	r29
    170e:	cf 91       	pop	r28
    1710:	08 95       	ret

00001712 <HAL_LCD_WRITE_CHAR>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_WRITE_CHAR(int8_t data)
{
    1712:	cf 93       	push	r28
    1714:	df 93       	push	r29
    1716:	1f 92       	push	r1
    1718:	cd b7       	in	r28, 0x3d	; 61
    171a:	de b7       	in	r29, 0x3e	; 62
    171c:	89 83       	std	Y+1, r24	; 0x01
	LCD_kick();
#endif


#ifdef FOUR_BIT_MODE
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((data & 0xF0)>>1)));
    171e:	89 e3       	ldi	r24, 0x39	; 57
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	fc 01       	movw	r30, r24
    1724:	82 81       	ldd	r24, Z+2	; 0x02
    1726:	28 2f       	mov	r18, r24
    1728:	27 78       	andi	r18, 0x87	; 135
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	08 2e       	mov	r0, r24
    172e:	00 0c       	add	r0, r0
    1730:	99 0b       	sbc	r25, r25
    1732:	80 7f       	andi	r24, 0xF0	; 240
    1734:	99 27       	eor	r25, r25
    1736:	95 95       	asr	r25
    1738:	87 95       	ror	r24
    173a:	82 2b       	or	r24, r18
    173c:	68 2f       	mov	r22, r24
    173e:	89 e3       	ldi	r24, 0x39	; 57
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	0e 94 2c 09 	call	0x1258	; 0x1258 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_SET);
    1746:	41 e0       	ldi	r20, 0x01	; 1
    1748:	61 e0       	ldi	r22, 0x01	; 1
    174a:	89 e3       	ldi	r24, 0x39	; 57
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	wait_ms(10);
    1752:	6a e0       	ldi	r22, 0x0A	; 10
    1754:	70 e0       	ldi	r23, 0x00	; 0
    1756:	80 e0       	ldi	r24, 0x00	; 0
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	LCD_kick();
    175e:	0e 94 97 0a 	call	0x152e	; 0x152e <LCD_kick>
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((data & 0x0F)<<3)));
    1762:	89 e3       	ldi	r24, 0x39	; 57
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	fc 01       	movw	r30, r24
    1768:	82 81       	ldd	r24, Z+2	; 0x02
    176a:	28 2f       	mov	r18, r24
    176c:	27 78       	andi	r18, 0x87	; 135
    176e:	89 81       	ldd	r24, Y+1	; 0x01
    1770:	08 2e       	mov	r0, r24
    1772:	00 0c       	add	r0, r0
    1774:	99 0b       	sbc	r25, r25
    1776:	8f 70       	andi	r24, 0x0F	; 15
    1778:	99 27       	eor	r25, r25
    177a:	88 0f       	add	r24, r24
    177c:	99 1f       	adc	r25, r25
    177e:	88 0f       	add	r24, r24
    1780:	99 1f       	adc	r25, r25
    1782:	88 0f       	add	r24, r24
    1784:	99 1f       	adc	r25, r25
    1786:	82 2b       	or	r24, r18
    1788:	68 2f       	mov	r22, r24
    178a:	89 e3       	ldi	r24, 0x39	; 57
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	0e 94 2c 09 	call	0x1258	; 0x1258 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_SET);
    1792:	41 e0       	ldi	r20, 0x01	; 1
    1794:	61 e0       	ldi	r22, 0x01	; 1
    1796:	89 e3       	ldi	r24, 0x39	; 57
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	wait_ms(10);
    179e:	6a e0       	ldi	r22, 0x0A	; 10
    17a0:	70 e0       	ldi	r23, 0x00	; 0
    17a2:	80 e0       	ldi	r24, 0x00	; 0
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	0e 94 45 0a 	call	0x148a	; 0x148a <wait_ms>
	LCD_kick();
    17aa:	0e 94 97 0a 	call	0x152e	; 0x152e <LCD_kick>
#endif

}
    17ae:	00 00       	nop
    17b0:	0f 90       	pop	r0
    17b2:	df 91       	pop	r29
    17b4:	cf 91       	pop	r28
    17b6:	08 95       	ret

000017b8 <HAL_LCD_WRITE_STR>:
 * @param [in] 	-data :takes a String of character to be displayed
 * @retval 		-None
 * Note 		-None
 */
void HAL_LCD_WRITE_STR(char* data)
{
    17b8:	cf 93       	push	r28
    17ba:	df 93       	push	r29
    17bc:	00 d0       	rcall	.+0      	; 0x17be <HAL_LCD_WRITE_STR+0x6>
    17be:	00 d0       	rcall	.+0      	; 0x17c0 <HAL_LCD_WRITE_STR+0x8>
    17c0:	cd b7       	in	r28, 0x3d	; 61
    17c2:	de b7       	in	r29, 0x3e	; 62
    17c4:	9c 83       	std	Y+4, r25	; 0x04
    17c6:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
    17c8:	1a 82       	std	Y+2, r1	; 0x02
    17ca:	19 82       	std	Y+1, r1	; 0x01
	while (*data != '\0')
    17cc:	25 c0       	rjmp	.+74     	; 0x1818 <HAL_LCD_WRITE_STR+0x60>
	{
		HAL_LCD_WRITE_CHAR(*data++);
    17ce:	8b 81       	ldd	r24, Y+3	; 0x03
    17d0:	9c 81       	ldd	r25, Y+4	; 0x04
    17d2:	9c 01       	movw	r18, r24
    17d4:	2f 5f       	subi	r18, 0xFF	; 255
    17d6:	3f 4f       	sbci	r19, 0xFF	; 255
    17d8:	3c 83       	std	Y+4, r19	; 0x04
    17da:	2b 83       	std	Y+3, r18	; 0x03
    17dc:	fc 01       	movw	r30, r24
    17de:	80 81       	ld	r24, Z
    17e0:	0e 94 89 0b 	call	0x1712	; 0x1712 <HAL_LCD_WRITE_CHAR>
		i++;
    17e4:	89 81       	ldd	r24, Y+1	; 0x01
    17e6:	9a 81       	ldd	r25, Y+2	; 0x02
    17e8:	01 96       	adiw	r24, 0x01	; 1
    17ea:	9a 83       	std	Y+2, r25	; 0x02
    17ec:	89 83       	std	Y+1, r24	; 0x01
		if(i==16)
    17ee:	89 81       	ldd	r24, Y+1	; 0x01
    17f0:	9a 81       	ldd	r25, Y+2	; 0x02
    17f2:	40 97       	sbiw	r24, 0x10	; 16
    17f4:	29 f4       	brne	.+10     	; 0x1800 <HAL_LCD_WRITE_STR+0x48>
		{
			HAL_LCD_GOTO_XY(2,0);
    17f6:	60 e0       	ldi	r22, 0x00	; 0
    17f8:	82 e0       	ldi	r24, 0x02	; 2
    17fa:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <HAL_LCD_GOTO_XY>
    17fe:	0c c0       	rjmp	.+24     	; 0x1818 <HAL_LCD_WRITE_STR+0x60>
		}
		else if(i==32)
    1800:	89 81       	ldd	r24, Y+1	; 0x01
    1802:	9a 81       	ldd	r25, Y+2	; 0x02
    1804:	80 97       	sbiw	r24, 0x20	; 32
    1806:	41 f4       	brne	.+16     	; 0x1818 <HAL_LCD_WRITE_STR+0x60>
		{
			HAL_LCD_CLEAR();
    1808:	0e 94 57 0c 	call	0x18ae	; 0x18ae <HAL_LCD_CLEAR>
			HAL_LCD_GOTO_XY(1,0);
    180c:	60 e0       	ldi	r22, 0x00	; 0
    180e:	81 e0       	ldi	r24, 0x01	; 1
    1810:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <HAL_LCD_GOTO_XY>
			i=0;
    1814:	1a 82       	std	Y+2, r1	; 0x02
    1816:	19 82       	std	Y+1, r1	; 0x01
 * Note 		-None
 */
void HAL_LCD_WRITE_STR(char* data)
{
	int i = 0;
	while (*data != '\0')
    1818:	8b 81       	ldd	r24, Y+3	; 0x03
    181a:	9c 81       	ldd	r25, Y+4	; 0x04
    181c:	fc 01       	movw	r30, r24
    181e:	80 81       	ld	r24, Z
    1820:	88 23       	and	r24, r24
    1822:	a9 f6       	brne	.-86     	; 0x17ce <HAL_LCD_WRITE_STR+0x16>
			HAL_LCD_GOTO_XY(1,0);
			i=0;

		}
	}
}
    1824:	00 00       	nop
    1826:	0f 90       	pop	r0
    1828:	0f 90       	pop	r0
    182a:	0f 90       	pop	r0
    182c:	0f 90       	pop	r0
    182e:	df 91       	pop	r29
    1830:	cf 91       	pop	r28
    1832:	08 95       	ret

00001834 <HAL_LCD_isbusy>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_isbusy(void)
{
    1834:	cf 93       	push	r28
    1836:	df 93       	push	r29
    1838:	00 d0       	rcall	.+0      	; 0x183a <HAL_LCD_isbusy+0x6>
    183a:	1f 92       	push	r1
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);

#endif
#ifdef FOUR_BIT_MODE
	//Set the LCD 4 PINS as Input
	PinConfig.GPIO_PinNumber = GPIO_PIN_4;
    1840:	84 e0       	ldi	r24, 0x04	; 4
    1842:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1844:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    1846:	ce 01       	movw	r24, r28
    1848:	01 96       	adiw	r24, 0x01	; 1
    184a:	bc 01       	movw	r22, r24
    184c:	89 e3       	ldi	r24, 0x39	; 57
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_5;
    1854:	85 e0       	ldi	r24, 0x05	; 5
    1856:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1858:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    185a:	ce 01       	movw	r24, r28
    185c:	01 96       	adiw	r24, 0x01	; 1
    185e:	bc 01       	movw	r22, r24
    1860:	89 e3       	ldi	r24, 0x39	; 57
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_6;
    1868:	86 e0       	ldi	r24, 0x06	; 6
    186a:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    186c:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    186e:	ce 01       	movw	r24, r28
    1870:	01 96       	adiw	r24, 0x01	; 1
    1872:	bc 01       	movw	r22, r24
    1874:	89 e3       	ldi	r24, 0x39	; 57
    1876:	90 e0       	ldi	r25, 0x00	; 0
    1878:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_7;
    187c:	87 e0       	ldi	r24, 0x07	; 7
    187e:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1880:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    1882:	ce 01       	movw	r24, r28
    1884:	01 96       	adiw	r24, 0x01	; 1
    1886:	bc 01       	movw	r22, r24
    1888:	89 e3       	ldi	r24, 0x39	; 57
    188a:	90 e0       	ldi	r25, 0x00	; 0
    188c:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

#endif

	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    1890:	40 e0       	ldi	r20, 0x00	; 0
    1892:	61 e0       	ldi	r22, 0x01	; 1
    1894:	89 e3       	ldi	r24, 0x39	; 57
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
	LCD_kick();
    189c:	0e 94 97 0a 	call	0x152e	; 0x152e <LCD_kick>


}
    18a0:	00 00       	nop
    18a2:	0f 90       	pop	r0
    18a4:	0f 90       	pop	r0
    18a6:	0f 90       	pop	r0
    18a8:	df 91       	pop	r29
    18aa:	cf 91       	pop	r28
    18ac:	08 95       	ret

000018ae <HAL_LCD_CLEAR>:
 * @param [in] 	-None
 * @retval 		-None
 * Note 		-None
 */
void HAL_LCD_CLEAR(void)
{
    18ae:	cf 93       	push	r28
    18b0:	df 93       	push	r29
    18b2:	cd b7       	in	r28, 0x3d	; 61
    18b4:	de b7       	in	r29, 0x3e	; 62
	HAL_LCD_WRITE_COMMAND(LCD_CLEAR_SCREEN);
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>
}
    18bc:	00 00       	nop
    18be:	df 91       	pop	r29
    18c0:	cf 91       	pop	r28
    18c2:	08 95       	ret

000018c4 <HAL_LCD_GOTO_XY>:
 * @param [in] 	-Position : which Character position of the line chosen to move to , choose a value from 0->16
 * @retval 		-None
 * Note 		-None
 */
void HAL_LCD_GOTO_XY(uint8_t line , uint8_t position)
{
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	00 d0       	rcall	.+0      	; 0x18ca <HAL_LCD_GOTO_XY+0x6>
    18ca:	cd b7       	in	r28, 0x3d	; 61
    18cc:	de b7       	in	r29, 0x3e	; 62
    18ce:	89 83       	std	Y+1, r24	; 0x01
    18d0:	6a 83       	std	Y+2, r22	; 0x02
	if(line == FIRST_LINE)
    18d2:	89 81       	ldd	r24, Y+1	; 0x01
    18d4:	81 30       	cpi	r24, 0x01	; 1
    18d6:	41 f4       	brne	.+16     	; 0x18e8 <HAL_LCD_GOTO_XY+0x24>
	{
		if(position <16 && position >=0)
    18d8:	8a 81       	ldd	r24, Y+2	; 0x02
    18da:	80 31       	cpi	r24, 0x10	; 16
    18dc:	78 f4       	brcc	.+30     	; 0x18fc <HAL_LCD_GOTO_XY+0x38>
		{
			HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW+position);
    18de:	8a 81       	ldd	r24, Y+2	; 0x02
    18e0:	80 58       	subi	r24, 0x80	; 128
    18e2:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>
				HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_SECOND_ROW + position);

			}
		}

}
    18e6:	0a c0       	rjmp	.+20     	; 0x18fc <HAL_LCD_GOTO_XY+0x38>
		if(position <16 && position >=0)
		{
			HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW+position);
		}
	}
	else if (line == SECOND_LINE)
    18e8:	89 81       	ldd	r24, Y+1	; 0x01
    18ea:	82 30       	cpi	r24, 0x02	; 2
    18ec:	39 f4       	brne	.+14     	; 0x18fc <HAL_LCD_GOTO_XY+0x38>
		{
			if(position <16 && position>=0)
    18ee:	8a 81       	ldd	r24, Y+2	; 0x02
    18f0:	80 31       	cpi	r24, 0x10	; 16
    18f2:	20 f4       	brcc	.+8      	; 0x18fc <HAL_LCD_GOTO_XY+0x38>
			{
				HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_SECOND_ROW + position);
    18f4:	8a 81       	ldd	r24, Y+2	; 0x02
    18f6:	80 54       	subi	r24, 0x40	; 64
    18f8:	0e 94 38 0b 	call	0x1670	; 0x1670 <HAL_LCD_WRITE_COMMAND>

			}
		}

}
    18fc:	00 00       	nop
    18fe:	0f 90       	pop	r0
    1900:	0f 90       	pop	r0
    1902:	df 91       	pop	r29
    1904:	cf 91       	pop	r28
    1906:	08 95       	ret

00001908 <HAL_KEYPAD_Init>:
//========================================================
//			APIs Supported by "HAL KEYPAD DRIVER"
//========================================================

void HAL_KEYPAD_Init(void)
{
    1908:	cf 93       	push	r28
    190a:	df 93       	push	r29
    190c:	00 d0       	rcall	.+0      	; 0x190e <HAL_KEYPAD_Init+0x6>
    190e:	1f 92       	push	r1
    1910:	cd b7       	in	r28, 0x3d	; 61
    1912:	de b7       	in	r29, 0x3e	; 62

	GPIO_PinConfig_t PinConfig;

	PinConfig.GPIO_PinNumber = R0;
    1914:	84 e0       	ldi	r24, 0x04	; 4
    1916:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    191c:	ce 01       	movw	r24, r28
    191e:	01 96       	adiw	r24, 0x01	; 1
    1920:	bc 01       	movw	r22, r24
    1922:	86 e3       	ldi	r24, 0x36	; 54
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = R1;
    192a:	85 e0       	ldi	r24, 0x05	; 5
    192c:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    192e:	81 e0       	ldi	r24, 0x01	; 1
    1930:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    1932:	ce 01       	movw	r24, r28
    1934:	01 96       	adiw	r24, 0x01	; 1
    1936:	bc 01       	movw	r22, r24
    1938:	86 e3       	ldi	r24, 0x36	; 54
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = R2;
    1940:	86 e0       	ldi	r24, 0x06	; 6
    1942:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    1948:	ce 01       	movw	r24, r28
    194a:	01 96       	adiw	r24, 0x01	; 1
    194c:	bc 01       	movw	r22, r24
    194e:	86 e3       	ldi	r24, 0x36	; 54
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = R3;
    1956:	87 e0       	ldi	r24, 0x07	; 7
    1958:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    195a:	81 e0       	ldi	r24, 0x01	; 1
    195c:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    195e:	ce 01       	movw	r24, r28
    1960:	01 96       	adiw	r24, 0x01	; 1
    1962:	bc 01       	movw	r22, r24
    1964:	86 e3       	ldi	r24, 0x36	; 54
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = C0;
    196c:	82 e0       	ldi	r24, 0x02	; 2
    196e:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1970:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    1972:	81 e0       	ldi	r24, 0x01	; 1
    1974:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    1976:	ce 01       	movw	r24, r28
    1978:	01 96       	adiw	r24, 0x01	; 1
    197a:	bc 01       	movw	r22, r24
    197c:	80 e3       	ldi	r24, 0x30	; 48
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = C1;
    1984:	83 e0       	ldi	r24, 0x03	; 3
    1986:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1988:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    198a:	81 e0       	ldi	r24, 0x01	; 1
    198c:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    198e:	ce 01       	movw	r24, r28
    1990:	01 96       	adiw	r24, 0x01	; 1
    1992:	bc 01       	movw	r22, r24
    1994:	80 e3       	ldi	r24, 0x30	; 48
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = C2;
    199c:	84 e0       	ldi	r24, 0x04	; 4
    199e:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    19a0:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    19a6:	ce 01       	movw	r24, r28
    19a8:	01 96       	adiw	r24, 0x01	; 1
    19aa:	bc 01       	movw	r22, r24
    19ac:	80 e3       	ldi	r24, 0x30	; 48
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = C3;
    19b4:	85 e0       	ldi	r24, 0x05	; 5
    19b6:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    19b8:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    19ba:	81 e0       	ldi	r24, 0x01	; 1
    19bc:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    19be:	ce 01       	movw	r24, r28
    19c0:	01 96       	adiw	r24, 0x01	; 1
    19c2:	bc 01       	movw	r22, r24
    19c4:	80 e3       	ldi	r24, 0x30	; 48
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	0e 94 1f 08 	call	0x103e	; 0x103e <MCAL_GPIO_Init>


	MCAL_GPIO_WritePort(KEYPAD_ROWS_PORT,0xFF);
    19cc:	6f ef       	ldi	r22, 0xFF	; 255
    19ce:	86 e3       	ldi	r24, 0x36	; 54
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	0e 94 2c 09 	call	0x1258	; 0x1258 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePort(KEYPAD_COLS_PORT,0xFF);
    19d6:	6f ef       	ldi	r22, 0xFF	; 255
    19d8:	80 e3       	ldi	r24, 0x30	; 48
    19da:	90 e0       	ldi	r25, 0x00	; 0
    19dc:	0e 94 2c 09 	call	0x1258	; 0x1258 <MCAL_GPIO_WritePort>

}
    19e0:	00 00       	nop
    19e2:	0f 90       	pop	r0
    19e4:	0f 90       	pop	r0
    19e6:	0f 90       	pop	r0
    19e8:	df 91       	pop	r29
    19ea:	cf 91       	pop	r28
    19ec:	08 95       	ret

000019ee <HAL_KEYPAD_GetChar>:


char HAL_KEYPAD_GetChar(void)
{
    19ee:	cf 93       	push	r28
    19f0:	df 93       	push	r29
    19f2:	00 d0       	rcall	.+0      	; 0x19f4 <HAL_KEYPAD_GetChar+0x6>
    19f4:	00 d0       	rcall	.+0      	; 0x19f6 <HAL_KEYPAD_GetChar+0x8>
    19f6:	cd b7       	in	r28, 0x3d	; 61
    19f8:	de b7       	in	r29, 0x3e	; 62
	volatile int i ,j;
	for (i=0;i<4;i++)
    19fa:	1a 82       	std	Y+2, r1	; 0x02
    19fc:	19 82       	std	Y+1, r1	; 0x01
    19fe:	d5 c0       	rjmp	.+426    	; 0x1baa <HAL_KEYPAD_GetChar+0x1bc>
	{
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R0, GPIO_PIN_SET);
    1a00:	41 e0       	ldi	r20, 0x01	; 1
    1a02:	64 e0       	ldi	r22, 0x04	; 4
    1a04:	86 e3       	ldi	r24, 0x36	; 54
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R1, GPIO_PIN_SET);
    1a0c:	41 e0       	ldi	r20, 0x01	; 1
    1a0e:	65 e0       	ldi	r22, 0x05	; 5
    1a10:	86 e3       	ldi	r24, 0x36	; 54
    1a12:	90 e0       	ldi	r25, 0x00	; 0
    1a14:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R2, GPIO_PIN_SET);
    1a18:	41 e0       	ldi	r20, 0x01	; 1
    1a1a:	66 e0       	ldi	r22, 0x06	; 6
    1a1c:	86 e3       	ldi	r24, 0x36	; 54
    1a1e:	90 e0       	ldi	r25, 0x00	; 0
    1a20:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R3, GPIO_PIN_SET);
    1a24:	41 e0       	ldi	r20, 0x01	; 1
    1a26:	67 e0       	ldi	r22, 0x07	; 7
    1a28:	86 e3       	ldi	r24, 0x36	; 54
    1a2a:	90 e0       	ldi	r25, 0x00	; 0
    1a2c:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, KEYPAD_ROWS[i], GPIO_PIN_RESET);
    1a30:	89 81       	ldd	r24, Y+1	; 0x01
    1a32:	9a 81       	ldd	r25, Y+2	; 0x02
    1a34:	88 0f       	add	r24, r24
    1a36:	99 1f       	adc	r25, r25
    1a38:	80 5a       	subi	r24, 0xA0	; 160
    1a3a:	9f 4f       	sbci	r25, 0xFF	; 255
    1a3c:	fc 01       	movw	r30, r24
    1a3e:	80 81       	ld	r24, Z
    1a40:	91 81       	ldd	r25, Z+1	; 0x01
    1a42:	40 e0       	ldi	r20, 0x00	; 0
    1a44:	68 2f       	mov	r22, r24
    1a46:	86 e3       	ldi	r24, 0x36	; 54
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <MCAL_GPIO_WritePin>
		for(j=0;j<4;j++)
    1a4e:	1c 82       	std	Y+4, r1	; 0x04
    1a50:	1b 82       	std	Y+3, r1	; 0x03
    1a52:	a1 c0       	rjmp	.+322    	; 0x1b96 <HAL_KEYPAD_GetChar+0x1a8>
		{
			if(!(MCAL_GPIO_ReadPin(KEYPAD_COLS_PORT, KEYPAD_COLS[j])))
    1a54:	8b 81       	ldd	r24, Y+3	; 0x03
    1a56:	9c 81       	ldd	r25, Y+4	; 0x04
    1a58:	88 0f       	add	r24, r24
    1a5a:	99 1f       	adc	r25, r25
    1a5c:	88 59       	subi	r24, 0x98	; 152
    1a5e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a60:	fc 01       	movw	r30, r24
    1a62:	80 81       	ld	r24, Z
    1a64:	91 81       	ldd	r25, Z+1	; 0x01
    1a66:	68 2f       	mov	r22, r24
    1a68:	80 e3       	ldi	r24, 0x30	; 48
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	0e 94 ad 08 	call	0x115a	; 0x115a <MCAL_GPIO_ReadPin>
    1a70:	88 23       	and	r24, r24
    1a72:	09 f0       	breq	.+2      	; 0x1a76 <HAL_KEYPAD_GetChar+0x88>
    1a74:	8b c0       	rjmp	.+278    	; 0x1b8c <HAL_KEYPAD_GetChar+0x19e>
			{
				while(!(MCAL_GPIO_ReadPin(KEYPAD_COLS_PORT, KEYPAD_COLS[j])));
    1a76:	00 00       	nop
    1a78:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a7c:	88 0f       	add	r24, r24
    1a7e:	99 1f       	adc	r25, r25
    1a80:	88 59       	subi	r24, 0x98	; 152
    1a82:	9f 4f       	sbci	r25, 0xFF	; 255
    1a84:	fc 01       	movw	r30, r24
    1a86:	80 81       	ld	r24, Z
    1a88:	91 81       	ldd	r25, Z+1	; 0x01
    1a8a:	68 2f       	mov	r22, r24
    1a8c:	80 e3       	ldi	r24, 0x30	; 48
    1a8e:	90 e0       	ldi	r25, 0x00	; 0
    1a90:	0e 94 ad 08 	call	0x115a	; 0x115a <MCAL_GPIO_ReadPin>
    1a94:	88 23       	and	r24, r24
    1a96:	81 f3       	breq	.-32     	; 0x1a78 <HAL_KEYPAD_GetChar+0x8a>
				switch(i)
    1a98:	89 81       	ldd	r24, Y+1	; 0x01
    1a9a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a9c:	81 30       	cpi	r24, 0x01	; 1
    1a9e:	91 05       	cpc	r25, r1
    1aa0:	31 f1       	breq	.+76     	; 0x1aee <HAL_KEYPAD_GetChar+0x100>
    1aa2:	82 30       	cpi	r24, 0x02	; 2
    1aa4:	91 05       	cpc	r25, r1
    1aa6:	1c f4       	brge	.+6      	; 0x1aae <HAL_KEYPAD_GetChar+0xc0>
    1aa8:	89 2b       	or	r24, r25
    1aaa:	41 f0       	breq	.+16     	; 0x1abc <HAL_KEYPAD_GetChar+0xce>
    1aac:	6f c0       	rjmp	.+222    	; 0x1b8c <HAL_KEYPAD_GetChar+0x19e>
    1aae:	82 30       	cpi	r24, 0x02	; 2
    1ab0:	91 05       	cpc	r25, r1
    1ab2:	a9 f1       	breq	.+106    	; 0x1b1e <HAL_KEYPAD_GetChar+0x130>
    1ab4:	03 97       	sbiw	r24, 0x03	; 3
    1ab6:	09 f4       	brne	.+2      	; 0x1aba <HAL_KEYPAD_GetChar+0xcc>
    1ab8:	4a c0       	rjmp	.+148    	; 0x1b4e <HAL_KEYPAD_GetChar+0x160>
    1aba:	68 c0       	rjmp	.+208    	; 0x1b8c <HAL_KEYPAD_GetChar+0x19e>
				{
				case 0:

					if(j==0){return '7';}
    1abc:	8b 81       	ldd	r24, Y+3	; 0x03
    1abe:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac0:	89 2b       	or	r24, r25
    1ac2:	11 f4       	brne	.+4      	; 0x1ac8 <HAL_KEYPAD_GetChar+0xda>
    1ac4:	87 e3       	ldi	r24, 0x37	; 55
    1ac6:	77 c0       	rjmp	.+238    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '8';}
    1ac8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aca:	9c 81       	ldd	r25, Y+4	; 0x04
    1acc:	01 97       	sbiw	r24, 0x01	; 1
    1ace:	11 f4       	brne	.+4      	; 0x1ad4 <HAL_KEYPAD_GetChar+0xe6>
    1ad0:	88 e3       	ldi	r24, 0x38	; 56
    1ad2:	71 c0       	rjmp	.+226    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '9';}
    1ad4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ad8:	02 97       	sbiw	r24, 0x02	; 2
    1ada:	11 f4       	brne	.+4      	; 0x1ae0 <HAL_KEYPAD_GetChar+0xf2>
    1adc:	89 e3       	ldi	r24, 0x39	; 57
    1ade:	6b c0       	rjmp	.+214    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '/';}
    1ae0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ae4:	03 97       	sbiw	r24, 0x03	; 3
    1ae6:	09 f0       	breq	.+2      	; 0x1aea <HAL_KEYPAD_GetChar+0xfc>
    1ae8:	4a c0       	rjmp	.+148    	; 0x1b7e <HAL_KEYPAD_GetChar+0x190>
    1aea:	8f e2       	ldi	r24, 0x2F	; 47
    1aec:	64 c0       	rjmp	.+200    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					break;

				case 1:

					if(j==0){return '4';}
    1aee:	8b 81       	ldd	r24, Y+3	; 0x03
    1af0:	9c 81       	ldd	r25, Y+4	; 0x04
    1af2:	89 2b       	or	r24, r25
    1af4:	11 f4       	brne	.+4      	; 0x1afa <HAL_KEYPAD_GetChar+0x10c>
    1af6:	84 e3       	ldi	r24, 0x34	; 52
    1af8:	5e c0       	rjmp	.+188    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '5';}
    1afa:	8b 81       	ldd	r24, Y+3	; 0x03
    1afc:	9c 81       	ldd	r25, Y+4	; 0x04
    1afe:	01 97       	sbiw	r24, 0x01	; 1
    1b00:	11 f4       	brne	.+4      	; 0x1b06 <HAL_KEYPAD_GetChar+0x118>
    1b02:	85 e3       	ldi	r24, 0x35	; 53
    1b04:	58 c0       	rjmp	.+176    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '6';}
    1b06:	8b 81       	ldd	r24, Y+3	; 0x03
    1b08:	9c 81       	ldd	r25, Y+4	; 0x04
    1b0a:	02 97       	sbiw	r24, 0x02	; 2
    1b0c:	11 f4       	brne	.+4      	; 0x1b12 <HAL_KEYPAD_GetChar+0x124>
    1b0e:	86 e3       	ldi	r24, 0x36	; 54
    1b10:	52 c0       	rjmp	.+164    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '*';}
    1b12:	8b 81       	ldd	r24, Y+3	; 0x03
    1b14:	9c 81       	ldd	r25, Y+4	; 0x04
    1b16:	03 97       	sbiw	r24, 0x03	; 3
    1b18:	a1 f5       	brne	.+104    	; 0x1b82 <HAL_KEYPAD_GetChar+0x194>
    1b1a:	8a e2       	ldi	r24, 0x2A	; 42
    1b1c:	4c c0       	rjmp	.+152    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					break;

				case 2:

					if(j==0){return '1';}
    1b1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b20:	9c 81       	ldd	r25, Y+4	; 0x04
    1b22:	89 2b       	or	r24, r25
    1b24:	11 f4       	brne	.+4      	; 0x1b2a <HAL_KEYPAD_GetChar+0x13c>
    1b26:	81 e3       	ldi	r24, 0x31	; 49
    1b28:	46 c0       	rjmp	.+140    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '2';}
    1b2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b2e:	01 97       	sbiw	r24, 0x01	; 1
    1b30:	11 f4       	brne	.+4      	; 0x1b36 <HAL_KEYPAD_GetChar+0x148>
    1b32:	82 e3       	ldi	r24, 0x32	; 50
    1b34:	40 c0       	rjmp	.+128    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '3';}
    1b36:	8b 81       	ldd	r24, Y+3	; 0x03
    1b38:	9c 81       	ldd	r25, Y+4	; 0x04
    1b3a:	02 97       	sbiw	r24, 0x02	; 2
    1b3c:	11 f4       	brne	.+4      	; 0x1b42 <HAL_KEYPAD_GetChar+0x154>
    1b3e:	83 e3       	ldi	r24, 0x33	; 51
    1b40:	3a c0       	rjmp	.+116    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '-';}
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	9c 81       	ldd	r25, Y+4	; 0x04
    1b46:	03 97       	sbiw	r24, 0x03	; 3
    1b48:	f1 f4       	brne	.+60     	; 0x1b86 <HAL_KEYPAD_GetChar+0x198>
    1b4a:	8d e2       	ldi	r24, 0x2D	; 45
    1b4c:	34 c0       	rjmp	.+104    	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					break;

				case 3:

					if(j==0){return '!';}
    1b4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b50:	9c 81       	ldd	r25, Y+4	; 0x04
    1b52:	89 2b       	or	r24, r25
    1b54:	11 f4       	brne	.+4      	; 0x1b5a <HAL_KEYPAD_GetChar+0x16c>
    1b56:	81 e2       	ldi	r24, 0x21	; 33
    1b58:	2e c0       	rjmp	.+92     	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '0';}
    1b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b5e:	01 97       	sbiw	r24, 0x01	; 1
    1b60:	11 f4       	brne	.+4      	; 0x1b66 <HAL_KEYPAD_GetChar+0x178>
    1b62:	80 e3       	ldi	r24, 0x30	; 48
    1b64:	28 c0       	rjmp	.+80     	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '=';}
    1b66:	8b 81       	ldd	r24, Y+3	; 0x03
    1b68:	9c 81       	ldd	r25, Y+4	; 0x04
    1b6a:	02 97       	sbiw	r24, 0x02	; 2
    1b6c:	11 f4       	brne	.+4      	; 0x1b72 <HAL_KEYPAD_GetChar+0x184>
    1b6e:	8d e3       	ldi	r24, 0x3D	; 61
    1b70:	22 c0       	rjmp	.+68     	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '+';}
    1b72:	8b 81       	ldd	r24, Y+3	; 0x03
    1b74:	9c 81       	ldd	r25, Y+4	; 0x04
    1b76:	03 97       	sbiw	r24, 0x03	; 3
    1b78:	41 f4       	brne	.+16     	; 0x1b8a <HAL_KEYPAD_GetChar+0x19c>
    1b7a:	8b e2       	ldi	r24, 0x2B	; 43
    1b7c:	1c c0       	rjmp	.+56     	; 0x1bb6 <HAL_KEYPAD_GetChar+0x1c8>

					if(j==0){return '7';}
					else if (j==1) {return '8';}
					else if (j==2) {return '9';}
					else if (j==3) {return '/';}
					break;
    1b7e:	00 00       	nop
    1b80:	05 c0       	rjmp	.+10     	; 0x1b8c <HAL_KEYPAD_GetChar+0x19e>

					if(j==0){return '4';}
					else if (j==1) {return '5';}
					else if (j==2) {return '6';}
					else if (j==3) {return '*';}
					break;
    1b82:	00 00       	nop
    1b84:	03 c0       	rjmp	.+6      	; 0x1b8c <HAL_KEYPAD_GetChar+0x19e>

					if(j==0){return '1';}
					else if (j==1) {return '2';}
					else if (j==2) {return '3';}
					else if (j==3) {return '-';}
					break;
    1b86:	00 00       	nop
    1b88:	01 c0       	rjmp	.+2      	; 0x1b8c <HAL_KEYPAD_GetChar+0x19e>

					if(j==0){return '!';}
					else if (j==1) {return '0';}
					else if (j==2) {return '=';}
					else if (j==3) {return '+';}
					break;
    1b8a:	00 00       	nop
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R0, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R1, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R2, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R3, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, KEYPAD_ROWS[i], GPIO_PIN_RESET);
		for(j=0;j<4;j++)
    1b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b90:	01 96       	adiw	r24, 0x01	; 1
    1b92:	9c 83       	std	Y+4, r25	; 0x04
    1b94:	8b 83       	std	Y+3, r24	; 0x03
    1b96:	8b 81       	ldd	r24, Y+3	; 0x03
    1b98:	9c 81       	ldd	r25, Y+4	; 0x04
    1b9a:	04 97       	sbiw	r24, 0x04	; 4
    1b9c:	0c f4       	brge	.+2      	; 0x1ba0 <HAL_KEYPAD_GetChar+0x1b2>
    1b9e:	5a cf       	rjmp	.-332    	; 0x1a54 <HAL_KEYPAD_GetChar+0x66>


char HAL_KEYPAD_GetChar(void)
{
	volatile int i ,j;
	for (i=0;i<4;i++)
    1ba0:	89 81       	ldd	r24, Y+1	; 0x01
    1ba2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ba4:	01 96       	adiw	r24, 0x01	; 1
    1ba6:	9a 83       	std	Y+2, r25	; 0x02
    1ba8:	89 83       	std	Y+1, r24	; 0x01
    1baa:	89 81       	ldd	r24, Y+1	; 0x01
    1bac:	9a 81       	ldd	r25, Y+2	; 0x02
    1bae:	04 97       	sbiw	r24, 0x04	; 4
    1bb0:	0c f4       	brge	.+2      	; 0x1bb4 <HAL_KEYPAD_GetChar+0x1c6>
    1bb2:	26 cf       	rjmp	.-436    	; 0x1a00 <HAL_KEYPAD_GetChar+0x12>

				}
			}
		}
	}
	return 'N';
    1bb4:	8e e4       	ldi	r24, 0x4E	; 78
}
    1bb6:	0f 90       	pop	r0
    1bb8:	0f 90       	pop	r0
    1bba:	0f 90       	pop	r0
    1bbc:	0f 90       	pop	r0
    1bbe:	df 91       	pop	r29
    1bc0:	cf 91       	pop	r28
    1bc2:	08 95       	ret

00001bc4 <main>:




int main(void)
{
    1bc4:	cf 93       	push	r28
    1bc6:	df 93       	push	r29
    1bc8:	cd b7       	in	r28, 0x3d	; 61
    1bca:	de b7       	in	r29, 0x3e	; 62
    1bcc:	ad 97       	sbiw	r28, 0x2d	; 45
    1bce:	0f b6       	in	r0, 0x3f	; 63
    1bd0:	f8 94       	cli
    1bd2:	de bf       	out	0x3e, r29	; 62
    1bd4:	0f be       	out	0x3f, r0	; 63
    1bd6:	cd bf       	out	0x3d, r28	; 61
	char buffer[10];
	uint16_t data;
	uint8_t arr[16]= {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
    1bd8:	80 e1       	ldi	r24, 0x10	; 16
    1bda:	ee e7       	ldi	r30, 0x7E	; 126
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	de 01       	movw	r26, r28
    1be0:	5e 96       	adiw	r26, 0x1e	; 30
    1be2:	01 90       	ld	r0, Z+
    1be4:	0d 92       	st	X+, r0
    1be6:	8a 95       	dec	r24
    1be8:	e1 f7       	brne	.-8      	; 0x1be2 <main+0x1e>
	uint16_t bar;
	uint8_t i;
	HAL_LCD_Init();
    1bea:	0e 94 11 0b 	call	0x1622	; 0x1622 <HAL_LCD_Init>
	MCAL_ADC_Init(Vref_AVCC,ADC_PRESCALER_64);
    1bee:	66 e0       	ldi	r22, 0x06	; 6
    1bf0:	81 e0       	ldi	r24, 0x01	; 1
    1bf2:	0e 94 66 09 	call	0x12cc	; 0x12cc <MCAL_ADC_Init>
	while(1)
	{

		data = MCAL_ADC_ReadVoltPercent(CH_0);
    1bf6:	80 e0       	ldi	r24, 0x00	; 0
    1bf8:	0e 94 16 0a 	call	0x142c	; 0x142c <MCAL_ADC_ReadVoltPercent>
    1bfc:	9b 83       	std	Y+3, r25	; 0x03
    1bfe:	8a 83       	std	Y+2, r24	; 0x02
		HAL_LCD_WRITE_STR("Percent:");
    1c00:	80 e7       	ldi	r24, 0x70	; 112
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <HAL_LCD_WRITE_STR>
		sprintf(buffer,"%d",data);
    1c08:	8b 81       	ldd	r24, Y+3	; 0x03
    1c0a:	8f 93       	push	r24
    1c0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0e:	8f 93       	push	r24
    1c10:	89 e7       	ldi	r24, 0x79	; 121
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	89 2f       	mov	r24, r25
    1c16:	8f 93       	push	r24
    1c18:	89 e7       	ldi	r24, 0x79	; 121
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	8f 93       	push	r24
    1c1e:	ce 01       	movw	r24, r28
    1c20:	44 96       	adiw	r24, 0x14	; 20
    1c22:	29 2f       	mov	r18, r25
    1c24:	2f 93       	push	r18
    1c26:	8f 93       	push	r24
    1c28:	0e 94 43 10 	call	0x2086	; 0x2086 <sprintf>
    1c2c:	0f 90       	pop	r0
    1c2e:	0f 90       	pop	r0
    1c30:	0f 90       	pop	r0
    1c32:	0f 90       	pop	r0
    1c34:	0f 90       	pop	r0
    1c36:	0f 90       	pop	r0
		HAL_LCD_WRITE_STR(buffer);
    1c38:	ce 01       	movw	r24, r28
    1c3a:	44 96       	adiw	r24, 0x14	; 20
    1c3c:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <HAL_LCD_WRITE_STR>
		HAL_LCD_WRITE_STR("%");
    1c40:	8c e7       	ldi	r24, 0x7C	; 124
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <HAL_LCD_WRITE_STR>
		HAL_LCD_GOTO_XY(2,0);
    1c48:	60 e0       	ldi	r22, 0x00	; 0
    1c4a:	82 e0       	ldi	r24, 0x02	; 2
    1c4c:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <HAL_LCD_GOTO_XY>
		bar = (160/(1000/data));
    1c50:	88 ee       	ldi	r24, 0xE8	; 232
    1c52:	93 e0       	ldi	r25, 0x03	; 3
    1c54:	2a 81       	ldd	r18, Y+2	; 0x02
    1c56:	3b 81       	ldd	r19, Y+3	; 0x03
    1c58:	b9 01       	movw	r22, r18
    1c5a:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <__udivmodhi4>
    1c5e:	cb 01       	movw	r24, r22
    1c60:	9c 01       	movw	r18, r24
    1c62:	80 ea       	ldi	r24, 0xA0	; 160
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	b9 01       	movw	r22, r18
    1c68:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <__udivmodhi4>
    1c6c:	cb 01       	movw	r24, r22
    1c6e:	9d 83       	std	Y+5, r25	; 0x05
    1c70:	8c 83       	std	Y+4, r24	; 0x04
		for (i=0;i<bar;i++)
    1c72:	19 82       	std	Y+1, r1	; 0x01
    1c74:	06 c0       	rjmp	.+12     	; 0x1c82 <main+0xbe>
		{
			HAL_LCD_WRITE_CHAR(0xFF);
    1c76:	8f ef       	ldi	r24, 0xFF	; 255
    1c78:	0e 94 89 0b 	call	0x1712	; 0x1712 <HAL_LCD_WRITE_CHAR>
		sprintf(buffer,"%d",data);
		HAL_LCD_WRITE_STR(buffer);
		HAL_LCD_WRITE_STR("%");
		HAL_LCD_GOTO_XY(2,0);
		bar = (160/(1000/data));
		for (i=0;i<bar;i++)
    1c7c:	89 81       	ldd	r24, Y+1	; 0x01
    1c7e:	8f 5f       	subi	r24, 0xFF	; 255
    1c80:	89 83       	std	Y+1, r24	; 0x01
    1c82:	89 81       	ldd	r24, Y+1	; 0x01
    1c84:	28 2f       	mov	r18, r24
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	8c 81       	ldd	r24, Y+4	; 0x04
    1c8a:	9d 81       	ldd	r25, Y+5	; 0x05
    1c8c:	28 17       	cp	r18, r24
    1c8e:	39 07       	cpc	r19, r25
    1c90:	90 f3       	brcs	.-28     	; 0x1c76 <main+0xb2>
    1c92:	80 e0       	ldi	r24, 0x00	; 0
    1c94:	90 e0       	ldi	r25, 0x00	; 0
    1c96:	aa e7       	ldi	r26, 0x7A	; 122
    1c98:	b4 e4       	ldi	r27, 0x44	; 68
    1c9a:	8e 83       	std	Y+6, r24	; 0x06
    1c9c:	9f 83       	std	Y+7, r25	; 0x07
    1c9e:	a8 87       	std	Y+8, r26	; 0x08
    1ca0:	b9 87       	std	Y+9, r27	; 0x09

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    1ca2:	20 e0       	ldi	r18, 0x00	; 0
    1ca4:	30 e0       	ldi	r19, 0x00	; 0
    1ca6:	4a ef       	ldi	r20, 0xFA	; 250
    1ca8:	54 e4       	ldi	r21, 0x44	; 68
    1caa:	6e 81       	ldd	r22, Y+6	; 0x06
    1cac:	7f 81       	ldd	r23, Y+7	; 0x07
    1cae:	88 85       	ldd	r24, Y+8	; 0x08
    1cb0:	99 85       	ldd	r25, Y+9	; 0x09
    1cb2:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <__mulsf3>
    1cb6:	dc 01       	movw	r26, r24
    1cb8:	cb 01       	movw	r24, r22
    1cba:	8a 87       	std	Y+10, r24	; 0x0a
    1cbc:	9b 87       	std	Y+11, r25	; 0x0b
    1cbe:	ac 87       	std	Y+12, r26	; 0x0c
    1cc0:	bd 87       	std	Y+13, r27	; 0x0d
	if (__tmp < 1.0)
    1cc2:	20 e0       	ldi	r18, 0x00	; 0
    1cc4:	30 e0       	ldi	r19, 0x00	; 0
    1cc6:	40 e8       	ldi	r20, 0x80	; 128
    1cc8:	5f e3       	ldi	r21, 0x3F	; 63
    1cca:	6a 85       	ldd	r22, Y+10	; 0x0a
    1ccc:	7b 85       	ldd	r23, Y+11	; 0x0b
    1cce:	8c 85       	ldd	r24, Y+12	; 0x0c
    1cd0:	9d 85       	ldd	r25, Y+13	; 0x0d
    1cd2:	0e 94 28 0f 	call	0x1e50	; 0x1e50 <__cmpsf2>
    1cd6:	88 23       	and	r24, r24
    1cd8:	2c f4       	brge	.+10     	; 0x1ce4 <main+0x120>
		__ticks = 1;
    1cda:	81 e0       	ldi	r24, 0x01	; 1
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	9f 87       	std	Y+15, r25	; 0x0f
    1ce0:	8e 87       	std	Y+14, r24	; 0x0e
    1ce2:	3f c0       	rjmp	.+126    	; 0x1d62 <main+0x19e>
	else if (__tmp > 65535)
    1ce4:	20 e0       	ldi	r18, 0x00	; 0
    1ce6:	3f ef       	ldi	r19, 0xFF	; 255
    1ce8:	4f e7       	ldi	r20, 0x7F	; 127
    1cea:	57 e4       	ldi	r21, 0x47	; 71
    1cec:	6a 85       	ldd	r22, Y+10	; 0x0a
    1cee:	7b 85       	ldd	r23, Y+11	; 0x0b
    1cf0:	8c 85       	ldd	r24, Y+12	; 0x0c
    1cf2:	9d 85       	ldd	r25, Y+13	; 0x0d
    1cf4:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <__gesf2>
    1cf8:	18 16       	cp	r1, r24
    1cfa:	4c f5       	brge	.+82     	; 0x1d4e <main+0x18a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cfc:	20 e0       	ldi	r18, 0x00	; 0
    1cfe:	30 e0       	ldi	r19, 0x00	; 0
    1d00:	40 e2       	ldi	r20, 0x20	; 32
    1d02:	51 e4       	ldi	r21, 0x41	; 65
    1d04:	6e 81       	ldd	r22, Y+6	; 0x06
    1d06:	7f 81       	ldd	r23, Y+7	; 0x07
    1d08:	88 85       	ldd	r24, Y+8	; 0x08
    1d0a:	99 85       	ldd	r25, Y+9	; 0x09
    1d0c:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <__mulsf3>
    1d10:	dc 01       	movw	r26, r24
    1d12:	cb 01       	movw	r24, r22
    1d14:	bc 01       	movw	r22, r24
    1d16:	cd 01       	movw	r24, r26
    1d18:	0e 94 2d 0f 	call	0x1e5a	; 0x1e5a <__fixunssfsi>
    1d1c:	dc 01       	movw	r26, r24
    1d1e:	cb 01       	movw	r24, r22
    1d20:	9f 87       	std	Y+15, r25	; 0x0f
    1d22:	8e 87       	std	Y+14, r24	; 0x0e
    1d24:	0f c0       	rjmp	.+30     	; 0x1d44 <main+0x180>
    1d26:	88 ec       	ldi	r24, 0xC8	; 200
    1d28:	90 e0       	ldi	r25, 0x00	; 0
    1d2a:	99 8b       	std	Y+17, r25	; 0x11
    1d2c:	88 8b       	std	Y+16, r24	; 0x10
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1d2e:	88 89       	ldd	r24, Y+16	; 0x10
    1d30:	99 89       	ldd	r25, Y+17	; 0x11
    1d32:	01 97       	sbiw	r24, 0x01	; 1
    1d34:	f1 f7       	brne	.-4      	; 0x1d32 <main+0x16e>
    1d36:	99 8b       	std	Y+17, r25	; 0x11
    1d38:	88 8b       	std	Y+16, r24	; 0x10
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d3a:	8e 85       	ldd	r24, Y+14	; 0x0e
    1d3c:	9f 85       	ldd	r25, Y+15	; 0x0f
    1d3e:	01 97       	sbiw	r24, 0x01	; 1
    1d40:	9f 87       	std	Y+15, r25	; 0x0f
    1d42:	8e 87       	std	Y+14, r24	; 0x0e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d44:	8e 85       	ldd	r24, Y+14	; 0x0e
    1d46:	9f 85       	ldd	r25, Y+15	; 0x0f
    1d48:	89 2b       	or	r24, r25
    1d4a:	69 f7       	brne	.-38     	; 0x1d26 <main+0x162>
    1d4c:	14 c0       	rjmp	.+40     	; 0x1d76 <main+0x1b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d4e:	6a 85       	ldd	r22, Y+10	; 0x0a
    1d50:	7b 85       	ldd	r23, Y+11	; 0x0b
    1d52:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d54:	9d 85       	ldd	r25, Y+13	; 0x0d
    1d56:	0e 94 2d 0f 	call	0x1e5a	; 0x1e5a <__fixunssfsi>
    1d5a:	dc 01       	movw	r26, r24
    1d5c:	cb 01       	movw	r24, r22
    1d5e:	9f 87       	std	Y+15, r25	; 0x0f
    1d60:	8e 87       	std	Y+14, r24	; 0x0e
    1d62:	8e 85       	ldd	r24, Y+14	; 0x0e
    1d64:	9f 85       	ldd	r25, Y+15	; 0x0f
    1d66:	9b 8b       	std	Y+19, r25	; 0x13
    1d68:	8a 8b       	std	Y+18, r24	; 0x12
    1d6a:	8a 89       	ldd	r24, Y+18	; 0x12
    1d6c:	9b 89       	ldd	r25, Y+19	; 0x13
    1d6e:	01 97       	sbiw	r24, 0x01	; 1
    1d70:	f1 f7       	brne	.-4      	; 0x1d6e <main+0x1aa>
    1d72:	9b 8b       	std	Y+19, r25	; 0x13
    1d74:	8a 8b       	std	Y+18, r24	; 0x12
		{
			HAL_LCD_WRITE_CHAR(0xFF);
		}
			_delay_ms(1000);
			HAL_LCD_CLEAR();
    1d76:	0e 94 57 0c 	call	0x18ae	; 0x18ae <HAL_LCD_CLEAR>


	}
    1d7a:	3d cf       	rjmp	.-390    	; 0x1bf6 <main+0x32>

00001d7c <__udivmodhi4>:
    1d7c:	aa 1b       	sub	r26, r26
    1d7e:	bb 1b       	sub	r27, r27
    1d80:	51 e1       	ldi	r21, 0x11	; 17
    1d82:	07 c0       	rjmp	.+14     	; 0x1d92 <__udivmodhi4_ep>

00001d84 <__udivmodhi4_loop>:
    1d84:	aa 1f       	adc	r26, r26
    1d86:	bb 1f       	adc	r27, r27
    1d88:	a6 17       	cp	r26, r22
    1d8a:	b7 07       	cpc	r27, r23
    1d8c:	10 f0       	brcs	.+4      	; 0x1d92 <__udivmodhi4_ep>
    1d8e:	a6 1b       	sub	r26, r22
    1d90:	b7 0b       	sbc	r27, r23

00001d92 <__udivmodhi4_ep>:
    1d92:	88 1f       	adc	r24, r24
    1d94:	99 1f       	adc	r25, r25
    1d96:	5a 95       	dec	r21
    1d98:	a9 f7       	brne	.-22     	; 0x1d84 <__udivmodhi4_loop>
    1d9a:	80 95       	com	r24
    1d9c:	90 95       	com	r25
    1d9e:	bc 01       	movw	r22, r24
    1da0:	cd 01       	movw	r24, r26
    1da2:	08 95       	ret

00001da4 <__divmodhi4>:
    1da4:	97 fb       	bst	r25, 7
    1da6:	07 2e       	mov	r0, r23
    1da8:	16 f4       	brtc	.+4      	; 0x1dae <__divmodhi4+0xa>
    1daa:	00 94       	com	r0
    1dac:	07 d0       	rcall	.+14     	; 0x1dbc <__divmodhi4_neg1>
    1dae:	77 fd       	sbrc	r23, 7
    1db0:	09 d0       	rcall	.+18     	; 0x1dc4 <__divmodhi4_neg2>
    1db2:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <__udivmodhi4>
    1db6:	07 fc       	sbrc	r0, 7
    1db8:	05 d0       	rcall	.+10     	; 0x1dc4 <__divmodhi4_neg2>
    1dba:	3e f4       	brtc	.+14     	; 0x1dca <__divmodhi4_exit>

00001dbc <__divmodhi4_neg1>:
    1dbc:	90 95       	com	r25
    1dbe:	81 95       	neg	r24
    1dc0:	9f 4f       	sbci	r25, 0xFF	; 255
    1dc2:	08 95       	ret

00001dc4 <__divmodhi4_neg2>:
    1dc4:	70 95       	com	r23
    1dc6:	61 95       	neg	r22
    1dc8:	7f 4f       	sbci	r23, 0xFF	; 255

00001dca <__divmodhi4_exit>:
    1dca:	08 95       	ret

00001dcc <__udivmodsi4>:
    1dcc:	a1 e2       	ldi	r26, 0x21	; 33
    1dce:	1a 2e       	mov	r1, r26
    1dd0:	aa 1b       	sub	r26, r26
    1dd2:	bb 1b       	sub	r27, r27
    1dd4:	fd 01       	movw	r30, r26
    1dd6:	0d c0       	rjmp	.+26     	; 0x1df2 <__udivmodsi4_ep>

00001dd8 <__udivmodsi4_loop>:
    1dd8:	aa 1f       	adc	r26, r26
    1dda:	bb 1f       	adc	r27, r27
    1ddc:	ee 1f       	adc	r30, r30
    1dde:	ff 1f       	adc	r31, r31
    1de0:	a2 17       	cp	r26, r18
    1de2:	b3 07       	cpc	r27, r19
    1de4:	e4 07       	cpc	r30, r20
    1de6:	f5 07       	cpc	r31, r21
    1de8:	20 f0       	brcs	.+8      	; 0x1df2 <__udivmodsi4_ep>
    1dea:	a2 1b       	sub	r26, r18
    1dec:	b3 0b       	sbc	r27, r19
    1dee:	e4 0b       	sbc	r30, r20
    1df0:	f5 0b       	sbc	r31, r21

00001df2 <__udivmodsi4_ep>:
    1df2:	66 1f       	adc	r22, r22
    1df4:	77 1f       	adc	r23, r23
    1df6:	88 1f       	adc	r24, r24
    1df8:	99 1f       	adc	r25, r25
    1dfa:	1a 94       	dec	r1
    1dfc:	69 f7       	brne	.-38     	; 0x1dd8 <__udivmodsi4_loop>
    1dfe:	60 95       	com	r22
    1e00:	70 95       	com	r23
    1e02:	80 95       	com	r24
    1e04:	90 95       	com	r25
    1e06:	9b 01       	movw	r18, r22
    1e08:	ac 01       	movw	r20, r24
    1e0a:	bd 01       	movw	r22, r26
    1e0c:	cf 01       	movw	r24, r30
    1e0e:	08 95       	ret

00001e10 <__tablejump2__>:
    1e10:	ee 0f       	add	r30, r30
    1e12:	ff 1f       	adc	r31, r31
    1e14:	05 90       	lpm	r0, Z+
    1e16:	f4 91       	lpm	r31, Z
    1e18:	e0 2d       	mov	r30, r0
    1e1a:	09 94       	ijmp

00001e1c <__muluhisi3>:
    1e1c:	0e 94 19 0f 	call	0x1e32	; 0x1e32 <__umulhisi3>
    1e20:	a5 9f       	mul	r26, r21
    1e22:	90 0d       	add	r25, r0
    1e24:	b4 9f       	mul	r27, r20
    1e26:	90 0d       	add	r25, r0
    1e28:	a4 9f       	mul	r26, r20
    1e2a:	80 0d       	add	r24, r0
    1e2c:	91 1d       	adc	r25, r1
    1e2e:	11 24       	eor	r1, r1
    1e30:	08 95       	ret

00001e32 <__umulhisi3>:
    1e32:	a2 9f       	mul	r26, r18
    1e34:	b0 01       	movw	r22, r0
    1e36:	b3 9f       	mul	r27, r19
    1e38:	c0 01       	movw	r24, r0
    1e3a:	a3 9f       	mul	r26, r19
    1e3c:	70 0d       	add	r23, r0
    1e3e:	81 1d       	adc	r24, r1
    1e40:	11 24       	eor	r1, r1
    1e42:	91 1d       	adc	r25, r1
    1e44:	b2 9f       	mul	r27, r18
    1e46:	70 0d       	add	r23, r0
    1e48:	81 1d       	adc	r24, r1
    1e4a:	11 24       	eor	r1, r1
    1e4c:	91 1d       	adc	r25, r1
    1e4e:	08 95       	ret

00001e50 <__cmpsf2>:
    1e50:	0e 94 5c 0f 	call	0x1eb8	; 0x1eb8 <__fp_cmp>
    1e54:	08 f4       	brcc	.+2      	; 0x1e58 <__cmpsf2+0x8>
    1e56:	81 e0       	ldi	r24, 0x01	; 1
    1e58:	08 95       	ret

00001e5a <__fixunssfsi>:
    1e5a:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <__fp_splitA>
    1e5e:	88 f0       	brcs	.+34     	; 0x1e82 <__fixunssfsi+0x28>
    1e60:	9f 57       	subi	r25, 0x7F	; 127
    1e62:	98 f0       	brcs	.+38     	; 0x1e8a <__fixunssfsi+0x30>
    1e64:	b9 2f       	mov	r27, r25
    1e66:	99 27       	eor	r25, r25
    1e68:	b7 51       	subi	r27, 0x17	; 23
    1e6a:	b0 f0       	brcs	.+44     	; 0x1e98 <__fixunssfsi+0x3e>
    1e6c:	e1 f0       	breq	.+56     	; 0x1ea6 <__fixunssfsi+0x4c>
    1e6e:	66 0f       	add	r22, r22
    1e70:	77 1f       	adc	r23, r23
    1e72:	88 1f       	adc	r24, r24
    1e74:	99 1f       	adc	r25, r25
    1e76:	1a f0       	brmi	.+6      	; 0x1e7e <__fixunssfsi+0x24>
    1e78:	ba 95       	dec	r27
    1e7a:	c9 f7       	brne	.-14     	; 0x1e6e <__fixunssfsi+0x14>
    1e7c:	14 c0       	rjmp	.+40     	; 0x1ea6 <__fixunssfsi+0x4c>
    1e7e:	b1 30       	cpi	r27, 0x01	; 1
    1e80:	91 f0       	breq	.+36     	; 0x1ea6 <__fixunssfsi+0x4c>
    1e82:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <__fp_zero>
    1e86:	b1 e0       	ldi	r27, 0x01	; 1
    1e88:	08 95       	ret
    1e8a:	0c 94 a2 0f 	jmp	0x1f44	; 0x1f44 <__fp_zero>
    1e8e:	67 2f       	mov	r22, r23
    1e90:	78 2f       	mov	r23, r24
    1e92:	88 27       	eor	r24, r24
    1e94:	b8 5f       	subi	r27, 0xF8	; 248
    1e96:	39 f0       	breq	.+14     	; 0x1ea6 <__fixunssfsi+0x4c>
    1e98:	b9 3f       	cpi	r27, 0xF9	; 249
    1e9a:	cc f3       	brlt	.-14     	; 0x1e8e <__fixunssfsi+0x34>
    1e9c:	86 95       	lsr	r24
    1e9e:	77 95       	ror	r23
    1ea0:	67 95       	ror	r22
    1ea2:	b3 95       	inc	r27
    1ea4:	d9 f7       	brne	.-10     	; 0x1e9c <__fixunssfsi+0x42>
    1ea6:	3e f4       	brtc	.+14     	; 0x1eb6 <__fixunssfsi+0x5c>
    1ea8:	90 95       	com	r25
    1eaa:	80 95       	com	r24
    1eac:	70 95       	com	r23
    1eae:	61 95       	neg	r22
    1eb0:	7f 4f       	sbci	r23, 0xFF	; 255
    1eb2:	8f 4f       	sbci	r24, 0xFF	; 255
    1eb4:	9f 4f       	sbci	r25, 0xFF	; 255
    1eb6:	08 95       	ret

00001eb8 <__fp_cmp>:
    1eb8:	99 0f       	add	r25, r25
    1eba:	00 08       	sbc	r0, r0
    1ebc:	55 0f       	add	r21, r21
    1ebe:	aa 0b       	sbc	r26, r26
    1ec0:	e0 e8       	ldi	r30, 0x80	; 128
    1ec2:	fe ef       	ldi	r31, 0xFE	; 254
    1ec4:	16 16       	cp	r1, r22
    1ec6:	17 06       	cpc	r1, r23
    1ec8:	e8 07       	cpc	r30, r24
    1eca:	f9 07       	cpc	r31, r25
    1ecc:	c0 f0       	brcs	.+48     	; 0x1efe <__fp_cmp+0x46>
    1ece:	12 16       	cp	r1, r18
    1ed0:	13 06       	cpc	r1, r19
    1ed2:	e4 07       	cpc	r30, r20
    1ed4:	f5 07       	cpc	r31, r21
    1ed6:	98 f0       	brcs	.+38     	; 0x1efe <__fp_cmp+0x46>
    1ed8:	62 1b       	sub	r22, r18
    1eda:	73 0b       	sbc	r23, r19
    1edc:	84 0b       	sbc	r24, r20
    1ede:	95 0b       	sbc	r25, r21
    1ee0:	39 f4       	brne	.+14     	; 0x1ef0 <__fp_cmp+0x38>
    1ee2:	0a 26       	eor	r0, r26
    1ee4:	61 f0       	breq	.+24     	; 0x1efe <__fp_cmp+0x46>
    1ee6:	23 2b       	or	r18, r19
    1ee8:	24 2b       	or	r18, r20
    1eea:	25 2b       	or	r18, r21
    1eec:	21 f4       	brne	.+8      	; 0x1ef6 <__fp_cmp+0x3e>
    1eee:	08 95       	ret
    1ef0:	0a 26       	eor	r0, r26
    1ef2:	09 f4       	brne	.+2      	; 0x1ef6 <__fp_cmp+0x3e>
    1ef4:	a1 40       	sbci	r26, 0x01	; 1
    1ef6:	a6 95       	lsr	r26
    1ef8:	8f ef       	ldi	r24, 0xFF	; 255
    1efa:	81 1d       	adc	r24, r1
    1efc:	81 1d       	adc	r24, r1
    1efe:	08 95       	ret

00001f00 <__fp_split3>:
    1f00:	57 fd       	sbrc	r21, 7
    1f02:	90 58       	subi	r25, 0x80	; 128
    1f04:	44 0f       	add	r20, r20
    1f06:	55 1f       	adc	r21, r21
    1f08:	59 f0       	breq	.+22     	; 0x1f20 <__fp_splitA+0x10>
    1f0a:	5f 3f       	cpi	r21, 0xFF	; 255
    1f0c:	71 f0       	breq	.+28     	; 0x1f2a <__fp_splitA+0x1a>
    1f0e:	47 95       	ror	r20

00001f10 <__fp_splitA>:
    1f10:	88 0f       	add	r24, r24
    1f12:	97 fb       	bst	r25, 7
    1f14:	99 1f       	adc	r25, r25
    1f16:	61 f0       	breq	.+24     	; 0x1f30 <__fp_splitA+0x20>
    1f18:	9f 3f       	cpi	r25, 0xFF	; 255
    1f1a:	79 f0       	breq	.+30     	; 0x1f3a <__fp_splitA+0x2a>
    1f1c:	87 95       	ror	r24
    1f1e:	08 95       	ret
    1f20:	12 16       	cp	r1, r18
    1f22:	13 06       	cpc	r1, r19
    1f24:	14 06       	cpc	r1, r20
    1f26:	55 1f       	adc	r21, r21
    1f28:	f2 cf       	rjmp	.-28     	; 0x1f0e <__fp_split3+0xe>
    1f2a:	46 95       	lsr	r20
    1f2c:	f1 df       	rcall	.-30     	; 0x1f10 <__fp_splitA>
    1f2e:	08 c0       	rjmp	.+16     	; 0x1f40 <__fp_splitA+0x30>
    1f30:	16 16       	cp	r1, r22
    1f32:	17 06       	cpc	r1, r23
    1f34:	18 06       	cpc	r1, r24
    1f36:	99 1f       	adc	r25, r25
    1f38:	f1 cf       	rjmp	.-30     	; 0x1f1c <__fp_splitA+0xc>
    1f3a:	86 95       	lsr	r24
    1f3c:	71 05       	cpc	r23, r1
    1f3e:	61 05       	cpc	r22, r1
    1f40:	08 94       	sec
    1f42:	08 95       	ret

00001f44 <__fp_zero>:
    1f44:	e8 94       	clt

00001f46 <__fp_szero>:
    1f46:	bb 27       	eor	r27, r27
    1f48:	66 27       	eor	r22, r22
    1f4a:	77 27       	eor	r23, r23
    1f4c:	cb 01       	movw	r24, r22
    1f4e:	97 f9       	bld	r25, 7
    1f50:	08 95       	ret

00001f52 <__gesf2>:
    1f52:	0e 94 5c 0f 	call	0x1eb8	; 0x1eb8 <__fp_cmp>
    1f56:	08 f4       	brcc	.+2      	; 0x1f5a <__gesf2+0x8>
    1f58:	8f ef       	ldi	r24, 0xFF	; 255
    1f5a:	08 95       	ret

00001f5c <__mulsf3>:
    1f5c:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__mulsf3x>
    1f60:	0c 94 32 10 	jmp	0x2064	; 0x2064 <__fp_round>
    1f64:	0e 94 24 10 	call	0x2048	; 0x2048 <__fp_pscA>
    1f68:	38 f0       	brcs	.+14     	; 0x1f78 <__mulsf3+0x1c>
    1f6a:	0e 94 2b 10 	call	0x2056	; 0x2056 <__fp_pscB>
    1f6e:	20 f0       	brcs	.+8      	; 0x1f78 <__mulsf3+0x1c>
    1f70:	95 23       	and	r25, r21
    1f72:	11 f0       	breq	.+4      	; 0x1f78 <__mulsf3+0x1c>
    1f74:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__fp_inf>
    1f78:	0c 94 21 10 	jmp	0x2042	; 0x2042 <__fp_nan>
    1f7c:	11 24       	eor	r1, r1
    1f7e:	0c 94 a3 0f 	jmp	0x1f46	; 0x1f46 <__fp_szero>

00001f82 <__mulsf3x>:
    1f82:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <__fp_split3>
    1f86:	70 f3       	brcs	.-36     	; 0x1f64 <__mulsf3+0x8>

00001f88 <__mulsf3_pse>:
    1f88:	95 9f       	mul	r25, r21
    1f8a:	c1 f3       	breq	.-16     	; 0x1f7c <__mulsf3+0x20>
    1f8c:	95 0f       	add	r25, r21
    1f8e:	50 e0       	ldi	r21, 0x00	; 0
    1f90:	55 1f       	adc	r21, r21
    1f92:	62 9f       	mul	r22, r18
    1f94:	f0 01       	movw	r30, r0
    1f96:	72 9f       	mul	r23, r18
    1f98:	bb 27       	eor	r27, r27
    1f9a:	f0 0d       	add	r31, r0
    1f9c:	b1 1d       	adc	r27, r1
    1f9e:	63 9f       	mul	r22, r19
    1fa0:	aa 27       	eor	r26, r26
    1fa2:	f0 0d       	add	r31, r0
    1fa4:	b1 1d       	adc	r27, r1
    1fa6:	aa 1f       	adc	r26, r26
    1fa8:	64 9f       	mul	r22, r20
    1faa:	66 27       	eor	r22, r22
    1fac:	b0 0d       	add	r27, r0
    1fae:	a1 1d       	adc	r26, r1
    1fb0:	66 1f       	adc	r22, r22
    1fb2:	82 9f       	mul	r24, r18
    1fb4:	22 27       	eor	r18, r18
    1fb6:	b0 0d       	add	r27, r0
    1fb8:	a1 1d       	adc	r26, r1
    1fba:	62 1f       	adc	r22, r18
    1fbc:	73 9f       	mul	r23, r19
    1fbe:	b0 0d       	add	r27, r0
    1fc0:	a1 1d       	adc	r26, r1
    1fc2:	62 1f       	adc	r22, r18
    1fc4:	83 9f       	mul	r24, r19
    1fc6:	a0 0d       	add	r26, r0
    1fc8:	61 1d       	adc	r22, r1
    1fca:	22 1f       	adc	r18, r18
    1fcc:	74 9f       	mul	r23, r20
    1fce:	33 27       	eor	r19, r19
    1fd0:	a0 0d       	add	r26, r0
    1fd2:	61 1d       	adc	r22, r1
    1fd4:	23 1f       	adc	r18, r19
    1fd6:	84 9f       	mul	r24, r20
    1fd8:	60 0d       	add	r22, r0
    1fda:	21 1d       	adc	r18, r1
    1fdc:	82 2f       	mov	r24, r18
    1fde:	76 2f       	mov	r23, r22
    1fe0:	6a 2f       	mov	r22, r26
    1fe2:	11 24       	eor	r1, r1
    1fe4:	9f 57       	subi	r25, 0x7F	; 127
    1fe6:	50 40       	sbci	r21, 0x00	; 0
    1fe8:	9a f0       	brmi	.+38     	; 0x2010 <__mulsf3_pse+0x88>
    1fea:	f1 f0       	breq	.+60     	; 0x2028 <__mulsf3_pse+0xa0>
    1fec:	88 23       	and	r24, r24
    1fee:	4a f0       	brmi	.+18     	; 0x2002 <__mulsf3_pse+0x7a>
    1ff0:	ee 0f       	add	r30, r30
    1ff2:	ff 1f       	adc	r31, r31
    1ff4:	bb 1f       	adc	r27, r27
    1ff6:	66 1f       	adc	r22, r22
    1ff8:	77 1f       	adc	r23, r23
    1ffa:	88 1f       	adc	r24, r24
    1ffc:	91 50       	subi	r25, 0x01	; 1
    1ffe:	50 40       	sbci	r21, 0x00	; 0
    2000:	a9 f7       	brne	.-22     	; 0x1fec <__mulsf3_pse+0x64>
    2002:	9e 3f       	cpi	r25, 0xFE	; 254
    2004:	51 05       	cpc	r21, r1
    2006:	80 f0       	brcs	.+32     	; 0x2028 <__mulsf3_pse+0xa0>
    2008:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__fp_inf>
    200c:	0c 94 a3 0f 	jmp	0x1f46	; 0x1f46 <__fp_szero>
    2010:	5f 3f       	cpi	r21, 0xFF	; 255
    2012:	e4 f3       	brlt	.-8      	; 0x200c <__mulsf3_pse+0x84>
    2014:	98 3e       	cpi	r25, 0xE8	; 232
    2016:	d4 f3       	brlt	.-12     	; 0x200c <__mulsf3_pse+0x84>
    2018:	86 95       	lsr	r24
    201a:	77 95       	ror	r23
    201c:	67 95       	ror	r22
    201e:	b7 95       	ror	r27
    2020:	f7 95       	ror	r31
    2022:	e7 95       	ror	r30
    2024:	9f 5f       	subi	r25, 0xFF	; 255
    2026:	c1 f7       	brne	.-16     	; 0x2018 <__mulsf3_pse+0x90>
    2028:	fe 2b       	or	r31, r30
    202a:	88 0f       	add	r24, r24
    202c:	91 1d       	adc	r25, r1
    202e:	96 95       	lsr	r25
    2030:	87 95       	ror	r24
    2032:	97 f9       	bld	r25, 7
    2034:	08 95       	ret

00002036 <__fp_inf>:
    2036:	97 f9       	bld	r25, 7
    2038:	9f 67       	ori	r25, 0x7F	; 127
    203a:	80 e8       	ldi	r24, 0x80	; 128
    203c:	70 e0       	ldi	r23, 0x00	; 0
    203e:	60 e0       	ldi	r22, 0x00	; 0
    2040:	08 95       	ret

00002042 <__fp_nan>:
    2042:	9f ef       	ldi	r25, 0xFF	; 255
    2044:	80 ec       	ldi	r24, 0xC0	; 192
    2046:	08 95       	ret

00002048 <__fp_pscA>:
    2048:	00 24       	eor	r0, r0
    204a:	0a 94       	dec	r0
    204c:	16 16       	cp	r1, r22
    204e:	17 06       	cpc	r1, r23
    2050:	18 06       	cpc	r1, r24
    2052:	09 06       	cpc	r0, r25
    2054:	08 95       	ret

00002056 <__fp_pscB>:
    2056:	00 24       	eor	r0, r0
    2058:	0a 94       	dec	r0
    205a:	12 16       	cp	r1, r18
    205c:	13 06       	cpc	r1, r19
    205e:	14 06       	cpc	r1, r20
    2060:	05 06       	cpc	r0, r21
    2062:	08 95       	ret

00002064 <__fp_round>:
    2064:	09 2e       	mov	r0, r25
    2066:	03 94       	inc	r0
    2068:	00 0c       	add	r0, r0
    206a:	11 f4       	brne	.+4      	; 0x2070 <__fp_round+0xc>
    206c:	88 23       	and	r24, r24
    206e:	52 f0       	brmi	.+20     	; 0x2084 <__fp_round+0x20>
    2070:	bb 0f       	add	r27, r27
    2072:	40 f4       	brcc	.+16     	; 0x2084 <__fp_round+0x20>
    2074:	bf 2b       	or	r27, r31
    2076:	11 f4       	brne	.+4      	; 0x207c <__fp_round+0x18>
    2078:	60 ff       	sbrs	r22, 0
    207a:	04 c0       	rjmp	.+8      	; 0x2084 <__fp_round+0x20>
    207c:	6f 5f       	subi	r22, 0xFF	; 255
    207e:	7f 4f       	sbci	r23, 0xFF	; 255
    2080:	8f 4f       	sbci	r24, 0xFF	; 255
    2082:	9f 4f       	sbci	r25, 0xFF	; 255
    2084:	08 95       	ret

00002086 <sprintf>:
    2086:	ae e0       	ldi	r26, 0x0E	; 14
    2088:	b0 e0       	ldi	r27, 0x00	; 0
    208a:	e9 e4       	ldi	r30, 0x49	; 73
    208c:	f0 e1       	ldi	r31, 0x10	; 16
    208e:	0c 94 04 13 	jmp	0x2608	; 0x2608 <__prologue_saves__+0x1c>
    2092:	0d 89       	ldd	r16, Y+21	; 0x15
    2094:	1e 89       	ldd	r17, Y+22	; 0x16
    2096:	86 e0       	ldi	r24, 0x06	; 6
    2098:	8c 83       	std	Y+4, r24	; 0x04
    209a:	1a 83       	std	Y+2, r17	; 0x02
    209c:	09 83       	std	Y+1, r16	; 0x01
    209e:	8f ef       	ldi	r24, 0xFF	; 255
    20a0:	9f e7       	ldi	r25, 0x7F	; 127
    20a2:	9e 83       	std	Y+6, r25	; 0x06
    20a4:	8d 83       	std	Y+5, r24	; 0x05
    20a6:	ae 01       	movw	r20, r28
    20a8:	47 5e       	subi	r20, 0xE7	; 231
    20aa:	5f 4f       	sbci	r21, 0xFF	; 255
    20ac:	6f 89       	ldd	r22, Y+23	; 0x17
    20ae:	78 8d       	ldd	r23, Y+24	; 0x18
    20b0:	ce 01       	movw	r24, r28
    20b2:	01 96       	adiw	r24, 0x01	; 1
    20b4:	0e 94 65 10 	call	0x20ca	; 0x20ca <vfprintf>
    20b8:	ef 81       	ldd	r30, Y+7	; 0x07
    20ba:	f8 85       	ldd	r31, Y+8	; 0x08
    20bc:	e0 0f       	add	r30, r16
    20be:	f1 1f       	adc	r31, r17
    20c0:	10 82       	st	Z, r1
    20c2:	2e 96       	adiw	r28, 0x0e	; 14
    20c4:	e4 e0       	ldi	r30, 0x04	; 4
    20c6:	0c 94 20 13 	jmp	0x2640	; 0x2640 <__epilogue_restores__+0x1c>

000020ca <vfprintf>:
    20ca:	ab e0       	ldi	r26, 0x0B	; 11
    20cc:	b0 e0       	ldi	r27, 0x00	; 0
    20ce:	eb e6       	ldi	r30, 0x6B	; 107
    20d0:	f0 e1       	ldi	r31, 0x10	; 16
    20d2:	0c 94 f6 12 	jmp	0x25ec	; 0x25ec <__prologue_saves__>
    20d6:	6c 01       	movw	r12, r24
    20d8:	7b 01       	movw	r14, r22
    20da:	8a 01       	movw	r16, r20
    20dc:	fc 01       	movw	r30, r24
    20de:	17 82       	std	Z+7, r1	; 0x07
    20e0:	16 82       	std	Z+6, r1	; 0x06
    20e2:	83 81       	ldd	r24, Z+3	; 0x03
    20e4:	81 ff       	sbrs	r24, 1
    20e6:	cc c1       	rjmp	.+920    	; 0x2480 <vfprintf+0x3b6>
    20e8:	ce 01       	movw	r24, r28
    20ea:	01 96       	adiw	r24, 0x01	; 1
    20ec:	3c 01       	movw	r6, r24
    20ee:	f6 01       	movw	r30, r12
    20f0:	93 81       	ldd	r25, Z+3	; 0x03
    20f2:	f7 01       	movw	r30, r14
    20f4:	93 fd       	sbrc	r25, 3
    20f6:	85 91       	lpm	r24, Z+
    20f8:	93 ff       	sbrs	r25, 3
    20fa:	81 91       	ld	r24, Z+
    20fc:	7f 01       	movw	r14, r30
    20fe:	88 23       	and	r24, r24
    2100:	09 f4       	brne	.+2      	; 0x2104 <vfprintf+0x3a>
    2102:	ba c1       	rjmp	.+884    	; 0x2478 <vfprintf+0x3ae>
    2104:	85 32       	cpi	r24, 0x25	; 37
    2106:	39 f4       	brne	.+14     	; 0x2116 <vfprintf+0x4c>
    2108:	93 fd       	sbrc	r25, 3
    210a:	85 91       	lpm	r24, Z+
    210c:	93 ff       	sbrs	r25, 3
    210e:	81 91       	ld	r24, Z+
    2110:	7f 01       	movw	r14, r30
    2112:	85 32       	cpi	r24, 0x25	; 37
    2114:	29 f4       	brne	.+10     	; 0x2120 <vfprintf+0x56>
    2116:	b6 01       	movw	r22, r12
    2118:	90 e0       	ldi	r25, 0x00	; 0
    211a:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    211e:	e7 cf       	rjmp	.-50     	; 0x20ee <vfprintf+0x24>
    2120:	91 2c       	mov	r9, r1
    2122:	21 2c       	mov	r2, r1
    2124:	31 2c       	mov	r3, r1
    2126:	ff e1       	ldi	r31, 0x1F	; 31
    2128:	f3 15       	cp	r31, r3
    212a:	d8 f0       	brcs	.+54     	; 0x2162 <vfprintf+0x98>
    212c:	8b 32       	cpi	r24, 0x2B	; 43
    212e:	79 f0       	breq	.+30     	; 0x214e <vfprintf+0x84>
    2130:	38 f4       	brcc	.+14     	; 0x2140 <vfprintf+0x76>
    2132:	80 32       	cpi	r24, 0x20	; 32
    2134:	79 f0       	breq	.+30     	; 0x2154 <vfprintf+0x8a>
    2136:	83 32       	cpi	r24, 0x23	; 35
    2138:	a1 f4       	brne	.+40     	; 0x2162 <vfprintf+0x98>
    213a:	23 2d       	mov	r18, r3
    213c:	20 61       	ori	r18, 0x10	; 16
    213e:	1d c0       	rjmp	.+58     	; 0x217a <vfprintf+0xb0>
    2140:	8d 32       	cpi	r24, 0x2D	; 45
    2142:	61 f0       	breq	.+24     	; 0x215c <vfprintf+0x92>
    2144:	80 33       	cpi	r24, 0x30	; 48
    2146:	69 f4       	brne	.+26     	; 0x2162 <vfprintf+0x98>
    2148:	23 2d       	mov	r18, r3
    214a:	21 60       	ori	r18, 0x01	; 1
    214c:	16 c0       	rjmp	.+44     	; 0x217a <vfprintf+0xb0>
    214e:	83 2d       	mov	r24, r3
    2150:	82 60       	ori	r24, 0x02	; 2
    2152:	38 2e       	mov	r3, r24
    2154:	e3 2d       	mov	r30, r3
    2156:	e4 60       	ori	r30, 0x04	; 4
    2158:	3e 2e       	mov	r3, r30
    215a:	2a c0       	rjmp	.+84     	; 0x21b0 <vfprintf+0xe6>
    215c:	f3 2d       	mov	r31, r3
    215e:	f8 60       	ori	r31, 0x08	; 8
    2160:	1d c0       	rjmp	.+58     	; 0x219c <vfprintf+0xd2>
    2162:	37 fc       	sbrc	r3, 7
    2164:	2d c0       	rjmp	.+90     	; 0x21c0 <vfprintf+0xf6>
    2166:	20 ed       	ldi	r18, 0xD0	; 208
    2168:	28 0f       	add	r18, r24
    216a:	2a 30       	cpi	r18, 0x0A	; 10
    216c:	40 f0       	brcs	.+16     	; 0x217e <vfprintf+0xb4>
    216e:	8e 32       	cpi	r24, 0x2E	; 46
    2170:	b9 f4       	brne	.+46     	; 0x21a0 <vfprintf+0xd6>
    2172:	36 fc       	sbrc	r3, 6
    2174:	81 c1       	rjmp	.+770    	; 0x2478 <vfprintf+0x3ae>
    2176:	23 2d       	mov	r18, r3
    2178:	20 64       	ori	r18, 0x40	; 64
    217a:	32 2e       	mov	r3, r18
    217c:	19 c0       	rjmp	.+50     	; 0x21b0 <vfprintf+0xe6>
    217e:	36 fe       	sbrs	r3, 6
    2180:	06 c0       	rjmp	.+12     	; 0x218e <vfprintf+0xc4>
    2182:	8a e0       	ldi	r24, 0x0A	; 10
    2184:	98 9e       	mul	r9, r24
    2186:	20 0d       	add	r18, r0
    2188:	11 24       	eor	r1, r1
    218a:	92 2e       	mov	r9, r18
    218c:	11 c0       	rjmp	.+34     	; 0x21b0 <vfprintf+0xe6>
    218e:	ea e0       	ldi	r30, 0x0A	; 10
    2190:	2e 9e       	mul	r2, r30
    2192:	20 0d       	add	r18, r0
    2194:	11 24       	eor	r1, r1
    2196:	22 2e       	mov	r2, r18
    2198:	f3 2d       	mov	r31, r3
    219a:	f0 62       	ori	r31, 0x20	; 32
    219c:	3f 2e       	mov	r3, r31
    219e:	08 c0       	rjmp	.+16     	; 0x21b0 <vfprintf+0xe6>
    21a0:	8c 36       	cpi	r24, 0x6C	; 108
    21a2:	21 f4       	brne	.+8      	; 0x21ac <vfprintf+0xe2>
    21a4:	83 2d       	mov	r24, r3
    21a6:	80 68       	ori	r24, 0x80	; 128
    21a8:	38 2e       	mov	r3, r24
    21aa:	02 c0       	rjmp	.+4      	; 0x21b0 <vfprintf+0xe6>
    21ac:	88 36       	cpi	r24, 0x68	; 104
    21ae:	41 f4       	brne	.+16     	; 0x21c0 <vfprintf+0xf6>
    21b0:	f7 01       	movw	r30, r14
    21b2:	93 fd       	sbrc	r25, 3
    21b4:	85 91       	lpm	r24, Z+
    21b6:	93 ff       	sbrs	r25, 3
    21b8:	81 91       	ld	r24, Z+
    21ba:	7f 01       	movw	r14, r30
    21bc:	81 11       	cpse	r24, r1
    21be:	b3 cf       	rjmp	.-154    	; 0x2126 <vfprintf+0x5c>
    21c0:	98 2f       	mov	r25, r24
    21c2:	9f 7d       	andi	r25, 0xDF	; 223
    21c4:	95 54       	subi	r25, 0x45	; 69
    21c6:	93 30       	cpi	r25, 0x03	; 3
    21c8:	28 f4       	brcc	.+10     	; 0x21d4 <vfprintf+0x10a>
    21ca:	0c 5f       	subi	r16, 0xFC	; 252
    21cc:	1f 4f       	sbci	r17, 0xFF	; 255
    21ce:	9f e3       	ldi	r25, 0x3F	; 63
    21d0:	99 83       	std	Y+1, r25	; 0x01
    21d2:	0d c0       	rjmp	.+26     	; 0x21ee <vfprintf+0x124>
    21d4:	83 36       	cpi	r24, 0x63	; 99
    21d6:	31 f0       	breq	.+12     	; 0x21e4 <vfprintf+0x11a>
    21d8:	83 37       	cpi	r24, 0x73	; 115
    21da:	71 f0       	breq	.+28     	; 0x21f8 <vfprintf+0x12e>
    21dc:	83 35       	cpi	r24, 0x53	; 83
    21de:	09 f0       	breq	.+2      	; 0x21e2 <vfprintf+0x118>
    21e0:	59 c0       	rjmp	.+178    	; 0x2294 <vfprintf+0x1ca>
    21e2:	21 c0       	rjmp	.+66     	; 0x2226 <vfprintf+0x15c>
    21e4:	f8 01       	movw	r30, r16
    21e6:	80 81       	ld	r24, Z
    21e8:	89 83       	std	Y+1, r24	; 0x01
    21ea:	0e 5f       	subi	r16, 0xFE	; 254
    21ec:	1f 4f       	sbci	r17, 0xFF	; 255
    21ee:	88 24       	eor	r8, r8
    21f0:	83 94       	inc	r8
    21f2:	91 2c       	mov	r9, r1
    21f4:	53 01       	movw	r10, r6
    21f6:	13 c0       	rjmp	.+38     	; 0x221e <vfprintf+0x154>
    21f8:	28 01       	movw	r4, r16
    21fa:	f2 e0       	ldi	r31, 0x02	; 2
    21fc:	4f 0e       	add	r4, r31
    21fe:	51 1c       	adc	r5, r1
    2200:	f8 01       	movw	r30, r16
    2202:	a0 80       	ld	r10, Z
    2204:	b1 80       	ldd	r11, Z+1	; 0x01
    2206:	36 fe       	sbrs	r3, 6
    2208:	03 c0       	rjmp	.+6      	; 0x2210 <vfprintf+0x146>
    220a:	69 2d       	mov	r22, r9
    220c:	70 e0       	ldi	r23, 0x00	; 0
    220e:	02 c0       	rjmp	.+4      	; 0x2214 <vfprintf+0x14a>
    2210:	6f ef       	ldi	r22, 0xFF	; 255
    2212:	7f ef       	ldi	r23, 0xFF	; 255
    2214:	c5 01       	movw	r24, r10
    2216:	0e 94 51 12 	call	0x24a2	; 0x24a2 <strnlen>
    221a:	4c 01       	movw	r8, r24
    221c:	82 01       	movw	r16, r4
    221e:	f3 2d       	mov	r31, r3
    2220:	ff 77       	andi	r31, 0x7F	; 127
    2222:	3f 2e       	mov	r3, r31
    2224:	16 c0       	rjmp	.+44     	; 0x2252 <vfprintf+0x188>
    2226:	28 01       	movw	r4, r16
    2228:	22 e0       	ldi	r18, 0x02	; 2
    222a:	42 0e       	add	r4, r18
    222c:	51 1c       	adc	r5, r1
    222e:	f8 01       	movw	r30, r16
    2230:	a0 80       	ld	r10, Z
    2232:	b1 80       	ldd	r11, Z+1	; 0x01
    2234:	36 fe       	sbrs	r3, 6
    2236:	03 c0       	rjmp	.+6      	; 0x223e <vfprintf+0x174>
    2238:	69 2d       	mov	r22, r9
    223a:	70 e0       	ldi	r23, 0x00	; 0
    223c:	02 c0       	rjmp	.+4      	; 0x2242 <vfprintf+0x178>
    223e:	6f ef       	ldi	r22, 0xFF	; 255
    2240:	7f ef       	ldi	r23, 0xFF	; 255
    2242:	c5 01       	movw	r24, r10
    2244:	0e 94 46 12 	call	0x248c	; 0x248c <strnlen_P>
    2248:	4c 01       	movw	r8, r24
    224a:	f3 2d       	mov	r31, r3
    224c:	f0 68       	ori	r31, 0x80	; 128
    224e:	3f 2e       	mov	r3, r31
    2250:	82 01       	movw	r16, r4
    2252:	33 fc       	sbrc	r3, 3
    2254:	1b c0       	rjmp	.+54     	; 0x228c <vfprintf+0x1c2>
    2256:	82 2d       	mov	r24, r2
    2258:	90 e0       	ldi	r25, 0x00	; 0
    225a:	88 16       	cp	r8, r24
    225c:	99 06       	cpc	r9, r25
    225e:	b0 f4       	brcc	.+44     	; 0x228c <vfprintf+0x1c2>
    2260:	b6 01       	movw	r22, r12
    2262:	80 e2       	ldi	r24, 0x20	; 32
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    226a:	2a 94       	dec	r2
    226c:	f4 cf       	rjmp	.-24     	; 0x2256 <vfprintf+0x18c>
    226e:	f5 01       	movw	r30, r10
    2270:	37 fc       	sbrc	r3, 7
    2272:	85 91       	lpm	r24, Z+
    2274:	37 fe       	sbrs	r3, 7
    2276:	81 91       	ld	r24, Z+
    2278:	5f 01       	movw	r10, r30
    227a:	b6 01       	movw	r22, r12
    227c:	90 e0       	ldi	r25, 0x00	; 0
    227e:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    2282:	21 10       	cpse	r2, r1
    2284:	2a 94       	dec	r2
    2286:	21 e0       	ldi	r18, 0x01	; 1
    2288:	82 1a       	sub	r8, r18
    228a:	91 08       	sbc	r9, r1
    228c:	81 14       	cp	r8, r1
    228e:	91 04       	cpc	r9, r1
    2290:	71 f7       	brne	.-36     	; 0x226e <vfprintf+0x1a4>
    2292:	e8 c0       	rjmp	.+464    	; 0x2464 <vfprintf+0x39a>
    2294:	84 36       	cpi	r24, 0x64	; 100
    2296:	11 f0       	breq	.+4      	; 0x229c <vfprintf+0x1d2>
    2298:	89 36       	cpi	r24, 0x69	; 105
    229a:	41 f5       	brne	.+80     	; 0x22ec <vfprintf+0x222>
    229c:	f8 01       	movw	r30, r16
    229e:	37 fe       	sbrs	r3, 7
    22a0:	07 c0       	rjmp	.+14     	; 0x22b0 <vfprintf+0x1e6>
    22a2:	60 81       	ld	r22, Z
    22a4:	71 81       	ldd	r23, Z+1	; 0x01
    22a6:	82 81       	ldd	r24, Z+2	; 0x02
    22a8:	93 81       	ldd	r25, Z+3	; 0x03
    22aa:	0c 5f       	subi	r16, 0xFC	; 252
    22ac:	1f 4f       	sbci	r17, 0xFF	; 255
    22ae:	08 c0       	rjmp	.+16     	; 0x22c0 <vfprintf+0x1f6>
    22b0:	60 81       	ld	r22, Z
    22b2:	71 81       	ldd	r23, Z+1	; 0x01
    22b4:	07 2e       	mov	r0, r23
    22b6:	00 0c       	add	r0, r0
    22b8:	88 0b       	sbc	r24, r24
    22ba:	99 0b       	sbc	r25, r25
    22bc:	0e 5f       	subi	r16, 0xFE	; 254
    22be:	1f 4f       	sbci	r17, 0xFF	; 255
    22c0:	f3 2d       	mov	r31, r3
    22c2:	ff 76       	andi	r31, 0x6F	; 111
    22c4:	3f 2e       	mov	r3, r31
    22c6:	97 ff       	sbrs	r25, 7
    22c8:	09 c0       	rjmp	.+18     	; 0x22dc <vfprintf+0x212>
    22ca:	90 95       	com	r25
    22cc:	80 95       	com	r24
    22ce:	70 95       	com	r23
    22d0:	61 95       	neg	r22
    22d2:	7f 4f       	sbci	r23, 0xFF	; 255
    22d4:	8f 4f       	sbci	r24, 0xFF	; 255
    22d6:	9f 4f       	sbci	r25, 0xFF	; 255
    22d8:	f0 68       	ori	r31, 0x80	; 128
    22da:	3f 2e       	mov	r3, r31
    22dc:	2a e0       	ldi	r18, 0x0A	; 10
    22de:	30 e0       	ldi	r19, 0x00	; 0
    22e0:	a3 01       	movw	r20, r6
    22e2:	0e 94 98 12 	call	0x2530	; 0x2530 <__ultoa_invert>
    22e6:	88 2e       	mov	r8, r24
    22e8:	86 18       	sub	r8, r6
    22ea:	45 c0       	rjmp	.+138    	; 0x2376 <vfprintf+0x2ac>
    22ec:	85 37       	cpi	r24, 0x75	; 117
    22ee:	31 f4       	brne	.+12     	; 0x22fc <vfprintf+0x232>
    22f0:	23 2d       	mov	r18, r3
    22f2:	2f 7e       	andi	r18, 0xEF	; 239
    22f4:	b2 2e       	mov	r11, r18
    22f6:	2a e0       	ldi	r18, 0x0A	; 10
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	25 c0       	rjmp	.+74     	; 0x2346 <vfprintf+0x27c>
    22fc:	93 2d       	mov	r25, r3
    22fe:	99 7f       	andi	r25, 0xF9	; 249
    2300:	b9 2e       	mov	r11, r25
    2302:	8f 36       	cpi	r24, 0x6F	; 111
    2304:	c1 f0       	breq	.+48     	; 0x2336 <vfprintf+0x26c>
    2306:	18 f4       	brcc	.+6      	; 0x230e <vfprintf+0x244>
    2308:	88 35       	cpi	r24, 0x58	; 88
    230a:	79 f0       	breq	.+30     	; 0x232a <vfprintf+0x260>
    230c:	b5 c0       	rjmp	.+362    	; 0x2478 <vfprintf+0x3ae>
    230e:	80 37       	cpi	r24, 0x70	; 112
    2310:	19 f0       	breq	.+6      	; 0x2318 <vfprintf+0x24e>
    2312:	88 37       	cpi	r24, 0x78	; 120
    2314:	21 f0       	breq	.+8      	; 0x231e <vfprintf+0x254>
    2316:	b0 c0       	rjmp	.+352    	; 0x2478 <vfprintf+0x3ae>
    2318:	e9 2f       	mov	r30, r25
    231a:	e0 61       	ori	r30, 0x10	; 16
    231c:	be 2e       	mov	r11, r30
    231e:	b4 fe       	sbrs	r11, 4
    2320:	0d c0       	rjmp	.+26     	; 0x233c <vfprintf+0x272>
    2322:	fb 2d       	mov	r31, r11
    2324:	f4 60       	ori	r31, 0x04	; 4
    2326:	bf 2e       	mov	r11, r31
    2328:	09 c0       	rjmp	.+18     	; 0x233c <vfprintf+0x272>
    232a:	34 fe       	sbrs	r3, 4
    232c:	0a c0       	rjmp	.+20     	; 0x2342 <vfprintf+0x278>
    232e:	29 2f       	mov	r18, r25
    2330:	26 60       	ori	r18, 0x06	; 6
    2332:	b2 2e       	mov	r11, r18
    2334:	06 c0       	rjmp	.+12     	; 0x2342 <vfprintf+0x278>
    2336:	28 e0       	ldi	r18, 0x08	; 8
    2338:	30 e0       	ldi	r19, 0x00	; 0
    233a:	05 c0       	rjmp	.+10     	; 0x2346 <vfprintf+0x27c>
    233c:	20 e1       	ldi	r18, 0x10	; 16
    233e:	30 e0       	ldi	r19, 0x00	; 0
    2340:	02 c0       	rjmp	.+4      	; 0x2346 <vfprintf+0x27c>
    2342:	20 e1       	ldi	r18, 0x10	; 16
    2344:	32 e0       	ldi	r19, 0x02	; 2
    2346:	f8 01       	movw	r30, r16
    2348:	b7 fe       	sbrs	r11, 7
    234a:	07 c0       	rjmp	.+14     	; 0x235a <vfprintf+0x290>
    234c:	60 81       	ld	r22, Z
    234e:	71 81       	ldd	r23, Z+1	; 0x01
    2350:	82 81       	ldd	r24, Z+2	; 0x02
    2352:	93 81       	ldd	r25, Z+3	; 0x03
    2354:	0c 5f       	subi	r16, 0xFC	; 252
    2356:	1f 4f       	sbci	r17, 0xFF	; 255
    2358:	06 c0       	rjmp	.+12     	; 0x2366 <vfprintf+0x29c>
    235a:	60 81       	ld	r22, Z
    235c:	71 81       	ldd	r23, Z+1	; 0x01
    235e:	80 e0       	ldi	r24, 0x00	; 0
    2360:	90 e0       	ldi	r25, 0x00	; 0
    2362:	0e 5f       	subi	r16, 0xFE	; 254
    2364:	1f 4f       	sbci	r17, 0xFF	; 255
    2366:	a3 01       	movw	r20, r6
    2368:	0e 94 98 12 	call	0x2530	; 0x2530 <__ultoa_invert>
    236c:	88 2e       	mov	r8, r24
    236e:	86 18       	sub	r8, r6
    2370:	fb 2d       	mov	r31, r11
    2372:	ff 77       	andi	r31, 0x7F	; 127
    2374:	3f 2e       	mov	r3, r31
    2376:	36 fe       	sbrs	r3, 6
    2378:	0d c0       	rjmp	.+26     	; 0x2394 <vfprintf+0x2ca>
    237a:	23 2d       	mov	r18, r3
    237c:	2e 7f       	andi	r18, 0xFE	; 254
    237e:	a2 2e       	mov	r10, r18
    2380:	89 14       	cp	r8, r9
    2382:	58 f4       	brcc	.+22     	; 0x239a <vfprintf+0x2d0>
    2384:	34 fe       	sbrs	r3, 4
    2386:	0b c0       	rjmp	.+22     	; 0x239e <vfprintf+0x2d4>
    2388:	32 fc       	sbrc	r3, 2
    238a:	09 c0       	rjmp	.+18     	; 0x239e <vfprintf+0x2d4>
    238c:	83 2d       	mov	r24, r3
    238e:	8e 7e       	andi	r24, 0xEE	; 238
    2390:	a8 2e       	mov	r10, r24
    2392:	05 c0       	rjmp	.+10     	; 0x239e <vfprintf+0x2d4>
    2394:	b8 2c       	mov	r11, r8
    2396:	a3 2c       	mov	r10, r3
    2398:	03 c0       	rjmp	.+6      	; 0x23a0 <vfprintf+0x2d6>
    239a:	b8 2c       	mov	r11, r8
    239c:	01 c0       	rjmp	.+2      	; 0x23a0 <vfprintf+0x2d6>
    239e:	b9 2c       	mov	r11, r9
    23a0:	a4 fe       	sbrs	r10, 4
    23a2:	0f c0       	rjmp	.+30     	; 0x23c2 <vfprintf+0x2f8>
    23a4:	fe 01       	movw	r30, r28
    23a6:	e8 0d       	add	r30, r8
    23a8:	f1 1d       	adc	r31, r1
    23aa:	80 81       	ld	r24, Z
    23ac:	80 33       	cpi	r24, 0x30	; 48
    23ae:	21 f4       	brne	.+8      	; 0x23b8 <vfprintf+0x2ee>
    23b0:	9a 2d       	mov	r25, r10
    23b2:	99 7e       	andi	r25, 0xE9	; 233
    23b4:	a9 2e       	mov	r10, r25
    23b6:	09 c0       	rjmp	.+18     	; 0x23ca <vfprintf+0x300>
    23b8:	a2 fe       	sbrs	r10, 2
    23ba:	06 c0       	rjmp	.+12     	; 0x23c8 <vfprintf+0x2fe>
    23bc:	b3 94       	inc	r11
    23be:	b3 94       	inc	r11
    23c0:	04 c0       	rjmp	.+8      	; 0x23ca <vfprintf+0x300>
    23c2:	8a 2d       	mov	r24, r10
    23c4:	86 78       	andi	r24, 0x86	; 134
    23c6:	09 f0       	breq	.+2      	; 0x23ca <vfprintf+0x300>
    23c8:	b3 94       	inc	r11
    23ca:	a3 fc       	sbrc	r10, 3
    23cc:	11 c0       	rjmp	.+34     	; 0x23f0 <vfprintf+0x326>
    23ce:	a0 fe       	sbrs	r10, 0
    23d0:	06 c0       	rjmp	.+12     	; 0x23de <vfprintf+0x314>
    23d2:	b2 14       	cp	r11, r2
    23d4:	88 f4       	brcc	.+34     	; 0x23f8 <vfprintf+0x32e>
    23d6:	28 0c       	add	r2, r8
    23d8:	92 2c       	mov	r9, r2
    23da:	9b 18       	sub	r9, r11
    23dc:	0e c0       	rjmp	.+28     	; 0x23fa <vfprintf+0x330>
    23de:	b2 14       	cp	r11, r2
    23e0:	60 f4       	brcc	.+24     	; 0x23fa <vfprintf+0x330>
    23e2:	b6 01       	movw	r22, r12
    23e4:	80 e2       	ldi	r24, 0x20	; 32
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    23ec:	b3 94       	inc	r11
    23ee:	f7 cf       	rjmp	.-18     	; 0x23de <vfprintf+0x314>
    23f0:	b2 14       	cp	r11, r2
    23f2:	18 f4       	brcc	.+6      	; 0x23fa <vfprintf+0x330>
    23f4:	2b 18       	sub	r2, r11
    23f6:	02 c0       	rjmp	.+4      	; 0x23fc <vfprintf+0x332>
    23f8:	98 2c       	mov	r9, r8
    23fa:	21 2c       	mov	r2, r1
    23fc:	a4 fe       	sbrs	r10, 4
    23fe:	10 c0       	rjmp	.+32     	; 0x2420 <vfprintf+0x356>
    2400:	b6 01       	movw	r22, r12
    2402:	80 e3       	ldi	r24, 0x30	; 48
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    240a:	a2 fe       	sbrs	r10, 2
    240c:	17 c0       	rjmp	.+46     	; 0x243c <vfprintf+0x372>
    240e:	a1 fc       	sbrc	r10, 1
    2410:	03 c0       	rjmp	.+6      	; 0x2418 <vfprintf+0x34e>
    2412:	88 e7       	ldi	r24, 0x78	; 120
    2414:	90 e0       	ldi	r25, 0x00	; 0
    2416:	02 c0       	rjmp	.+4      	; 0x241c <vfprintf+0x352>
    2418:	88 e5       	ldi	r24, 0x58	; 88
    241a:	90 e0       	ldi	r25, 0x00	; 0
    241c:	b6 01       	movw	r22, r12
    241e:	0c c0       	rjmp	.+24     	; 0x2438 <vfprintf+0x36e>
    2420:	8a 2d       	mov	r24, r10
    2422:	86 78       	andi	r24, 0x86	; 134
    2424:	59 f0       	breq	.+22     	; 0x243c <vfprintf+0x372>
    2426:	a1 fe       	sbrs	r10, 1
    2428:	02 c0       	rjmp	.+4      	; 0x242e <vfprintf+0x364>
    242a:	8b e2       	ldi	r24, 0x2B	; 43
    242c:	01 c0       	rjmp	.+2      	; 0x2430 <vfprintf+0x366>
    242e:	80 e2       	ldi	r24, 0x20	; 32
    2430:	a7 fc       	sbrc	r10, 7
    2432:	8d e2       	ldi	r24, 0x2D	; 45
    2434:	b6 01       	movw	r22, r12
    2436:	90 e0       	ldi	r25, 0x00	; 0
    2438:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    243c:	89 14       	cp	r8, r9
    243e:	38 f4       	brcc	.+14     	; 0x244e <vfprintf+0x384>
    2440:	b6 01       	movw	r22, r12
    2442:	80 e3       	ldi	r24, 0x30	; 48
    2444:	90 e0       	ldi	r25, 0x00	; 0
    2446:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    244a:	9a 94       	dec	r9
    244c:	f7 cf       	rjmp	.-18     	; 0x243c <vfprintf+0x372>
    244e:	8a 94       	dec	r8
    2450:	f3 01       	movw	r30, r6
    2452:	e8 0d       	add	r30, r8
    2454:	f1 1d       	adc	r31, r1
    2456:	80 81       	ld	r24, Z
    2458:	b6 01       	movw	r22, r12
    245a:	90 e0       	ldi	r25, 0x00	; 0
    245c:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    2460:	81 10       	cpse	r8, r1
    2462:	f5 cf       	rjmp	.-22     	; 0x244e <vfprintf+0x384>
    2464:	22 20       	and	r2, r2
    2466:	09 f4       	brne	.+2      	; 0x246a <vfprintf+0x3a0>
    2468:	42 ce       	rjmp	.-892    	; 0x20ee <vfprintf+0x24>
    246a:	b6 01       	movw	r22, r12
    246c:	80 e2       	ldi	r24, 0x20	; 32
    246e:	90 e0       	ldi	r25, 0x00	; 0
    2470:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fputc>
    2474:	2a 94       	dec	r2
    2476:	f6 cf       	rjmp	.-20     	; 0x2464 <vfprintf+0x39a>
    2478:	f6 01       	movw	r30, r12
    247a:	86 81       	ldd	r24, Z+6	; 0x06
    247c:	97 81       	ldd	r25, Z+7	; 0x07
    247e:	02 c0       	rjmp	.+4      	; 0x2484 <vfprintf+0x3ba>
    2480:	8f ef       	ldi	r24, 0xFF	; 255
    2482:	9f ef       	ldi	r25, 0xFF	; 255
    2484:	2b 96       	adiw	r28, 0x0b	; 11
    2486:	e2 e1       	ldi	r30, 0x12	; 18
    2488:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__epilogue_restores__>

0000248c <strnlen_P>:
    248c:	fc 01       	movw	r30, r24
    248e:	05 90       	lpm	r0, Z+
    2490:	61 50       	subi	r22, 0x01	; 1
    2492:	70 40       	sbci	r23, 0x00	; 0
    2494:	01 10       	cpse	r0, r1
    2496:	d8 f7       	brcc	.-10     	; 0x248e <strnlen_P+0x2>
    2498:	80 95       	com	r24
    249a:	90 95       	com	r25
    249c:	8e 0f       	add	r24, r30
    249e:	9f 1f       	adc	r25, r31
    24a0:	08 95       	ret

000024a2 <strnlen>:
    24a2:	fc 01       	movw	r30, r24
    24a4:	61 50       	subi	r22, 0x01	; 1
    24a6:	70 40       	sbci	r23, 0x00	; 0
    24a8:	01 90       	ld	r0, Z+
    24aa:	01 10       	cpse	r0, r1
    24ac:	d8 f7       	brcc	.-10     	; 0x24a4 <strnlen+0x2>
    24ae:	80 95       	com	r24
    24b0:	90 95       	com	r25
    24b2:	8e 0f       	add	r24, r30
    24b4:	9f 1f       	adc	r25, r31
    24b6:	08 95       	ret

000024b8 <fputc>:
    24b8:	0f 93       	push	r16
    24ba:	1f 93       	push	r17
    24bc:	cf 93       	push	r28
    24be:	df 93       	push	r29
    24c0:	fb 01       	movw	r30, r22
    24c2:	23 81       	ldd	r18, Z+3	; 0x03
    24c4:	21 fd       	sbrc	r18, 1
    24c6:	03 c0       	rjmp	.+6      	; 0x24ce <fputc+0x16>
    24c8:	8f ef       	ldi	r24, 0xFF	; 255
    24ca:	9f ef       	ldi	r25, 0xFF	; 255
    24cc:	2c c0       	rjmp	.+88     	; 0x2526 <fputc+0x6e>
    24ce:	22 ff       	sbrs	r18, 2
    24d0:	16 c0       	rjmp	.+44     	; 0x24fe <fputc+0x46>
    24d2:	46 81       	ldd	r20, Z+6	; 0x06
    24d4:	57 81       	ldd	r21, Z+7	; 0x07
    24d6:	24 81       	ldd	r18, Z+4	; 0x04
    24d8:	35 81       	ldd	r19, Z+5	; 0x05
    24da:	42 17       	cp	r20, r18
    24dc:	53 07       	cpc	r21, r19
    24de:	44 f4       	brge	.+16     	; 0x24f0 <fputc+0x38>
    24e0:	a0 81       	ld	r26, Z
    24e2:	b1 81       	ldd	r27, Z+1	; 0x01
    24e4:	9d 01       	movw	r18, r26
    24e6:	2f 5f       	subi	r18, 0xFF	; 255
    24e8:	3f 4f       	sbci	r19, 0xFF	; 255
    24ea:	31 83       	std	Z+1, r19	; 0x01
    24ec:	20 83       	st	Z, r18
    24ee:	8c 93       	st	X, r24
    24f0:	26 81       	ldd	r18, Z+6	; 0x06
    24f2:	37 81       	ldd	r19, Z+7	; 0x07
    24f4:	2f 5f       	subi	r18, 0xFF	; 255
    24f6:	3f 4f       	sbci	r19, 0xFF	; 255
    24f8:	37 83       	std	Z+7, r19	; 0x07
    24fa:	26 83       	std	Z+6, r18	; 0x06
    24fc:	14 c0       	rjmp	.+40     	; 0x2526 <fputc+0x6e>
    24fe:	8b 01       	movw	r16, r22
    2500:	ec 01       	movw	r28, r24
    2502:	fb 01       	movw	r30, r22
    2504:	00 84       	ldd	r0, Z+8	; 0x08
    2506:	f1 85       	ldd	r31, Z+9	; 0x09
    2508:	e0 2d       	mov	r30, r0
    250a:	09 95       	icall
    250c:	89 2b       	or	r24, r25
    250e:	e1 f6       	brne	.-72     	; 0x24c8 <fputc+0x10>
    2510:	d8 01       	movw	r26, r16
    2512:	16 96       	adiw	r26, 0x06	; 6
    2514:	8d 91       	ld	r24, X+
    2516:	9c 91       	ld	r25, X
    2518:	17 97       	sbiw	r26, 0x07	; 7
    251a:	01 96       	adiw	r24, 0x01	; 1
    251c:	17 96       	adiw	r26, 0x07	; 7
    251e:	9c 93       	st	X, r25
    2520:	8e 93       	st	-X, r24
    2522:	16 97       	sbiw	r26, 0x06	; 6
    2524:	ce 01       	movw	r24, r28
    2526:	df 91       	pop	r29
    2528:	cf 91       	pop	r28
    252a:	1f 91       	pop	r17
    252c:	0f 91       	pop	r16
    252e:	08 95       	ret

00002530 <__ultoa_invert>:
    2530:	fa 01       	movw	r30, r20
    2532:	aa 27       	eor	r26, r26
    2534:	28 30       	cpi	r18, 0x08	; 8
    2536:	51 f1       	breq	.+84     	; 0x258c <__ultoa_invert+0x5c>
    2538:	20 31       	cpi	r18, 0x10	; 16
    253a:	81 f1       	breq	.+96     	; 0x259c <__ultoa_invert+0x6c>
    253c:	e8 94       	clt
    253e:	6f 93       	push	r22
    2540:	6e 7f       	andi	r22, 0xFE	; 254
    2542:	6e 5f       	subi	r22, 0xFE	; 254
    2544:	7f 4f       	sbci	r23, 0xFF	; 255
    2546:	8f 4f       	sbci	r24, 0xFF	; 255
    2548:	9f 4f       	sbci	r25, 0xFF	; 255
    254a:	af 4f       	sbci	r26, 0xFF	; 255
    254c:	b1 e0       	ldi	r27, 0x01	; 1
    254e:	3e d0       	rcall	.+124    	; 0x25cc <__ultoa_invert+0x9c>
    2550:	b4 e0       	ldi	r27, 0x04	; 4
    2552:	3c d0       	rcall	.+120    	; 0x25cc <__ultoa_invert+0x9c>
    2554:	67 0f       	add	r22, r23
    2556:	78 1f       	adc	r23, r24
    2558:	89 1f       	adc	r24, r25
    255a:	9a 1f       	adc	r25, r26
    255c:	a1 1d       	adc	r26, r1
    255e:	68 0f       	add	r22, r24
    2560:	79 1f       	adc	r23, r25
    2562:	8a 1f       	adc	r24, r26
    2564:	91 1d       	adc	r25, r1
    2566:	a1 1d       	adc	r26, r1
    2568:	6a 0f       	add	r22, r26
    256a:	71 1d       	adc	r23, r1
    256c:	81 1d       	adc	r24, r1
    256e:	91 1d       	adc	r25, r1
    2570:	a1 1d       	adc	r26, r1
    2572:	20 d0       	rcall	.+64     	; 0x25b4 <__ultoa_invert+0x84>
    2574:	09 f4       	brne	.+2      	; 0x2578 <__ultoa_invert+0x48>
    2576:	68 94       	set
    2578:	3f 91       	pop	r19
    257a:	2a e0       	ldi	r18, 0x0A	; 10
    257c:	26 9f       	mul	r18, r22
    257e:	11 24       	eor	r1, r1
    2580:	30 19       	sub	r19, r0
    2582:	30 5d       	subi	r19, 0xD0	; 208
    2584:	31 93       	st	Z+, r19
    2586:	de f6       	brtc	.-74     	; 0x253e <__ultoa_invert+0xe>
    2588:	cf 01       	movw	r24, r30
    258a:	08 95       	ret
    258c:	46 2f       	mov	r20, r22
    258e:	47 70       	andi	r20, 0x07	; 7
    2590:	40 5d       	subi	r20, 0xD0	; 208
    2592:	41 93       	st	Z+, r20
    2594:	b3 e0       	ldi	r27, 0x03	; 3
    2596:	0f d0       	rcall	.+30     	; 0x25b6 <__ultoa_invert+0x86>
    2598:	c9 f7       	brne	.-14     	; 0x258c <__ultoa_invert+0x5c>
    259a:	f6 cf       	rjmp	.-20     	; 0x2588 <__ultoa_invert+0x58>
    259c:	46 2f       	mov	r20, r22
    259e:	4f 70       	andi	r20, 0x0F	; 15
    25a0:	40 5d       	subi	r20, 0xD0	; 208
    25a2:	4a 33       	cpi	r20, 0x3A	; 58
    25a4:	18 f0       	brcs	.+6      	; 0x25ac <__ultoa_invert+0x7c>
    25a6:	49 5d       	subi	r20, 0xD9	; 217
    25a8:	31 fd       	sbrc	r19, 1
    25aa:	40 52       	subi	r20, 0x20	; 32
    25ac:	41 93       	st	Z+, r20
    25ae:	02 d0       	rcall	.+4      	; 0x25b4 <__ultoa_invert+0x84>
    25b0:	a9 f7       	brne	.-22     	; 0x259c <__ultoa_invert+0x6c>
    25b2:	ea cf       	rjmp	.-44     	; 0x2588 <__ultoa_invert+0x58>
    25b4:	b4 e0       	ldi	r27, 0x04	; 4
    25b6:	a6 95       	lsr	r26
    25b8:	97 95       	ror	r25
    25ba:	87 95       	ror	r24
    25bc:	77 95       	ror	r23
    25be:	67 95       	ror	r22
    25c0:	ba 95       	dec	r27
    25c2:	c9 f7       	brne	.-14     	; 0x25b6 <__ultoa_invert+0x86>
    25c4:	00 97       	sbiw	r24, 0x00	; 0
    25c6:	61 05       	cpc	r22, r1
    25c8:	71 05       	cpc	r23, r1
    25ca:	08 95       	ret
    25cc:	9b 01       	movw	r18, r22
    25ce:	ac 01       	movw	r20, r24
    25d0:	0a 2e       	mov	r0, r26
    25d2:	06 94       	lsr	r0
    25d4:	57 95       	ror	r21
    25d6:	47 95       	ror	r20
    25d8:	37 95       	ror	r19
    25da:	27 95       	ror	r18
    25dc:	ba 95       	dec	r27
    25de:	c9 f7       	brne	.-14     	; 0x25d2 <__ultoa_invert+0xa2>
    25e0:	62 0f       	add	r22, r18
    25e2:	73 1f       	adc	r23, r19
    25e4:	84 1f       	adc	r24, r20
    25e6:	95 1f       	adc	r25, r21
    25e8:	a0 1d       	adc	r26, r0
    25ea:	08 95       	ret

000025ec <__prologue_saves__>:
    25ec:	2f 92       	push	r2
    25ee:	3f 92       	push	r3
    25f0:	4f 92       	push	r4
    25f2:	5f 92       	push	r5
    25f4:	6f 92       	push	r6
    25f6:	7f 92       	push	r7
    25f8:	8f 92       	push	r8
    25fa:	9f 92       	push	r9
    25fc:	af 92       	push	r10
    25fe:	bf 92       	push	r11
    2600:	cf 92       	push	r12
    2602:	df 92       	push	r13
    2604:	ef 92       	push	r14
    2606:	ff 92       	push	r15
    2608:	0f 93       	push	r16
    260a:	1f 93       	push	r17
    260c:	cf 93       	push	r28
    260e:	df 93       	push	r29
    2610:	cd b7       	in	r28, 0x3d	; 61
    2612:	de b7       	in	r29, 0x3e	; 62
    2614:	ca 1b       	sub	r28, r26
    2616:	db 0b       	sbc	r29, r27
    2618:	0f b6       	in	r0, 0x3f	; 63
    261a:	f8 94       	cli
    261c:	de bf       	out	0x3e, r29	; 62
    261e:	0f be       	out	0x3f, r0	; 63
    2620:	cd bf       	out	0x3d, r28	; 61
    2622:	09 94       	ijmp

00002624 <__epilogue_restores__>:
    2624:	2a 88       	ldd	r2, Y+18	; 0x12
    2626:	39 88       	ldd	r3, Y+17	; 0x11
    2628:	48 88       	ldd	r4, Y+16	; 0x10
    262a:	5f 84       	ldd	r5, Y+15	; 0x0f
    262c:	6e 84       	ldd	r6, Y+14	; 0x0e
    262e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2630:	8c 84       	ldd	r8, Y+12	; 0x0c
    2632:	9b 84       	ldd	r9, Y+11	; 0x0b
    2634:	aa 84       	ldd	r10, Y+10	; 0x0a
    2636:	b9 84       	ldd	r11, Y+9	; 0x09
    2638:	c8 84       	ldd	r12, Y+8	; 0x08
    263a:	df 80       	ldd	r13, Y+7	; 0x07
    263c:	ee 80       	ldd	r14, Y+6	; 0x06
    263e:	fd 80       	ldd	r15, Y+5	; 0x05
    2640:	0c 81       	ldd	r16, Y+4	; 0x04
    2642:	1b 81       	ldd	r17, Y+3	; 0x03
    2644:	aa 81       	ldd	r26, Y+2	; 0x02
    2646:	b9 81       	ldd	r27, Y+1	; 0x01
    2648:	ce 0f       	add	r28, r30
    264a:	d1 1d       	adc	r29, r1
    264c:	0f b6       	in	r0, 0x3f	; 63
    264e:	f8 94       	cli
    2650:	de bf       	out	0x3e, r29	; 62
    2652:	0f be       	out	0x3f, r0	; 63
    2654:	cd bf       	out	0x3d, r28	; 61
    2656:	ed 01       	movw	r28, r26
    2658:	08 95       	ret

0000265a <_exit>:
    265a:	f8 94       	cli

0000265c <__stop_program>:
    265c:	ff cf       	rjmp	.-2      	; 0x265c <__stop_program>
