Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 18:25:30 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |              98 |           30 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   |                                                     |                1 |              1 |         1.00 |
|  main_clk_BUFG |                                                   | db_start/FSM_sequential_controller.state[1]_i_2_n_0 |                2 |              4 |         2.00 |
|  main_clk_BUFG |                                                   |                                                     |                5 |             20 |         4.00 |
|  main_clk_BUFG | db_start/timer.count[0]_i_1_n_0                   | db_start/FSM_sequential_controller.state[1]_i_2_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                   | cd/clear                                            |                7 |             27 |         3.86 |
|  main_clk_BUFG | CPU_CHIP_inst/fwCONTROLMEM/fwCONTROLWB_OUT[0]     |                                                     |                8 |             32 |         4.00 |
|  main_clk_BUFG | db_start/FSM_sequential_controller.state_reg[0]_0 |                                                     |               30 |            101 |         3.37 |
+----------------+---------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


