===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		32768
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MSI w/BusUpgr 
TRACE FILE:		canneal.04t.debug
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      2339
2 . number of read misses:                198
3 . number of writes:                     269
4 . number of write misses:               3
5 . total miss rate:                      0.077071
6 . number of writebacks:                 0
7 . number of memory transactions:        201
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              198
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             3
12. number of BusUpgrs issued:            14
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      2341
2 . number of read misses:                210
3 . number of writes:                     229
4 . number of write misses:               2
5 . total miss rate:                      0.082490
6 . number of writebacks:                 0
7 . number of memory transactions:        212
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              210
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             2
12. number of BusUpgrs issued:            20
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      2396
2 . number of read misses:                205
3 . number of writes:                     253
4 . number of write misses:               2
5 . total miss rate:                      0.078143
6 . number of writebacks:                 0
7 . number of memory transactions:        207
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              205
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             2
12. number of BusUpgrs issued:            19
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      1969
2 . number of read misses:                216
3 . number of writes:                     204
4 . number of write misses:               0
5 . total miss rate:                      0.099402
6 . number of writebacks:                 0
7 . number of memory transactions:        216
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              216
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             0
12. number of BusUpgrs issued:            26
