`timescale 1ns / 1ps

module tb();
    reg  clk;
    reg en_conv;
    wire [7:0]out;
    
week1 uut (clk, en_conv, out);
           
initial
    begin
        clk = 0; 
        forever #5 clk = ~clk;
    end

initial
    begin
        en_conv = 1; 
        #20000;
        
    $finish();
    end

endmodule
