// Seed: 3062499901
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  assign module_2.id_5 = 0;
  input wire id_1;
  uwire id_4 = id_2 | -1;
  always @(1) $signed(33);
  ;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output wor   id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  assign id_0 = id_5 - -1;
  always @(posedge id_4) id_0 = 1'd0;
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    output logic id_3
);
  always @(1) id_3 <= -1 == -1'd0;
  tri0 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  uwire id_6;
  logic [-1 : -1 'd0] id_7;
  assign id_6 = -1;
  parameter id_8 = 1;
  assign id_5 = 1'b0 ? id_7 : -1;
endmodule
