// Seed: 208554801
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wire id_4
);
  wire [1 : 1 'h0] id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd8,
    parameter id_8 = 32'd87
) (
    input tri1 id_0,
    output uwire id_1
    , id_10,
    output uwire id_2,
    input supply1 id_3,
    input uwire _id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri id_7,
    output tri1 _id_8
);
  logic [id_8 : id_4] id_11 = id_4;
  or primCall (id_2, id_5, id_0, id_6, id_10);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_7,
      id_3
  );
endmodule
