#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x133604fd0 .scope module, "design_exmpl_rtl_tb" "design_exmpl_rtl_tb" 2 8;
 .timescale -9 -12;
v0x6000024255f0_0 .net "t_A_o4", 3 0, v0x600002424ab0_0;  1 drivers
v0x600002425680_0 .net "t_E_o", 0 0, v0x600002424b40_0;  1 drivers
v0x600002425710_0 .net "t_F_o", 0 0, v0x600002424bd0_0;  1 drivers
v0x6000024257a0_0 .var "t_clk_i", 0 0;
v0x600002425830_0 .var "t_rst_b_i", 0 0;
v0x6000024258c0_0 .var "t_start_i", 0 0;
S_0x1336045d0 .scope module, "M0" "design_exmpl_rtl" 2 13, 3 7 0, S_0x133604fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_o4";
    .port_info 1 /OUTPUT 1 "E_o";
    .port_info 2 /OUTPUT 1 "F_o";
    .port_info 3 /INPUT 1 "start_i";
    .port_info 4 /INPUT 1 "clk_i";
    .port_info 5 /INPUT 1 "rst_b_i";
v0x600002424fc0_0 .net "A_o4", 3 0, v0x600002424ab0_0;  alias, 1 drivers
v0x600002425050_0 .net "E_o", 0 0, v0x600002424b40_0;  alias, 1 drivers
v0x6000024250e0_0 .net "F_o", 0 0, v0x600002424bd0_0;  alias, 1 drivers
v0x600002425170_0 .net "clk_i", 0 0, v0x6000024257a0_0;  1 drivers
v0x600002425200_0 .net "clr_A_F", 0 0, v0x6000024245a0_0;  1 drivers
v0x600002425290_0 .net "clr_E", 0 0, v0x600002424630_0;  1 drivers
v0x600002425320_0 .net "incr_A", 0 0, v0x6000024246c0_0;  1 drivers
v0x6000024253b0_0 .net "rst_b_i", 0 0, v0x600002425830_0;  1 drivers
v0x600002425440_0 .net "set_E", 0 0, v0x600002424870_0;  1 drivers
v0x6000024254d0_0 .net "set_F", 0 0, v0x600002424900_0;  1 drivers
v0x600002425560_0 .net "start_i", 0 0, v0x6000024258c0_0;  1 drivers
L_0x6000027241e0 .part v0x600002424ab0_0, 2, 1;
L_0x600002724280 .part v0x600002424ab0_0, 3, 1;
S_0x133604740 .scope module, "M0" "ctrl_rtl" 3 21, 4 3 0, S_0x1336045d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "set_E_ro";
    .port_info 1 /OUTPUT 1 "clr_E_ro";
    .port_info 2 /OUTPUT 1 "set_F_ro";
    .port_info 3 /OUTPUT 1 "clr_A_F_ro";
    .port_info 4 /OUTPUT 1 "incr_A_ro";
    .port_info 5 /INPUT 1 "A2_i";
    .port_info 6 /INPUT 1 "A3_i";
    .port_info 7 /INPUT 1 "start_i";
    .port_info 8 /INPUT 1 "clk_i";
    .port_info 9 /INPUT 1 "rst_b_i";
P_0x600002325d40 .param/l "S_1" 0 4 20, C4<01>;
P_0x600002325d80 .param/l "S_2" 0 4 20, C4<11>;
P_0x600002325dc0 .param/l "S_idle" 0 4 20, C4<00>;
v0x6000024243f0_0 .net "A2_i", 0 0, L_0x6000027241e0;  1 drivers
v0x600002424480_0 .net "A3_i", 0 0, L_0x600002724280;  1 drivers
v0x600002424510_0 .net "clk_i", 0 0, v0x6000024257a0_0;  alias, 1 drivers
v0x6000024245a0_0 .var "clr_A_F_ro", 0 0;
v0x600002424630_0 .var "clr_E_ro", 0 0;
v0x6000024246c0_0 .var "incr_A_ro", 0 0;
v0x600002424750_0 .var "nxt_state", 1 0;
v0x6000024247e0_0 .net "rst_b_i", 0 0, v0x600002425830_0;  alias, 1 drivers
v0x600002424870_0 .var "set_E_ro", 0 0;
v0x600002424900_0 .var "set_F_ro", 0 0;
v0x600002424990_0 .net "start_i", 0 0, v0x6000024258c0_0;  alias, 1 drivers
v0x600002424a20_0 .var "state", 1 0;
E_0x600001820d20 .event edge, v0x6000024243f0_0, v0x600002424990_0, v0x600002424a20_0;
E_0x600001820cc0 .event edge, v0x600002424480_0, v0x6000024243f0_0, v0x600002424990_0, v0x600002424a20_0;
E_0x600001820c30/0 .event negedge, v0x6000024247e0_0;
E_0x600001820c30/1 .event posedge, v0x600002424510_0;
E_0x600001820c30 .event/or E_0x600001820c30/0, E_0x600001820c30/1;
S_0x133608fd0 .scope module, "M1" "dp_rtl" 3 37, 5 3 0, S_0x1336045d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_ro4";
    .port_info 1 /OUTPUT 1 "E_ro";
    .port_info 2 /OUTPUT 1 "F_ro";
    .port_info 3 /INPUT 1 "set_E_i";
    .port_info 4 /INPUT 1 "clr_E_i";
    .port_info 5 /INPUT 1 "set_F_i";
    .port_info 6 /INPUT 1 "clr_A_F_i";
    .port_info 7 /INPUT 1 "incr_A_i";
    .port_info 8 /INPUT 1 "clk_i";
v0x600002424ab0_0 .var "A_ro4", 3 0;
v0x600002424b40_0 .var "E_ro", 0 0;
v0x600002424bd0_0 .var "F_ro", 0 0;
v0x600002424c60_0 .net "clk_i", 0 0, v0x6000024257a0_0;  alias, 1 drivers
v0x600002424cf0_0 .net "clr_A_F_i", 0 0, v0x6000024245a0_0;  alias, 1 drivers
v0x600002424d80_0 .net "clr_E_i", 0 0, v0x600002424630_0;  alias, 1 drivers
v0x600002424e10_0 .net "incr_A_i", 0 0, v0x6000024246c0_0;  alias, 1 drivers
v0x600002424ea0_0 .net "set_E_i", 0 0, v0x600002424870_0;  alias, 1 drivers
v0x600002424f30_0 .net "set_F_i", 0 0, v0x600002424900_0;  alias, 1 drivers
E_0x600001820e70 .event posedge, v0x600002424510_0;
    .scope S_0x133604740;
T_0 ;
    %wait E_0x600001820c30;
    %load/vec4 v0x6000024247e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002424a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002424750_0;
    %assign/vec4 v0x600002424a20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x133604740;
T_1 ;
    %wait E_0x600001820cc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
    %load/vec4 v0x600002424a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x600002424990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x6000024243f0_0;
    %load/vec4 v0x600002424480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002424750_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x133604740;
T_2 ;
    %wait E_0x600001820d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002424870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002424630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002424900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024245a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024246c0_0, 0, 1;
    %load/vec4 v0x600002424a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x600002424990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024245a0_0, 0, 1;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024246c0_0, 0, 1;
    %load/vec4 v0x6000024243f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002424870_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002424630_0, 0, 1;
T_2.7 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002424900_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x133608fd0;
T_3 ;
    %wait E_0x600001820e70;
    %load/vec4 v0x600002424ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002424b40_0, 0;
T_3.0 ;
    %load/vec4 v0x600002424d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002424b40_0, 0;
T_3.2 ;
    %load/vec4 v0x600002424f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002424bd0_0, 0;
T_3.4 ;
    %load/vec4 v0x600002424cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002424ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002424bd0_0, 0;
T_3.6 ;
    %load/vec4 v0x600002424e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x600002424ab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600002424ab0_0, 0;
T_3.8 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x133604fd0;
T_4 ;
    %delay 500000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x133604fd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002425830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024258c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024257a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002425830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024258c0_0, 0, 1;
    %pushi/vec4 32, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x6000024257a0_0;
    %inv;
    %store/vec4 v0x6000024257a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x133604fd0;
T_6 ;
    %vpi_call 2 36 "$monitor", "A = %b E = %b F = %b time = %0d", v0x6000024255f0_0, v0x600002425680_0, v0x600002425710_0, $time {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "rtl/test/design_exmpl_rtl_tb.v";
    "./rtl/src/design_exmpl_rtl.v";
    "./rtl/src/ctrl_rtl.v";
    "./rtl/src/dp_rtl.v";
