[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Main|OPR1read",
    "duplicate":"~Main|Main/OPR1read:OPR1read",
    "index":0.3
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Main|OPR2read",
    "duplicate":"~Main|Main/OPR2read:OPR1read",
    "index":0.35
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]