<dec f='linux/include/drm/drm_vblank.h' l='175' type='int drm_crtc_vblank_get(struct drm_crtc * crtc)'/>
<use f='linux/drivers/gpu/drm/drm_atomic_helper.c' l='891' u='c' c='disable_outputs'/>
<use f='linux/drivers/gpu/drm/drm_atomic_helper.c' l='1231' u='c' c='drm_atomic_helper_wait_for_vblanks'/>
<use f='linux/drivers/gpu/drm/drm_fb_helper.c' l='1475' u='c' c='drm_fb_helper_ioctl'/>
<use f='linux/drivers/gpu/drm/drm_plane.c' l='943' u='c' c='drm_mode_page_flip_ioctl'/>
<use f='linux/drivers/gpu/drm/drm_plane_helper.c' l='502' u='c' c='drm_plane_helper_commit'/>
<def f='linux/drivers/gpu/drm/drm_vblank.c' l='1000' ll='1003' type='int drm_crtc_vblank_get(struct drm_crtc * crtc)'/>
<dec f='linux/drivers/gpu/drm/drm_vblank.c' l='1004' type='int drm_crtc_vblank_get(struct drm_crtc * )'/>
<use f='linux/drivers/gpu/drm/drm_vblank.c' l='1004' c='drm_crtc_vblank_get'/>
<use f='linux/drivers/gpu/drm/drm_vblank.c' l='1004' u='a'/>
<use f='linux/drivers/gpu/drm/drm_vblank.c' l='1004' u='a'/>
<use f='linux/drivers/gpu/drm/drm_vblank.c' l='1711' u='c' c='drm_crtc_get_sequence_ioctl'/>
<use f='linux/drivers/gpu/drm/drm_vblank.c' l='1777' u='c' c='drm_crtc_queue_sequence_ioctl'/>
<doc f='linux/drivers/gpu/drm/drm_vblank.c' l='990'>/**
 * drm_crtc_vblank_get - get a reference count on vblank events
 * @crtc: which CRTC to own
 *
 * Acquire a reference count on vblank events to avoid having them disabled
 * while in use.
 *
 * Returns:
 * Zero on success or a negative error code on failure.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='1264' u='c' c='assert_vblank_disabled'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='12611' u='c' c='add_rps_boost_after_vblank'/>
<use f='linux/drivers/gpu/drm/i915/intel_fbc.c' l='421' u='c' c='intel_fbc_work_fn'/>
<use f='linux/drivers/gpu/drm/i915/intel_fbc.c' l='478' u='c' c='intel_fbc_schedule_activation'/>
<use f='linux/drivers/gpu/drm/i915/intel_sprite.c' l='115' u='c' c='intel_pipe_update_start'/>
<use f='linux/drivers/gpu/drm/i915/intel_sprite.c' l='200' u='c' c='intel_pipe_update_end'/>
