# Workspace_RTL_GDS_RV_SoC

<div align="center">
<b>  This repository contains documentation of my weekly progress for INDIA RISC-V SoC Tapeout Program.</b>
</div>


-------------------------------


<div align="center">
  INDIA RISC-V SoC Tapeout Program a great initiative by <a href="https://www.vlsisystemdesign.com/" target="_blank">VLSI System Design</a>
  
  My objective is to get practical exposure on Complete flow of a chip design i.e RTL-to-GDS and finally Chip Fabrication form this program.
  
  As the program progresses, I'll update the this repo with my latest key takeaways from this program.
</div>
## Author
