
Multiple DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008848  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080089f8  080089f8  000099f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dd0  08008dd0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008dd0  08008dd0  00009dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008dd8  08008dd8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dd8  08008dd8  00009dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ddc  08008ddc  00009ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008de0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001d4  08008fb4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  08008fb4  0000a4a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001047c  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002337  00000000  00000000  0001a680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  0001c9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000af0  00000000  00000000  0001d7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b4bf  00000000  00000000  0001e2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001045b  00000000  00000000  0004979f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d416  00000000  00000000  00059bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00167010  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cc4  00000000  00000000  00167054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0016bd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080089e0 	.word	0x080089e0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	080089e0 	.word	0x080089e0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
    convCompleted = 1;
 8000ec0:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	2000034e 	.word	0x2000034e

08000ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000edc:	f000 fc45 	bl	800176a <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee0:	f000 f85c 	bl	8000f9c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee4:	f000 f984 	bl	80011f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ee8:	f000 f964 	bl	80011b4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000eec:	f000 f8a8 	bl	8001040 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8000ef0:	f000 f934 	bl	800115c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)raw, 2);
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	4920      	ldr	r1, [pc, #128]	@ (8000f78 <main+0xa0>)
 8000ef8:	4820      	ldr	r0, [pc, #128]	@ (8000f7c <main+0xa4>)
 8000efa:	f001 f82d 	bl	8001f58 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        if (convCompleted)
 8000efe:	4b20      	ldr	r3, [pc, #128]	@ (8000f80 <main+0xa8>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d033      	beq.n	8000f6e <main+0x96>
        {
            lux = raw[0];
 8000f06:	4b1c      	ldr	r3, [pc, #112]	@ (8000f78 <main+0xa0>)
 8000f08:	881a      	ldrh	r2, [r3, #0]
 8000f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f84 <main+0xac>)
 8000f0c:	801a      	strh	r2, [r3, #0]
            pot = raw[1];
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <main+0xa0>)
 8000f10:	885a      	ldrh	r2, [r3, #2]
 8000f12:	4b1d      	ldr	r3, [pc, #116]	@ (8000f88 <main+0xb0>)
 8000f14:	801a      	strh	r2, [r3, #0]


            sprintf(msg, "Light: %hu \r\t\t", lux);
 8000f16:	4b1b      	ldr	r3, [pc, #108]	@ (8000f84 <main+0xac>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	491b      	ldr	r1, [pc, #108]	@ (8000f8c <main+0xb4>)
 8000f1e:	481c      	ldr	r0, [pc, #112]	@ (8000f90 <main+0xb8>)
 8000f20:	f005 fc30 	bl	8006784 <siprintf>
            HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000f24:	481a      	ldr	r0, [pc, #104]	@ (8000f90 <main+0xb8>)
 8000f26:	f7ff f9b3 	bl	8000290 <strlen>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f32:	4917      	ldr	r1, [pc, #92]	@ (8000f90 <main+0xb8>)
 8000f34:	4817      	ldr	r0, [pc, #92]	@ (8000f94 <main+0xbc>)
 8000f36:	f004 f9af 	bl	8005298 <HAL_UART_Transmit>


            sprintf(msg, "POT: %hu \r\n", pot);
 8000f3a:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <main+0xb0>)
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4915      	ldr	r1, [pc, #84]	@ (8000f98 <main+0xc0>)
 8000f42:	4813      	ldr	r0, [pc, #76]	@ (8000f90 <main+0xb8>)
 8000f44:	f005 fc1e 	bl	8006784 <siprintf>
            HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000f48:	4811      	ldr	r0, [pc, #68]	@ (8000f90 <main+0xb8>)
 8000f4a:	f7ff f9a1 	bl	8000290 <strlen>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	490e      	ldr	r1, [pc, #56]	@ (8000f90 <main+0xb8>)
 8000f58:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <main+0xbc>)
 8000f5a:	f004 f99d 	bl	8005298 <HAL_UART_Transmit>

            convCompleted = 0;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <main+0xa8>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
            HAL_ADC_Start_DMA(&hadc1, (uint32_t *)raw, 2);
 8000f64:	2202      	movs	r2, #2
 8000f66:	4904      	ldr	r1, [pc, #16]	@ (8000f78 <main+0xa0>)
 8000f68:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <main+0xa4>)
 8000f6a:	f000 fff5 	bl	8001f58 <HAL_ADC_Start_DMA>
        }

        HAL_Delay(100);
 8000f6e:	2064      	movs	r0, #100	@ 0x64
 8000f70:	f000 fc70 	bl	8001854 <HAL_Delay>
        if (convCompleted)
 8000f74:	e7c3      	b.n	8000efe <main+0x26>
 8000f76:	bf00      	nop
 8000f78:	2000032c 	.word	0x2000032c
 8000f7c:	200001f0 	.word	0x200001f0
 8000f80:	2000034e 	.word	0x2000034e
 8000f84:	20000328 	.word	0x20000328
 8000f88:	2000032a 	.word	0x2000032a
 8000f8c:	080089f8 	.word	0x080089f8
 8000f90:	20000330 	.word	0x20000330
 8000f94:	200002a0 	.word	0x200002a0
 8000f98:	08008a08 	.word	0x08008a08

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b096      	sub	sp, #88	@ 0x58
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	2244      	movs	r2, #68	@ 0x44
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f005 fc4d 	bl	800684a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
 8000fbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fc2:	f002 fdad 	bl	8003b20 <HAL_PWREx_ControlVoltageScaling>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fcc:	f000 f95e 	bl	800128c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fd8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fda:	2340      	movs	r3, #64	@ 0x40
 8000fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fea:	230a      	movs	r3, #10
 8000fec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	4618      	mov	r0, r3
 8001000:	f002 fdf4 	bl	8003bec <HAL_RCC_OscConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800100a:	f000 f93f 	bl	800128c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100e:	230f      	movs	r3, #15
 8001010:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001012:	2303      	movs	r3, #3
 8001014:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001016:	2300      	movs	r3, #0
 8001018:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800101a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800101e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001020:	2300      	movs	r3, #0
 8001022:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001024:	463b      	mov	r3, r7
 8001026:	2104      	movs	r1, #4
 8001028:	4618      	mov	r0, r3
 800102a:	f003 f9f9 	bl	8004420 <HAL_RCC_ClockConfig>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001034:	f000 f92a 	bl	800128c <Error_Handler>
  }
}
 8001038:	bf00      	nop
 800103a:	3758      	adds	r7, #88	@ 0x58
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001046:	f107 031c 	add.w	r3, r7, #28
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
 8001060:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001062:	4b3a      	ldr	r3, [pc, #232]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001064:	4a3a      	ldr	r2, [pc, #232]	@ (8001150 <MX_ADC1_Init+0x110>)
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001068:	4b38      	ldr	r3, [pc, #224]	@ (800114c <MX_ADC1_Init+0x10c>)
 800106a:	2200      	movs	r2, #0
 800106c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106e:	4b37      	ldr	r3, [pc, #220]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001074:	4b35      	ldr	r3, [pc, #212]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800107a:	4b34      	ldr	r3, [pc, #208]	@ (800114c <MX_ADC1_Init+0x10c>)
 800107c:	2201      	movs	r2, #1
 800107e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001080:	4b32      	ldr	r3, [pc, #200]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001082:	2204      	movs	r2, #4
 8001084:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001086:	4b31      	ldr	r3, [pc, #196]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001088:	2200      	movs	r2, #0
 800108a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800108c:	4b2f      	ldr	r3, [pc, #188]	@ (800114c <MX_ADC1_Init+0x10c>)
 800108e:	2201      	movs	r2, #1
 8001090:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001092:	4b2e      	ldr	r3, [pc, #184]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001094:	2202      	movs	r2, #2
 8001096:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001098:	4b2c      	ldr	r3, [pc, #176]	@ (800114c <MX_ADC1_Init+0x10c>)
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a6:	4b29      	ldr	r3, [pc, #164]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ac:	4b27      	ldr	r3, [pc, #156]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b4:	4b25      	ldr	r3, [pc, #148]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010ba:	4b24      	ldr	r3, [pc, #144]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c2:	4822      	ldr	r0, [pc, #136]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010c4:	f000 fdf4 	bl	8001cb0 <HAL_ADC_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80010ce:	f000 f8dd 	bl	800128c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d6:	f107 031c 	add.w	r3, r7, #28
 80010da:	4619      	mov	r1, r3
 80010dc:	481b      	ldr	r0, [pc, #108]	@ (800114c <MX_ADC1_Init+0x10c>)
 80010de:	f001 ffad 	bl	800303c <HAL_ADCEx_MultiModeConfigChannel>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010e8:	f000 f8d0 	bl	800128c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <MX_ADC1_Init+0x114>)
 80010ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f0:	2306      	movs	r3, #6
 80010f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80010f4:	2306      	movs	r3, #6
 80010f6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f8:	237f      	movs	r3, #127	@ 0x7f
 80010fa:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fc:	2304      	movs	r3, #4
 80010fe:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	4619      	mov	r1, r3
 8001108:	4810      	ldr	r0, [pc, #64]	@ (800114c <MX_ADC1_Init+0x10c>)
 800110a:	f001 fa19 	bl	8002540 <HAL_ADC_ConfigChannel>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001114:	f000 f8ba 	bl	800128c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001118:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0x118>)
 800111a:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_2;
 800111c:	230c      	movs	r3, #12
 800111e:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001120:	2306      	movs	r3, #6
 8001122:	60fb      	str	r3, [r7, #12]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001124:	237f      	movs	r3, #127	@ 0x7f
 8001126:	613b      	str	r3, [r7, #16]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001128:	2304      	movs	r3, #4
 800112a:	617b      	str	r3, [r7, #20]
    sConfig.Offset = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	4619      	mov	r1, r3
 8001134:	4805      	ldr	r0, [pc, #20]	@ (800114c <MX_ADC1_Init+0x10c>)
 8001136:	f001 fa03 	bl	8002540 <HAL_ADC_ConfigChannel>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_ADC1_Init+0x104>
    {
      Error_Handler();
 8001140:	f000 f8a4 	bl	800128c <Error_Handler>
    }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	3728      	adds	r7, #40	@ 0x28
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200001f0 	.word	0x200001f0
 8001150:	50040000 	.word	0x50040000
 8001154:	04300002 	.word	0x04300002
 8001158:	10c00010 	.word	0x10c00010

0800115c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_Init 0 */
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */
  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001162:	4a13      	ldr	r2, [pc, #76]	@ (80011b0 <MX_LPUART1_UART_Init+0x54>)
 8001164:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001168:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800116c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800116e:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001174:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800117a:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001180:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001182:	220c      	movs	r2, #12
 8001184:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001186:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	@ (80011ac <MX_LPUART1_UART_Init+0x50>)
 800119a:	f004 f82f 	bl	80051fc <HAL_UART_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80011a4:	f000 f872 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200002a0 	.word	0x200002a0
 80011b0:	40008000 	.word	0x40008000

080011b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ba:	4b0c      	ldr	r3, [pc, #48]	@ (80011ec <MX_DMA_Init+0x38>)
 80011bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011be:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <MX_DMA_Init+0x38>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6493      	str	r3, [r2, #72]	@ 0x48
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <MX_DMA_Init+0x38>)
 80011c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2100      	movs	r1, #0
 80011d6:	200b      	movs	r0, #11
 80011d8:	f002 f8bb 	bl	8003352 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011dc:	200b      	movs	r0, #11
 80011de:	f002 f8d4 	bl	800338a <HAL_NVIC_EnableIRQ>

}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000

080011f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001206:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <MX_GPIO_Init+0x94>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	4a1e      	ldr	r2, [pc, #120]	@ (8001284 <MX_GPIO_Init+0x94>)
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001212:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <MX_GPIO_Init+0x94>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <MX_GPIO_Init+0x94>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	4a18      	ldr	r2, [pc, #96]	@ (8001284 <MX_GPIO_Init+0x94>)
 8001224:	f043 0302 	orr.w	r3, r3, #2
 8001228:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122a:	4b16      	ldr	r3, [pc, #88]	@ (8001284 <MX_GPIO_Init+0x94>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001236:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <MX_GPIO_Init+0x94>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a12      	ldr	r2, [pc, #72]	@ (8001284 <MX_GPIO_Init+0x94>)
 800123c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <MX_GPIO_Init+0x94>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 800124e:	f002 fcbd 	bl	8003bcc <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <MX_GPIO_Init+0x98>)
 800125a:	f002 fc3b 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800125e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001262:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001264:	2301      	movs	r3, #1
 8001266:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126c:	2300      	movs	r3, #0
 800126e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001270:	f107 030c 	add.w	r3, r7, #12
 8001274:	4619      	mov	r1, r3
 8001276:	4804      	ldr	r0, [pc, #16]	@ (8001288 <MX_GPIO_Init+0x98>)
 8001278:	f002 fa9a 	bl	80037b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800127c:	bf00      	nop
 800127e:	3720      	adds	r7, #32
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40021000 	.word	0x40021000
 8001288:	48000400 	.word	0x48000400

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <Error_Handler+0x8>

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <HAL_MspInit+0x44>)
 80012a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a2:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <HAL_MspInit+0x44>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <HAL_MspInit+0x44>)
 80012ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <HAL_MspInit+0x44>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	4a08      	ldr	r2, [pc, #32]	@ (80012dc <HAL_MspInit+0x44>)
 80012bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c2:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_MspInit+0x44>)
 80012c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000

080012e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b0ac      	sub	sp, #176	@ 0xb0
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	228c      	movs	r2, #140	@ 0x8c
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f005 faa2 	bl	800684a <memset>
  if(hadc->Instance==ADC1)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a40      	ldr	r2, [pc, #256]	@ (800140c <HAL_ADC_MspInit+0x12c>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d179      	bne.n	8001404 <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001310:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001314:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001316:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800131a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800131e:	2302      	movs	r3, #2
 8001320:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001322:	2301      	movs	r3, #1
 8001324:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001326:	2308      	movs	r3, #8
 8001328:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800132a:	2302      	movs	r3, #2
 800132c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800132e:	2302      	movs	r3, #2
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001332:	2302      	movs	r3, #2
 8001334:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001336:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800133a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	4618      	mov	r0, r3
 8001342:	f003 fa91 	bl	8004868 <HAL_RCCEx_PeriphCLKConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800134c:	f7ff ff9e 	bl	800128c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001350:	4b2f      	ldr	r3, [pc, #188]	@ (8001410 <HAL_ADC_MspInit+0x130>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001354:	4a2e      	ldr	r2, [pc, #184]	@ (8001410 <HAL_ADC_MspInit+0x130>)
 8001356:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800135a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135c:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <HAL_ADC_MspInit+0x130>)
 800135e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001368:	4b29      	ldr	r3, [pc, #164]	@ (8001410 <HAL_ADC_MspInit+0x130>)
 800136a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136c:	4a28      	ldr	r2, [pc, #160]	@ (8001410 <HAL_ADC_MspInit+0x130>)
 800136e:	f043 0304 	orr.w	r3, r3, #4
 8001372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001374:	4b26      	ldr	r3, [pc, #152]	@ (8001410 <HAL_ADC_MspInit+0x130>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	f003 0304 	and.w	r3, r3, #4
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8001380:	2309      	movs	r3, #9
 8001382:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001386:	2303      	movs	r3, #3
 8001388:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001392:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001396:	4619      	mov	r1, r3
 8001398:	481e      	ldr	r0, [pc, #120]	@ (8001414 <HAL_ADC_MspInit+0x134>)
 800139a:	f002 fa09 	bl	80037b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800139e:	4b1e      	ldr	r3, [pc, #120]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013a0:	4a1e      	ldr	r2, [pc, #120]	@ (800141c <HAL_ADC_MspInit+0x13c>)
 80013a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80013a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013b0:	4b19      	ldr	r3, [pc, #100]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013b6:	4b18      	ldr	r3, [pc, #96]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013b8:	2280      	movs	r2, #128	@ 0x80
 80013ba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013bc:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013c2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013c4:	4b14      	ldr	r3, [pc, #80]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013ca:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013d2:	4b11      	ldr	r3, [pc, #68]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013d8:	480f      	ldr	r0, [pc, #60]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013da:	f001 fff1 	bl	80033c0 <HAL_DMA_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80013e4:	f7ff ff52 	bl	800128c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013ec:	651a      	str	r2, [r3, #80]	@ 0x50
 80013ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <HAL_ADC_MspInit+0x138>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80013f4:	2200      	movs	r2, #0
 80013f6:	2101      	movs	r1, #1
 80013f8:	2012      	movs	r0, #18
 80013fa:	f001 ffaa 	bl	8003352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013fe:	2012      	movs	r0, #18
 8001400:	f001 ffc3 	bl	800338a <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001404:	bf00      	nop
 8001406:	37b0      	adds	r7, #176	@ 0xb0
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	50040000 	.word	0x50040000
 8001410:	40021000 	.word	0x40021000
 8001414:	48000800 	.word	0x48000800
 8001418:	20000258 	.word	0x20000258
 800141c:	40020008 	.word	0x40020008

08001420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b0ac      	sub	sp, #176	@ 0xb0
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001438:	f107 0310 	add.w	r3, r7, #16
 800143c:	228c      	movs	r2, #140	@ 0x8c
 800143e:	2100      	movs	r1, #0
 8001440:	4618      	mov	r0, r3
 8001442:	f005 fa02 	bl	800684a <memset>
  if(huart->Instance==LPUART1)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a22      	ldr	r2, [pc, #136]	@ (80014d4 <HAL_UART_MspInit+0xb4>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d13d      	bne.n	80014cc <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001450:	2320      	movs	r3, #32
 8001452:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001454:	2300      	movs	r3, #0
 8001456:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001458:	f107 0310 	add.w	r3, r7, #16
 800145c:	4618      	mov	r0, r3
 800145e:	f003 fa03 	bl	8004868 <HAL_RCCEx_PeriphCLKConfig>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001468:	f7ff ff10 	bl	800128c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800146c:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <HAL_UART_MspInit+0xb8>)
 800146e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001470:	4a19      	ldr	r2, [pc, #100]	@ (80014d8 <HAL_UART_MspInit+0xb8>)
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <HAL_UART_MspInit+0xb8>)
 800147a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001484:	4b14      	ldr	r3, [pc, #80]	@ (80014d8 <HAL_UART_MspInit+0xb8>)
 8001486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001488:	4a13      	ldr	r2, [pc, #76]	@ (80014d8 <HAL_UART_MspInit+0xb8>)
 800148a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800148e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001490:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <HAL_UART_MspInit+0xb8>)
 8001492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800149c:	f002 fb96 	bl	8003bcc <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80014a0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80014a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b4:	2303      	movs	r3, #3
 80014b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80014ba:	2308      	movs	r3, #8
 80014bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014c4:	4619      	mov	r1, r3
 80014c6:	4805      	ldr	r0, [pc, #20]	@ (80014dc <HAL_UART_MspInit+0xbc>)
 80014c8:	f002 f972 	bl	80037b0 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80014cc:	bf00      	nop
 80014ce:	37b0      	adds	r7, #176	@ 0xb0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40008000 	.word	0x40008000
 80014d8:	40021000 	.word	0x40021000
 80014dc:	48001800 	.word	0x48001800

080014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <NMI_Handler+0x4>

080014e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <HardFault_Handler+0x4>

080014f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <MemManage_Handler+0x4>

080014f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <BusFault_Handler+0x4>

08001500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <UsageFault_Handler+0x4>

08001508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001536:	f000 f96d 	bl	8001814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <DMA1_Channel1_IRQHandler+0x10>)
 8001546:	f002 f853 	bl	80035f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000258 	.word	0x20000258

08001554 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <ADC1_2_IRQHandler+0x10>)
 800155a:	f000 fdb9 	bl	80020d0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200001f0 	.word	0x200001f0

08001568 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return 1;
 800156c:	2301      	movs	r3, #1
}
 800156e:	4618      	mov	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <_kill>:

int _kill(int pid, int sig)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001582:	f005 f9b5 	bl	80068f0 <__errno>
 8001586:	4603      	mov	r3, r0
 8001588:	2216      	movs	r2, #22
 800158a:	601a      	str	r2, [r3, #0]
  return -1;
 800158c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <_exit>:

void _exit (int status)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff ffe7 	bl	8001578 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015aa:	bf00      	nop
 80015ac:	e7fd      	b.n	80015aa <_exit+0x12>

080015ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	e00a      	b.n	80015d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015c0:	f3af 8000 	nop.w
 80015c4:	4601      	mov	r1, r0
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	60ba      	str	r2, [r7, #8]
 80015cc:	b2ca      	uxtb	r2, r1
 80015ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	3301      	adds	r3, #1
 80015d4:	617b      	str	r3, [r7, #20]
 80015d6:	697a      	ldr	r2, [r7, #20]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	429a      	cmp	r2, r3
 80015dc:	dbf0      	blt.n	80015c0 <_read+0x12>
  }

  return len;
 80015de:	687b      	ldr	r3, [r7, #4]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	e009      	b.n	800160e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	1c5a      	adds	r2, r3, #1
 80015fe:	60ba      	str	r2, [r7, #8]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	3301      	adds	r3, #1
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	429a      	cmp	r2, r3
 8001614:	dbf1      	blt.n	80015fa <_write+0x12>
  }
  return len;
 8001616:	687b      	ldr	r3, [r7, #4]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <_close>:

int _close(int file)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
}
 800162c:	4618      	mov	r0, r3
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001648:	605a      	str	r2, [r3, #4]
  return 0;
 800164a:	2300      	movs	r3, #0
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <_isatty>:

int _isatty(int file)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001660:	2301      	movs	r3, #1
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800166e:	b480      	push	{r7}
 8001670:	b085      	sub	sp, #20
 8001672:	af00      	add	r7, sp, #0
 8001674:	60f8      	str	r0, [r7, #12]
 8001676:	60b9      	str	r1, [r7, #8]
 8001678:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001690:	4a14      	ldr	r2, [pc, #80]	@ (80016e4 <_sbrk+0x5c>)
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <_sbrk+0x60>)
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800169c:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d102      	bne.n	80016aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <_sbrk+0x64>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	@ (80016f0 <_sbrk+0x68>)
 80016a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d207      	bcs.n	80016c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b8:	f005 f91a 	bl	80068f0 <__errno>
 80016bc:	4603      	mov	r3, r0
 80016be:	220c      	movs	r2, #12
 80016c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e009      	b.n	80016dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ce:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	4a05      	ldr	r2, [pc, #20]	@ (80016ec <_sbrk+0x64>)
 80016d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20050000 	.word	0x20050000
 80016e8:	00000400 	.word	0x00000400
 80016ec:	20000350 	.word	0x20000350
 80016f0:	200004a8 	.word	0x200004a8

080016f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <SystemInit+0x20>)
 80016fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016fe:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <SystemInit+0x20>)
 8001700:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001704:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001718:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001750 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800171c:	f7ff ffea 	bl	80016f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001720:	480c      	ldr	r0, [pc, #48]	@ (8001754 <LoopForever+0x6>)
  ldr r1, =_edata
 8001722:	490d      	ldr	r1, [pc, #52]	@ (8001758 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001724:	4a0d      	ldr	r2, [pc, #52]	@ (800175c <LoopForever+0xe>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001728:	e002      	b.n	8001730 <LoopCopyDataInit>

0800172a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800172a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800172c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172e:	3304      	adds	r3, #4

08001730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001734:	d3f9      	bcc.n	800172a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001736:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001738:	4c0a      	ldr	r4, [pc, #40]	@ (8001764 <LoopForever+0x16>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800173c:	e001      	b.n	8001742 <LoopFillZerobss>

0800173e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001740:	3204      	adds	r2, #4

08001742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001744:	d3fb      	bcc.n	800173e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001746:	f005 f8d9 	bl	80068fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800174a:	f7ff fbc5 	bl	8000ed8 <main>

0800174e <LoopForever>:

LoopForever:
    b LoopForever
 800174e:	e7fe      	b.n	800174e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001750:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001758:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800175c:	08008de0 	.word	0x08008de0
  ldr r2, =_sbss
 8001760:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001764:	200004a4 	.word	0x200004a4

08001768 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001768:	e7fe      	b.n	8001768 <ADC3_IRQHandler>

0800176a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001770:	2300      	movs	r3, #0
 8001772:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001774:	2003      	movs	r0, #3
 8001776:	f001 fde1 	bl	800333c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800177a:	2000      	movs	r0, #0
 800177c:	f000 f80e 	bl	800179c <HAL_InitTick>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d002      	beq.n	800178c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	71fb      	strb	r3, [r7, #7]
 800178a:	e001      	b.n	8001790 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800178c:	f7ff fd84 	bl	8001298 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001790:	79fb      	ldrb	r3, [r7, #7]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017a4:	2300      	movs	r3, #0
 80017a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <HAL_InitTick+0x6c>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d023      	beq.n	80017f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017b0:	4b16      	ldr	r3, [pc, #88]	@ (800180c <HAL_InitTick+0x70>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <HAL_InitTick+0x6c>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017be:	fbb3 f3f1 	udiv	r3, r3, r1
 80017c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c6:	4618      	mov	r0, r3
 80017c8:	f001 fded 	bl	80033a6 <HAL_SYSTICK_Config>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10f      	bne.n	80017f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b0f      	cmp	r3, #15
 80017d6:	d809      	bhi.n	80017ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d8:	2200      	movs	r2, #0
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	f04f 30ff 	mov.w	r0, #4294967295
 80017e0:	f001 fdb7 	bl	8003352 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <HAL_InitTick+0x74>)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	e007      	b.n	80017fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
 80017f0:	e004      	b.n	80017fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	73fb      	strb	r3, [r7, #15]
 80017f6:	e001      	b.n	80017fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000008 	.word	0x20000008
 800180c:	20000000 	.word	0x20000000
 8001810:	20000004 	.word	0x20000004

08001814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <HAL_IncTick+0x20>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <HAL_IncTick+0x24>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	4a04      	ldr	r2, [pc, #16]	@ (8001838 <HAL_IncTick+0x24>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000008 	.word	0x20000008
 8001838:	20000354 	.word	0x20000354

0800183c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return uwTick;
 8001840:	4b03      	ldr	r3, [pc, #12]	@ (8001850 <HAL_GetTick+0x14>)
 8001842:	681b      	ldr	r3, [r3, #0]
}
 8001844:	4618      	mov	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000354 	.word	0x20000354

08001854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800185c:	f7ff ffee 	bl	800183c <HAL_GetTick>
 8001860:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800186c:	d005      	beq.n	800187a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800186e:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <HAL_Delay+0x44>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	461a      	mov	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4413      	add	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800187a:	bf00      	nop
 800187c:	f7ff ffde 	bl	800183c <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	429a      	cmp	r2, r3
 800188a:	d8f7      	bhi.n	800187c <HAL_Delay+0x28>
  {
  }
}
 800188c:	bf00      	nop
 800188e:	bf00      	nop
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000008 	.word	0x20000008

0800189c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	609a      	str	r2, [r3, #8]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	609a      	str	r2, [r3, #8]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001904:	b480      	push	{r7}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
 8001910:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3360      	adds	r3, #96	@ 0x60
 8001916:	461a      	mov	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <LL_ADC_SetOffset+0x44>)
 8001926:	4013      	ands	r3, r2
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	4313      	orrs	r3, r2
 8001934:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800193c:	bf00      	nop
 800193e:	371c      	adds	r7, #28
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	03fff000 	.word	0x03fff000

0800194c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3360      	adds	r3, #96	@ 0x60
 800195a:	461a      	mov	r2, r3
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800196c:	4618      	mov	r0, r3
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001978:	b480      	push	{r7}
 800197a:	b087      	sub	sp, #28
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	3360      	adds	r3, #96	@ 0x60
 8001988:	461a      	mov	r2, r3
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	431a      	orrs	r2, r3
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80019a2:	bf00      	nop
 80019a4:	371c      	adds	r7, #28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
 80019b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	695b      	ldr	r3, [r3, #20]
 80019bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	615a      	str	r2, [r3, #20]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e000      	b.n	80019ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b087      	sub	sp, #28
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3330      	adds	r3, #48	@ 0x30
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	0a1b      	lsrs	r3, r3, #8
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	f003 030c 	and.w	r3, r3, #12
 8001a16:	4413      	add	r3, r2
 8001a18:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	f003 031f 	and.w	r3, r3, #31
 8001a24:	211f      	movs	r1, #31
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	401a      	ands	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	0e9b      	lsrs	r3, r3, #26
 8001a32:	f003 011f 	and.w	r1, r3, #31
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	f003 031f 	and.w	r3, r3, #31
 8001a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a40:	431a      	orrs	r2, r3
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a46:	bf00      	nop
 8001a48:	371c      	adds	r7, #28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001a66:	2301      	movs	r3, #1
 8001a68:	e000      	b.n	8001a6c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	3314      	adds	r3, #20
 8001a88:	461a      	mov	r2, r3
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	0e5b      	lsrs	r3, r3, #25
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	4413      	add	r3, r2
 8001a96:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	0d1b      	lsrs	r3, r3, #20
 8001aa0:	f003 031f 	and.w	r3, r3, #31
 8001aa4:	2107      	movs	r1, #7
 8001aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	401a      	ands	r2, r3
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	0d1b      	lsrs	r3, r3, #20
 8001ab2:	f003 031f 	and.w	r3, r3, #31
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8001abc:	431a      	orrs	r2, r3
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ac2:	bf00      	nop
 8001ac4:	371c      	adds	r7, #28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	401a      	ands	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f003 0318 	and.w	r3, r3, #24
 8001af2:	4908      	ldr	r1, [pc, #32]	@ (8001b14 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001af4:	40d9      	lsrs	r1, r3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	400b      	ands	r3, r1
 8001afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001afe:	431a      	orrs	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001b06:	bf00      	nop
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	0007ffff 	.word	0x0007ffff

08001b18 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 031f 	and.w	r3, r3, #31
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	6093      	str	r3, [r2, #8]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b88:	d101      	bne.n	8001b8e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e000      	b.n	8001b90 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001bac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bb0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001bd8:	d101      	bne.n	8001bde <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c00:	f043 0201 	orr.w	r2, r3, #1
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d101      	bne.n	8001c2c <LL_ADC_IsEnabled+0x18>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <LL_ADC_IsEnabled+0x1a>
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c4a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c4e:	f043 0204 	orr.w	r2, r3, #4
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d101      	bne.n	8001c7a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c76:	2301      	movs	r3, #1
 8001c78:	e000      	b.n	8001c7c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 0308 	and.w	r3, r3, #8
 8001c98:	2b08      	cmp	r3, #8
 8001c9a:	d101      	bne.n	8001ca0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e000      	b.n	8001ca2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b089      	sub	sp, #36	@ 0x24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e133      	b.n	8001f32 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d109      	bne.n	8001cec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff fb01 	bl	80012e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff3f 	bl	8001b74 <LL_ADC_IsDeepPowerDownEnabled>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d004      	beq.n	8001d06 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff25 	bl	8001b50 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ff5a 	bl	8001bc4 <LL_ADC_IsInternalRegulatorEnabled>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d115      	bne.n	8001d42 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff ff3e 	bl	8001b9c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d20:	4b86      	ldr	r3, [pc, #536]	@ (8001f3c <HAL_ADC_Init+0x28c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	099b      	lsrs	r3, r3, #6
 8001d26:	4a86      	ldr	r2, [pc, #536]	@ (8001f40 <HAL_ADC_Init+0x290>)
 8001d28:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2c:	099b      	lsrs	r3, r3, #6
 8001d2e:	3301      	adds	r3, #1
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d34:	e002      	b.n	8001d3c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f9      	bne.n	8001d36 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ff3c 	bl	8001bc4 <LL_ADC_IsInternalRegulatorEnabled>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d56:	f043 0210 	orr.w	r2, r3, #16
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d62:	f043 0201 	orr.w	r2, r3, #1
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff75 	bl	8001c62 <LL_ADC_REG_IsConversionOngoing>
 8001d78:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f040 80cc 	bne.w	8001f20 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 80c8 	bne.w	8001f20 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d94:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d98:	f043 0202 	orr.w	r2, r3, #2
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff35 	bl	8001c14 <LL_ADC_IsEnabled>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d115      	bne.n	8001ddc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001db0:	4864      	ldr	r0, [pc, #400]	@ (8001f44 <HAL_ADC_Init+0x294>)
 8001db2:	f7ff ff2f 	bl	8001c14 <LL_ADC_IsEnabled>
 8001db6:	4604      	mov	r4, r0
 8001db8:	4863      	ldr	r0, [pc, #396]	@ (8001f48 <HAL_ADC_Init+0x298>)
 8001dba:	f7ff ff2b 	bl	8001c14 <LL_ADC_IsEnabled>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	431c      	orrs	r4, r3
 8001dc2:	4862      	ldr	r0, [pc, #392]	@ (8001f4c <HAL_ADC_Init+0x29c>)
 8001dc4:	f7ff ff26 	bl	8001c14 <LL_ADC_IsEnabled>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4323      	orrs	r3, r4
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d105      	bne.n	8001ddc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	485e      	ldr	r0, [pc, #376]	@ (8001f50 <HAL_ADC_Init+0x2a0>)
 8001dd8:	f7ff fd60 	bl	800189c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	7e5b      	ldrb	r3, [r3, #25]
 8001de0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001de6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001dec:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001df2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dfa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d106      	bne.n	8001e18 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	045b      	lsls	r3, r3, #17
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d009      	beq.n	8001e34 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e24:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	4b46      	ldr	r3, [pc, #280]	@ (8001f54 <HAL_ADC_Init+0x2a4>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	69b9      	ldr	r1, [r7, #24]
 8001e44:	430b      	orrs	r3, r1
 8001e46:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff1b 	bl	8001c88 <LL_ADC_INJ_IsConversionOngoing>
 8001e52:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d140      	bne.n	8001edc <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d13d      	bne.n	8001edc <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7e1b      	ldrb	r3, [r3, #24]
 8001e68:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e6a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e72:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e74:	4313      	orrs	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e82:	f023 0306 	bic.w	r3, r3, #6
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 8001e8c:	430b      	orrs	r3, r1
 8001e8e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d118      	bne.n	8001ecc <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ea4:	f023 0304 	bic.w	r3, r3, #4
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001eb0:	4311      	orrs	r1, r2
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001eb6:	4311      	orrs	r1, r2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0201 	orr.w	r2, r2, #1
 8001ec8:	611a      	str	r2, [r3, #16]
 8001eca:	e007      	b.n	8001edc <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0201 	bic.w	r2, r2, #1
 8001eda:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d10c      	bne.n	8001efe <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f023 010f 	bic.w	r1, r3, #15
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	1e5a      	subs	r2, r3, #1
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	631a      	str	r2, [r3, #48]	@ 0x30
 8001efc:	e007      	b.n	8001f0e <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 020f 	bic.w	r2, r2, #15
 8001f0c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f12:	f023 0303 	bic.w	r3, r3, #3
 8001f16:	f043 0201 	orr.w	r2, r3, #1
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f1e:	e007      	b.n	8001f30 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f24:	f043 0210 	orr.w	r2, r3, #16
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f30:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3724      	adds	r7, #36	@ 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd90      	pop	{r4, r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	053e2d63 	.word	0x053e2d63
 8001f44:	50040000 	.word	0x50040000
 8001f48:	50040100 	.word	0x50040100
 8001f4c:	50040200 	.word	0x50040200
 8001f50:	50040300 	.word	0x50040300
 8001f54:	fff0c007 	.word	0xfff0c007

08001f58 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f64:	4853      	ldr	r0, [pc, #332]	@ (80020b4 <HAL_ADC_Start_DMA+0x15c>)
 8001f66:	f7ff fdd7 	bl	8001b18 <LL_ADC_GetMultimode>
 8001f6a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff fe76 	bl	8001c62 <LL_ADC_REG_IsConversionOngoing>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f040 8093 	bne.w	80020a4 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_ADC_Start_DMA+0x34>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e08e      	b.n	80020aa <HAL_ADC_Start_DMA+0x152>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a47      	ldr	r2, [pc, #284]	@ (80020b8 <HAL_ADC_Start_DMA+0x160>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d008      	beq.n	8001fb0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	2b05      	cmp	r3, #5
 8001fa8:	d002      	beq.n	8001fb0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	2b09      	cmp	r3, #9
 8001fae:	d172      	bne.n	8002096 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f000 fed1 	bl	8002d58 <ADC_Enable>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001fba:	7dfb      	ldrb	r3, [r7, #23]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d165      	bne.n	800208c <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a38      	ldr	r2, [pc, #224]	@ (80020bc <HAL_ADC_Start_DMA+0x164>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d002      	beq.n	8001fe4 <HAL_ADC_Start_DMA+0x8c>
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	e000      	b.n	8001fe6 <HAL_ADC_Start_DMA+0x8e>
 8001fe4:	4b36      	ldr	r3, [pc, #216]	@ (80020c0 <HAL_ADC_Start_DMA+0x168>)
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	6812      	ldr	r2, [r2, #0]
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d002      	beq.n	8001ff4 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d105      	bne.n	8002000 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002004:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002010:	f023 0206 	bic.w	r2, r3, #6
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002018:	e002      	b.n	8002020 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002024:	4a27      	ldr	r2, [pc, #156]	@ (80020c4 <HAL_ADC_Start_DMA+0x16c>)
 8002026:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800202c:	4a26      	ldr	r2, [pc, #152]	@ (80020c8 <HAL_ADC_Start_DMA+0x170>)
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002034:	4a25      	ldr	r2, [pc, #148]	@ (80020cc <HAL_ADC_Start_DMA+0x174>)
 8002036:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	221c      	movs	r2, #28
 800203e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 0210 	orr.w	r2, r2, #16
 8002056:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	3340      	adds	r3, #64	@ 0x40
 8002072:	4619      	mov	r1, r3
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f001 fa5a 	bl	8003530 <HAL_DMA_Start_IT>
 800207c:	4603      	mov	r3, r0
 800207e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fdd8 	bl	8001c3a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800208a:	e00d      	b.n	80020a8 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8002094:	e008      	b.n	80020a8 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80020a2:	e001      	b.n	80020a8 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020a4:	2302      	movs	r3, #2
 80020a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80020a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	50040300 	.word	0x50040300
 80020b8:	50040200 	.word	0x50040200
 80020bc:	50040100 	.word	0x50040100
 80020c0:	50040000 	.word	0x50040000
 80020c4:	08002e65 	.word	0x08002e65
 80020c8:	08002f3d 	.word	0x08002f3d
 80020cc:	08002f59 	.word	0x08002f59

080020d0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b08a      	sub	sp, #40	@ 0x28
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020ec:	4882      	ldr	r0, [pc, #520]	@ (80022f8 <HAL_ADC_IRQHandler+0x228>)
 80020ee:	f7ff fd13 	bl	8001b18 <LL_ADC_GetMultimode>
 80020f2:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d017      	beq.n	800212e <HAL_ADC_IRQHandler+0x5e>
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d012      	beq.n	800212e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210c:	f003 0310 	and.w	r3, r3, #16
 8002110:	2b00      	cmp	r3, #0
 8002112:	d105      	bne.n	8002120 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 ff81 	bl	8003028 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2202      	movs	r2, #2
 800212c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	d004      	beq.n	8002142 <HAL_ADC_IRQHandler+0x72>
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	f003 0304 	and.w	r3, r3, #4
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10a      	bne.n	8002158 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002148:	2b00      	cmp	r3, #0
 800214a:	f000 8083 	beq.w	8002254 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b00      	cmp	r3, #0
 8002156:	d07d      	beq.n	8002254 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	2b00      	cmp	r3, #0
 8002162:	d105      	bne.n	8002170 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002168:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff fc2d 	bl	80019d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d062      	beq.n	8002246 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a5d      	ldr	r2, [pc, #372]	@ (80022fc <HAL_ADC_IRQHandler+0x22c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d002      	beq.n	8002190 <HAL_ADC_IRQHandler+0xc0>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	e000      	b.n	8002192 <HAL_ADC_IRQHandler+0xc2>
 8002190:	4b5b      	ldr	r3, [pc, #364]	@ (8002300 <HAL_ADC_IRQHandler+0x230>)
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6812      	ldr	r2, [r2, #0]
 8002196:	4293      	cmp	r3, r2
 8002198:	d008      	beq.n	80021ac <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d005      	beq.n	80021ac <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	2b05      	cmp	r3, #5
 80021a4:	d002      	beq.n	80021ac <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2b09      	cmp	r3, #9
 80021aa:	d104      	bne.n	80021b6 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	623b      	str	r3, [r7, #32]
 80021b4:	e00c      	b.n	80021d0 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a50      	ldr	r2, [pc, #320]	@ (80022fc <HAL_ADC_IRQHandler+0x22c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d002      	beq.n	80021c6 <HAL_ADC_IRQHandler+0xf6>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	e000      	b.n	80021c8 <HAL_ADC_IRQHandler+0xf8>
 80021c6:	4b4e      	ldr	r3, [pc, #312]	@ (8002300 <HAL_ADC_IRQHandler+0x230>)
 80021c8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80021d0:	6a3b      	ldr	r3, [r7, #32]
 80021d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d135      	bne.n	8002246 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b08      	cmp	r3, #8
 80021e6:	d12e      	bne.n	8002246 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fd38 	bl	8001c62 <LL_ADC_REG_IsConversionOngoing>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d11a      	bne.n	800222e <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 020c 	bic.w	r2, r2, #12
 8002206:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002218:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d112      	bne.n	8002246 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002224:	f043 0201 	orr.w	r2, r3, #1
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	659a      	str	r2, [r3, #88]	@ 0x58
 800222c:	e00b      	b.n	8002246 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002232:	f043 0210 	orr.w	r2, r3, #16
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223e:	f043 0201 	orr.w	r2, r3, #1
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7fe fe36 	bl	8000eb8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	220c      	movs	r2, #12
 8002252:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	f003 0320 	and.w	r3, r3, #32
 800225a:	2b00      	cmp	r3, #0
 800225c:	d004      	beq.n	8002268 <HAL_ADC_IRQHandler+0x198>
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	f003 0320 	and.w	r3, r3, #32
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10b      	bne.n	8002280 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 809f 	beq.w	80023b2 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 8099 	beq.w	80023b2 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002284:	f003 0310 	and.w	r3, r3, #16
 8002288:	2b00      	cmp	r3, #0
 800228a:	d105      	bne.n	8002298 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002290:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fbd8 	bl	8001a52 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80022a2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fb93 	bl	80019d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80022ae:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a11      	ldr	r2, [pc, #68]	@ (80022fc <HAL_ADC_IRQHandler+0x22c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d002      	beq.n	80022c0 <HAL_ADC_IRQHandler+0x1f0>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	e000      	b.n	80022c2 <HAL_ADC_IRQHandler+0x1f2>
 80022c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <HAL_ADC_IRQHandler+0x230>)
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d008      	beq.n	80022dc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b06      	cmp	r3, #6
 80022d4:	d002      	beq.n	80022dc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2b07      	cmp	r3, #7
 80022da:	d104      	bne.n	80022e6 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	623b      	str	r3, [r7, #32]
 80022e4:	e013      	b.n	800230e <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a04      	ldr	r2, [pc, #16]	@ (80022fc <HAL_ADC_IRQHandler+0x22c>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d009      	beq.n	8002304 <HAL_ADC_IRQHandler+0x234>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	e007      	b.n	8002306 <HAL_ADC_IRQHandler+0x236>
 80022f6:	bf00      	nop
 80022f8:	50040300 	.word	0x50040300
 80022fc:	50040100 	.word	0x50040100
 8002300:	50040000 	.word	0x50040000
 8002304:	4b7d      	ldr	r3, [pc, #500]	@ (80024fc <HAL_ADC_IRQHandler+0x42c>)
 8002306:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d047      	beq.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <HAL_ADC_IRQHandler+0x25e>
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d03f      	beq.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002324:	6a3b      	ldr	r3, [r7, #32]
 8002326:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800232a:	2b00      	cmp	r3, #0
 800232c:	d13a      	bne.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002338:	2b40      	cmp	r3, #64	@ 0x40
 800233a:	d133      	bne.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d12e      	bne.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fc9c 	bl	8001c88 <LL_ADC_INJ_IsConversionOngoing>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d11a      	bne.n	800238c <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002364:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800237a:	2b00      	cmp	r3, #0
 800237c:	d112      	bne.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002382:	f043 0201 	orr.w	r2, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	659a      	str	r2, [r3, #88]	@ 0x58
 800238a:	e00b      	b.n	80023a4 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002390:	f043 0210 	orr.w	r2, r3, #16
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800239c:	f043 0201 	orr.w	r2, r3, #1
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 fe17 	bl	8002fd8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2260      	movs	r2, #96	@ 0x60
 80023b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d011      	beq.n	80023e0 <HAL_ADC_IRQHandler+0x310>
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00c      	beq.n	80023e0 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f8a0 	bl	8002518 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2280      	movs	r2, #128	@ 0x80
 80023de:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d012      	beq.n	8002410 <HAL_ADC_IRQHandler+0x340>
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00d      	beq.n	8002410 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 fdfd 	bl	8003000 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800240e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002416:	2b00      	cmp	r3, #0
 8002418:	d012      	beq.n	8002440 <HAL_ADC_IRQHandler+0x370>
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00d      	beq.n	8002440 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002428:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 fdef 	bl	8003014 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800243e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	f003 0310 	and.w	r3, r3, #16
 8002446:	2b00      	cmp	r3, #0
 8002448:	d036      	beq.n	80024b8 <HAL_ADC_IRQHandler+0x3e8>
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	f003 0310 	and.w	r3, r3, #16
 8002450:	2b00      	cmp	r3, #0
 8002452:	d031      	beq.n	80024b8 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002458:	2b00      	cmp	r3, #0
 800245a:	d102      	bne.n	8002462 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 800245c:	2301      	movs	r3, #1
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002460:	e014      	b.n	800248c <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d008      	beq.n	800247a <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002468:	4825      	ldr	r0, [pc, #148]	@ (8002500 <HAL_ADC_IRQHandler+0x430>)
 800246a:	f7ff fb63 	bl	8001b34 <LL_ADC_GetMultiDMATransfer>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00b      	beq.n	800248c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002474:	2301      	movs	r3, #1
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
 8002478:	e008      	b.n	800248c <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002488:	2301      	movs	r3, #1
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248e:	2b01      	cmp	r3, #1
 8002490:	d10e      	bne.n	80024b0 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002496:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a2:	f043 0202 	orr.w	r2, r3, #2
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f83e 	bl	800252c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2210      	movs	r2, #16
 80024b6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d018      	beq.n	80024f4 <HAL_ADC_IRQHandler+0x424>
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d013      	beq.n	80024f4 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024dc:	f043 0208 	orr.w	r2, r3, #8
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ec:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 fd7c 	bl	8002fec <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80024f4:	bf00      	nop
 80024f6:	3728      	adds	r7, #40	@ 0x28
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	50040000 	.word	0x50040000
 8002500:	50040300 	.word	0x50040300

08002504 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b0b6      	sub	sp, #216	@ 0xd8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002550:	2300      	movs	r3, #0
 8002552:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800255a:	2b01      	cmp	r3, #1
 800255c:	d101      	bne.n	8002562 <HAL_ADC_ConfigChannel+0x22>
 800255e:	2302      	movs	r3, #2
 8002560:	e3e3      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x7ea>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff fb77 	bl	8001c62 <LL_ADC_REG_IsConversionOngoing>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 83c4 	bne.w	8002d04 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b05      	cmp	r3, #5
 800258a:	d824      	bhi.n	80025d6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	3b02      	subs	r3, #2
 8002592:	2b03      	cmp	r3, #3
 8002594:	d81b      	bhi.n	80025ce <HAL_ADC_ConfigChannel+0x8e>
 8002596:	a201      	add	r2, pc, #4	@ (adr r2, 800259c <HAL_ADC_ConfigChannel+0x5c>)
 8002598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800259c:	080025ad 	.word	0x080025ad
 80025a0:	080025b5 	.word	0x080025b5
 80025a4:	080025bd 	.word	0x080025bd
 80025a8:	080025c5 	.word	0x080025c5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80025ac:	230c      	movs	r3, #12
 80025ae:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80025b2:	e010      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80025b4:	2312      	movs	r3, #18
 80025b6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80025ba:	e00c      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80025bc:	2318      	movs	r3, #24
 80025be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80025c2:	e008      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80025c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80025cc:	e003      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80025ce:	2306      	movs	r3, #6
 80025d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80025d4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6818      	ldr	r0, [r3, #0]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80025e4:	f7ff fa09 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff fb38 	bl	8001c62 <LL_ADC_REG_IsConversionOngoing>
 80025f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fb44 	bl	8001c88 <LL_ADC_INJ_IsConversionOngoing>
 8002600:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002604:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002608:	2b00      	cmp	r3, #0
 800260a:	f040 81bf 	bne.w	800298c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800260e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002612:	2b00      	cmp	r3, #0
 8002614:	f040 81ba 	bne.w	800298c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002620:	d10f      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2200      	movs	r2, #0
 800262c:	4619      	mov	r1, r3
 800262e:	f7ff fa23 	bl	8001a78 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f9b7 	bl	80019ae <LL_ADC_SetSamplingTimeCommonConfig>
 8002640:	e00e      	b.n	8002660 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6818      	ldr	r0, [r3, #0]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	6819      	ldr	r1, [r3, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	461a      	mov	r2, r3
 8002650:	f7ff fa12 	bl	8001a78 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff f9a7 	bl	80019ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	695a      	ldr	r2, [r3, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	08db      	lsrs	r3, r3, #3
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	2b04      	cmp	r3, #4
 8002680:	d00a      	beq.n	8002698 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6919      	ldr	r1, [r3, #16]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002692:	f7ff f937 	bl	8001904 <LL_ADC_SetOffset>
 8002696:	e179      	b.n	800298c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2100      	movs	r1, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff f954 	bl	800194c <LL_ADC_GetOffsetChannel>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10a      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x184>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff f949 	bl	800194c <LL_ADC_GetOffsetChannel>
 80026ba:	4603      	mov	r3, r0
 80026bc:	0e9b      	lsrs	r3, r3, #26
 80026be:	f003 021f 	and.w	r2, r3, #31
 80026c2:	e01e      	b.n	8002702 <HAL_ADC_ConfigChannel+0x1c2>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2100      	movs	r1, #0
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff f93e 	bl	800194c <LL_ADC_GetOffsetChannel>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80026da:	fa93 f3a3 	rbit	r3, r3
 80026de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80026e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80026ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80026f2:	2320      	movs	r3, #32
 80026f4:	e004      	b.n	8002700 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80026f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80026fa:	fab3 f383 	clz	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270a:	2b00      	cmp	r3, #0
 800270c:	d105      	bne.n	800271a <HAL_ADC_ConfigChannel+0x1da>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	0e9b      	lsrs	r3, r3, #26
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	e018      	b.n	800274c <HAL_ADC_ConfigChannel+0x20c>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002726:	fa93 f3a3 	rbit	r3, r3
 800272a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800272e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002732:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002736:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800273e:	2320      	movs	r3, #32
 8002740:	e004      	b.n	800274c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002742:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002746:	fab3 f383 	clz	r3, r3
 800274a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800274c:	429a      	cmp	r2, r3
 800274e:	d106      	bne.n	800275e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2200      	movs	r2, #0
 8002756:	2100      	movs	r1, #0
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff f90d 	bl	8001978 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2101      	movs	r1, #1
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff f8f1 	bl	800194c <LL_ADC_GetOffsetChannel>
 800276a:	4603      	mov	r3, r0
 800276c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10a      	bne.n	800278a <HAL_ADC_ConfigChannel+0x24a>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff f8e6 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002780:	4603      	mov	r3, r0
 8002782:	0e9b      	lsrs	r3, r3, #26
 8002784:	f003 021f 	and.w	r2, r3, #31
 8002788:	e01e      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x288>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2101      	movs	r1, #1
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff f8db 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002796:	4603      	mov	r3, r0
 8002798:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80027a0:	fa93 f3a3 	rbit	r3, r3
 80027a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80027a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80027ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80027b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80027b8:	2320      	movs	r3, #32
 80027ba:	e004      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80027bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80027c0:	fab3 f383 	clz	r3, r3
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d105      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x2a0>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	0e9b      	lsrs	r3, r3, #26
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	e018      	b.n	8002812 <HAL_ADC_ConfigChannel+0x2d2>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027ec:	fa93 f3a3 	rbit	r3, r3
 80027f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80027f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80027f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80027fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002804:	2320      	movs	r3, #32
 8002806:	e004      	b.n	8002812 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002808:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800280c:	fab3 f383 	clz	r3, r3
 8002810:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002812:	429a      	cmp	r2, r3
 8002814:	d106      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2200      	movs	r2, #0
 800281c:	2101      	movs	r1, #1
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff f8aa 	bl	8001978 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2102      	movs	r1, #2
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff f88e 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x310>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2102      	movs	r1, #2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff f883 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	0e9b      	lsrs	r3, r3, #26
 800284a:	f003 021f 	and.w	r2, r3, #31
 800284e:	e01e      	b.n	800288e <HAL_ADC_ConfigChannel+0x34e>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2102      	movs	r1, #2
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff f878 	bl	800194c <LL_ADC_GetOffsetChannel>
 800285c:	4603      	mov	r3, r0
 800285e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800286e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002872:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002876:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800287e:	2320      	movs	r3, #32
 8002880:	e004      	b.n	800288c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002882:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002886:	fab3 f383 	clz	r3, r3
 800288a:	b2db      	uxtb	r3, r3
 800288c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x366>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	0e9b      	lsrs	r3, r3, #26
 80028a0:	f003 031f 	and.w	r3, r3, #31
 80028a4:	e014      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x390>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80028ae:	fa93 f3a3 	rbit	r3, r3
 80028b2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80028b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80028ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80028c2:	2320      	movs	r3, #32
 80028c4:	e004      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80028c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028ca:	fab3 f383 	clz	r3, r3
 80028ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d106      	bne.n	80028e2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2200      	movs	r2, #0
 80028da:	2102      	movs	r1, #2
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff f84b 	bl	8001978 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2103      	movs	r1, #3
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff f82f 	bl	800194c <LL_ADC_GetOffsetChannel>
 80028ee:	4603      	mov	r3, r0
 80028f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10a      	bne.n	800290e <HAL_ADC_ConfigChannel+0x3ce>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2103      	movs	r1, #3
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff f824 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	0e9b      	lsrs	r3, r3, #26
 8002908:	f003 021f 	and.w	r2, r3, #31
 800290c:	e017      	b.n	800293e <HAL_ADC_ConfigChannel+0x3fe>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2103      	movs	r1, #3
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff f819 	bl	800194c <LL_ADC_GetOffsetChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002920:	fa93 f3a3 	rbit	r3, r3
 8002924:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002928:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800292a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002930:	2320      	movs	r3, #32
 8002932:	e003      	b.n	800293c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002934:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	2b00      	cmp	r3, #0
 8002948:	d105      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x416>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	0e9b      	lsrs	r3, r3, #26
 8002950:	f003 031f 	and.w	r3, r3, #31
 8002954:	e011      	b.n	800297a <HAL_ADC_ConfigChannel+0x43a>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002964:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002966:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002968:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800296e:	2320      	movs	r3, #32
 8002970:	e003      	b.n	800297a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002972:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002974:	fab3 f383 	clz	r3, r3
 8002978:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800297a:	429a      	cmp	r2, r3
 800297c:	d106      	bne.n	800298c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2200      	movs	r2, #0
 8002984:	2103      	movs	r1, #3
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fff6 	bl	8001978 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff f93f 	bl	8001c14 <LL_ADC_IsEnabled>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	f040 813f 	bne.w	8002c1c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6818      	ldr	r0, [r3, #0]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	6819      	ldr	r1, [r3, #0]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	461a      	mov	r2, r3
 80029ac:	f7ff f890 	bl	8001ad0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	4a8e      	ldr	r2, [pc, #568]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x6b0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	f040 8130 	bne.w	8002c1c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10b      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x4a4>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	0e9b      	lsrs	r3, r3, #26
 80029d2:	3301      	adds	r3, #1
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	2b09      	cmp	r3, #9
 80029da:	bf94      	ite	ls
 80029dc:	2301      	movls	r3, #1
 80029de:	2300      	movhi	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	e019      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x4d8>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029ec:	fa93 f3a3 	rbit	r3, r3
 80029f0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80029f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80029f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80029fc:	2320      	movs	r3, #32
 80029fe:	e003      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002a00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	3301      	adds	r3, #1
 8002a0a:	f003 031f 	and.w	r3, r3, #31
 8002a0e:	2b09      	cmp	r3, #9
 8002a10:	bf94      	ite	ls
 8002a12:	2301      	movls	r3, #1
 8002a14:	2300      	movhi	r3, #0
 8002a16:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d079      	beq.n	8002b10 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d107      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x4f8>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	0e9b      	lsrs	r3, r3, #26
 8002a2e:	3301      	adds	r3, #1
 8002a30:	069b      	lsls	r3, r3, #26
 8002a32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a36:	e015      	b.n	8002a64 <HAL_ADC_ConfigChannel+0x524>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a40:	fa93 f3a3 	rbit	r3, r3
 8002a44:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a48:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002a4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002a50:	2320      	movs	r3, #32
 8002a52:	e003      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	069b      	lsls	r3, r3, #26
 8002a60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d109      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x544>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	0e9b      	lsrs	r3, r3, #26
 8002a76:	3301      	adds	r3, #1
 8002a78:	f003 031f 	and.w	r3, r3, #31
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a82:	e017      	b.n	8002ab4 <HAL_ADC_ConfigChannel+0x574>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a8c:	fa93 f3a3 	rbit	r3, r3
 8002a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a94:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002a96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002a9c:	2320      	movs	r3, #32
 8002a9e:	e003      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002aa2:	fab3 f383 	clz	r3, r3
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	f003 031f 	and.w	r3, r3, #31
 8002aae:	2101      	movs	r1, #1
 8002ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab4:	ea42 0103 	orr.w	r1, r2, r3
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10a      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x59a>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	0e9b      	lsrs	r3, r3, #26
 8002aca:	3301      	adds	r3, #1
 8002acc:	f003 021f 	and.w	r2, r3, #31
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4413      	add	r3, r2
 8002ad6:	051b      	lsls	r3, r3, #20
 8002ad8:	e018      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x5cc>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002af2:	2320      	movs	r3, #32
 8002af4:	e003      	b.n	8002afe <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	f003 021f 	and.w	r2, r3, #31
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	e080      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d107      	bne.n	8002b2c <HAL_ADC_ConfigChannel+0x5ec>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	0e9b      	lsrs	r3, r3, #26
 8002b22:	3301      	adds	r3, #1
 8002b24:	069b      	lsls	r3, r3, #26
 8002b26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b2a:	e015      	b.n	8002b58 <HAL_ADC_ConfigChannel+0x618>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b34:	fa93 f3a3 	rbit	r3, r3
 8002b38:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002b44:	2320      	movs	r3, #32
 8002b46:	e003      	b.n	8002b50 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4a:	fab3 f383 	clz	r3, r3
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	3301      	adds	r3, #1
 8002b52:	069b      	lsls	r3, r3, #26
 8002b54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d109      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x638>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	0e9b      	lsrs	r3, r3, #26
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	f003 031f 	and.w	r3, r3, #31
 8002b70:	2101      	movs	r1, #1
 8002b72:	fa01 f303 	lsl.w	r3, r1, r3
 8002b76:	e017      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x668>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	fa93 f3a3 	rbit	r3, r3
 8002b84:	61bb      	str	r3, [r7, #24]
  return result;
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002b8a:	6a3b      	ldr	r3, [r7, #32]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002b90:	2320      	movs	r3, #32
 8002b92:	e003      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	fab3 f383 	clz	r3, r3
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f003 031f 	and.w	r3, r3, #31
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba8:	ea42 0103 	orr.w	r1, r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x694>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	0e9b      	lsrs	r3, r3, #26
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	f003 021f 	and.w	r2, r3, #31
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	4413      	add	r3, r2
 8002bca:	3b1e      	subs	r3, #30
 8002bcc:	051b      	lsls	r3, r3, #20
 8002bce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bd2:	e01d      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x6d0>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	fa93 f3a3 	rbit	r3, r3
 8002be0:	60fb      	str	r3, [r7, #12]
  return result;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d103      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002bec:	2320      	movs	r3, #32
 8002bee:	e005      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x6bc>
 8002bf0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	f003 021f 	and.w	r2, r3, #31
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	3b1e      	subs	r3, #30
 8002c0a:	051b      	lsls	r3, r3, #20
 8002c0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c10:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c16:	4619      	mov	r1, r3
 8002c18:	f7fe ff2e 	bl	8001a78 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b44      	ldr	r3, [pc, #272]	@ (8002d34 <HAL_ADC_ConfigChannel+0x7f4>)
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d07a      	beq.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c28:	4843      	ldr	r0, [pc, #268]	@ (8002d38 <HAL_ADC_ConfigChannel+0x7f8>)
 8002c2a:	f7fe fe5d 	bl	80018e8 <LL_ADC_GetCommonPathInternalCh>
 8002c2e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a41      	ldr	r2, [pc, #260]	@ (8002d3c <HAL_ADC_ConfigChannel+0x7fc>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d12c      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d126      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a3c      	ldr	r2, [pc, #240]	@ (8002d40 <HAL_ADC_ConfigChannel+0x800>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d004      	beq.n	8002c5c <HAL_ADC_ConfigChannel+0x71c>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a3b      	ldr	r2, [pc, #236]	@ (8002d44 <HAL_ADC_ConfigChannel+0x804>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d15d      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c64:	4619      	mov	r1, r3
 8002c66:	4834      	ldr	r0, [pc, #208]	@ (8002d38 <HAL_ADC_ConfigChannel+0x7f8>)
 8002c68:	f7fe fe2b 	bl	80018c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c6c:	4b36      	ldr	r3, [pc, #216]	@ (8002d48 <HAL_ADC_ConfigChannel+0x808>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	099b      	lsrs	r3, r3, #6
 8002c72:	4a36      	ldr	r2, [pc, #216]	@ (8002d4c <HAL_ADC_ConfigChannel+0x80c>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	099b      	lsrs	r3, r3, #6
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002c86:	e002      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1f9      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c94:	e040      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a2d      	ldr	r2, [pc, #180]	@ (8002d50 <HAL_ADC_ConfigChannel+0x810>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d118      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ca0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ca4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d112      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a23      	ldr	r2, [pc, #140]	@ (8002d40 <HAL_ADC_ConfigChannel+0x800>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d004      	beq.n	8002cc0 <HAL_ADC_ConfigChannel+0x780>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a22      	ldr	r2, [pc, #136]	@ (8002d44 <HAL_ADC_ConfigChannel+0x804>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d12d      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cc8:	4619      	mov	r1, r3
 8002cca:	481b      	ldr	r0, [pc, #108]	@ (8002d38 <HAL_ADC_ConfigChannel+0x7f8>)
 8002ccc:	f7fe fdf9 	bl	80018c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cd0:	e024      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d54 <HAL_ADC_ConfigChannel+0x814>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d120      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ce0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d11a      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a14      	ldr	r2, [pc, #80]	@ (8002d40 <HAL_ADC_ConfigChannel+0x800>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d115      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cf2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cf6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	480e      	ldr	r0, [pc, #56]	@ (8002d38 <HAL_ADC_ConfigChannel+0x7f8>)
 8002cfe:	f7fe fde0 	bl	80018c2 <LL_ADC_SetCommonPathInternalCh>
 8002d02:	e00c      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d08:	f043 0220 	orr.w	r2, r3, #32
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002d16:	e002      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d18:	bf00      	nop
 8002d1a:	e000      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d1c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002d26:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	37d8      	adds	r7, #216	@ 0xd8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	80080000 	.word	0x80080000
 8002d38:	50040300 	.word	0x50040300
 8002d3c:	c7520000 	.word	0xc7520000
 8002d40:	50040000 	.word	0x50040000
 8002d44:	50040200 	.word	0x50040200
 8002d48:	20000000 	.word	0x20000000
 8002d4c:	053e2d63 	.word	0x053e2d63
 8002d50:	cb840000 	.word	0xcb840000
 8002d54:	80000001 	.word	0x80000001

08002d58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fe ff53 	bl	8001c14 <LL_ADC_IsEnabled>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d169      	bne.n	8002e48 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	4b36      	ldr	r3, [pc, #216]	@ (8002e54 <ADC_Enable+0xfc>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00d      	beq.n	8002d9e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d86:	f043 0210 	orr.w	r2, r3, #16
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d92:	f043 0201 	orr.w	r2, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e055      	b.n	8002e4a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe ff22 	bl	8001bec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002da8:	482b      	ldr	r0, [pc, #172]	@ (8002e58 <ADC_Enable+0x100>)
 8002daa:	f7fe fd9d 	bl	80018e8 <LL_ADC_GetCommonPathInternalCh>
 8002dae:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002db0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d013      	beq.n	8002de0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002db8:	4b28      	ldr	r3, [pc, #160]	@ (8002e5c <ADC_Enable+0x104>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	099b      	lsrs	r3, r3, #6
 8002dbe:	4a28      	ldr	r2, [pc, #160]	@ (8002e60 <ADC_Enable+0x108>)
 8002dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc4:	099b      	lsrs	r3, r3, #6
 8002dc6:	1c5a      	adds	r2, r3, #1
 8002dc8:	4613      	mov	r3, r2
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	4413      	add	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002dd2:	e002      	b.n	8002dda <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1f9      	bne.n	8002dd4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002de0:	f7fe fd2c 	bl	800183c <HAL_GetTick>
 8002de4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002de6:	e028      	b.n	8002e3a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe ff11 	bl	8001c14 <LL_ADC_IsEnabled>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d104      	bne.n	8002e02 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fe fef5 	bl	8001bec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e02:	f7fe fd1b 	bl	800183c <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d914      	bls.n	8002e3a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d00d      	beq.n	8002e3a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e22:	f043 0210 	orr.w	r2, r3, #16
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2e:	f043 0201 	orr.w	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e007      	b.n	8002e4a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d1cf      	bne.n	8002de8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	8000003f 	.word	0x8000003f
 8002e58:	50040300 	.word	0x50040300
 8002e5c:	20000000 	.word	0x20000000
 8002e60:	053e2d63 	.word	0x053e2d63

08002e64 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e70:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e76:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d14b      	bne.n	8002f16 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e82:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d021      	beq.n	8002edc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7fe fd99 	bl	80019d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d032      	beq.n	8002f0e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d12b      	bne.n	8002f0e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d11f      	bne.n	8002f0e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed2:	f043 0201 	orr.w	r2, r3, #1
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	659a      	str	r2, [r3, #88]	@ 0x58
 8002eda:	e018      	b.n	8002f0e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d111      	bne.n	8002f0e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d105      	bne.n	8002f0e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f06:	f043 0201 	orr.w	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f7fd ffd2 	bl	8000eb8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002f14:	e00e      	b.n	8002f34 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f003 0310 	and.w	r3, r3, #16
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f7ff fb02 	bl	800252c <HAL_ADC_ErrorCallback>
}
 8002f28:	e004      	b.n	8002f34 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	4798      	blx	r3
}
 8002f34:	bf00      	nop
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f48:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f7ff fada 	bl	8002504 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f50:	bf00      	nop
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f64:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f76:	f043 0204 	orr.w	r2, r3, #4
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f7ff fad4 	bl	800252c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f84:	bf00      	nop
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <LL_ADC_IsEnabled>:
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d101      	bne.n	8002fa4 <LL_ADC_IsEnabled+0x18>
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e000      	b.n	8002fa6 <LL_ADC_IsEnabled+0x1a>
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <LL_ADC_REG_IsConversionOngoing>:
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d101      	bne.n	8002fca <LL_ADC_REG_IsConversionOngoing+0x18>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800303c:	b590      	push	{r4, r7, lr}
 800303e:	b0a1      	sub	sp, #132	@ 0x84
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003046:	2300      	movs	r3, #0
 8003048:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003056:	2302      	movs	r3, #2
 8003058:	e093      	b.n	8003182 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003062:	2300      	movs	r3, #0
 8003064:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003066:	2300      	movs	r3, #0
 8003068:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a47      	ldr	r2, [pc, #284]	@ (800318c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d102      	bne.n	800307a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003074:	4b46      	ldr	r3, [pc, #280]	@ (8003190 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	e001      	b.n	800307e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10b      	bne.n	800309c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003088:	f043 0220 	orr.w	r2, r3, #32
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e072      	b.n	8003182 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff ff87 	bl	8002fb2 <LL_ADC_REG_IsConversionOngoing>
 80030a4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff ff81 	bl	8002fb2 <LL_ADC_REG_IsConversionOngoing>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d154      	bne.n	8003160 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80030b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d151      	bne.n	8003160 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030bc:	4b35      	ldr	r3, [pc, #212]	@ (8003194 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80030be:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d02c      	beq.n	8003122 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80030c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	6859      	ldr	r1, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030da:	035b      	lsls	r3, r3, #13
 80030dc:	430b      	orrs	r3, r1
 80030de:	431a      	orrs	r2, r3
 80030e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030e4:	4829      	ldr	r0, [pc, #164]	@ (800318c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030e6:	f7ff ff51 	bl	8002f8c <LL_ADC_IsEnabled>
 80030ea:	4604      	mov	r4, r0
 80030ec:	4828      	ldr	r0, [pc, #160]	@ (8003190 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030ee:	f7ff ff4d 	bl	8002f8c <LL_ADC_IsEnabled>
 80030f2:	4603      	mov	r3, r0
 80030f4:	431c      	orrs	r4, r3
 80030f6:	4828      	ldr	r0, [pc, #160]	@ (8003198 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80030f8:	f7ff ff48 	bl	8002f8c <LL_ADC_IsEnabled>
 80030fc:	4603      	mov	r3, r0
 80030fe:	4323      	orrs	r3, r4
 8003100:	2b00      	cmp	r3, #0
 8003102:	d137      	bne.n	8003174 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800310c:	f023 030f 	bic.w	r3, r3, #15
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	6811      	ldr	r1, [r2, #0]
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	6892      	ldr	r2, [r2, #8]
 8003118:	430a      	orrs	r2, r1
 800311a:	431a      	orrs	r2, r3
 800311c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800311e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003120:	e028      	b.n	8003174 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003122:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800312a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800312c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800312e:	4817      	ldr	r0, [pc, #92]	@ (800318c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003130:	f7ff ff2c 	bl	8002f8c <LL_ADC_IsEnabled>
 8003134:	4604      	mov	r4, r0
 8003136:	4816      	ldr	r0, [pc, #88]	@ (8003190 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003138:	f7ff ff28 	bl	8002f8c <LL_ADC_IsEnabled>
 800313c:	4603      	mov	r3, r0
 800313e:	431c      	orrs	r4, r3
 8003140:	4815      	ldr	r0, [pc, #84]	@ (8003198 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003142:	f7ff ff23 	bl	8002f8c <LL_ADC_IsEnabled>
 8003146:	4603      	mov	r3, r0
 8003148:	4323      	orrs	r3, r4
 800314a:	2b00      	cmp	r3, #0
 800314c:	d112      	bne.n	8003174 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800314e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003156:	f023 030f 	bic.w	r3, r3, #15
 800315a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800315c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800315e:	e009      	b.n	8003174 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003164:	f043 0220 	orr.w	r2, r3, #32
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003172:	e000      	b.n	8003176 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003174:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800317e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003182:	4618      	mov	r0, r3
 8003184:	3784      	adds	r7, #132	@ 0x84
 8003186:	46bd      	mov	sp, r7
 8003188:	bd90      	pop	{r4, r7, pc}
 800318a:	bf00      	nop
 800318c:	50040000 	.word	0x50040000
 8003190:	50040100 	.word	0x50040100
 8003194:	50040300 	.word	0x50040300
 8003198:	50040200 	.word	0x50040200

0800319c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031ac:	4b0c      	ldr	r3, [pc, #48]	@ (80031e0 <__NVIC_SetPriorityGrouping+0x44>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031b8:	4013      	ands	r3, r2
 80031ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ce:	4a04      	ldr	r2, [pc, #16]	@ (80031e0 <__NVIC_SetPriorityGrouping+0x44>)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	60d3      	str	r3, [r2, #12]
}
 80031d4:	bf00      	nop
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031e8:	4b04      	ldr	r3, [pc, #16]	@ (80031fc <__NVIC_GetPriorityGrouping+0x18>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	0a1b      	lsrs	r3, r3, #8
 80031ee:	f003 0307 	and.w	r3, r3, #7
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	e000ed00 	.word	0xe000ed00

08003200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800320a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320e:	2b00      	cmp	r3, #0
 8003210:	db0b      	blt.n	800322a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	f003 021f 	and.w	r2, r3, #31
 8003218:	4907      	ldr	r1, [pc, #28]	@ (8003238 <__NVIC_EnableIRQ+0x38>)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	095b      	lsrs	r3, r3, #5
 8003220:	2001      	movs	r0, #1
 8003222:	fa00 f202 	lsl.w	r2, r0, r2
 8003226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	e000e100 	.word	0xe000e100

0800323c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	6039      	str	r1, [r7, #0]
 8003246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324c:	2b00      	cmp	r3, #0
 800324e:	db0a      	blt.n	8003266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	b2da      	uxtb	r2, r3
 8003254:	490c      	ldr	r1, [pc, #48]	@ (8003288 <__NVIC_SetPriority+0x4c>)
 8003256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325a:	0112      	lsls	r2, r2, #4
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	440b      	add	r3, r1
 8003260:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003264:	e00a      	b.n	800327c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	b2da      	uxtb	r2, r3
 800326a:	4908      	ldr	r1, [pc, #32]	@ (800328c <__NVIC_SetPriority+0x50>)
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	f003 030f 	and.w	r3, r3, #15
 8003272:	3b04      	subs	r3, #4
 8003274:	0112      	lsls	r2, r2, #4
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	440b      	add	r3, r1
 800327a:	761a      	strb	r2, [r3, #24]
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	e000e100 	.word	0xe000e100
 800328c:	e000ed00 	.word	0xe000ed00

08003290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003290:	b480      	push	{r7}
 8003292:	b089      	sub	sp, #36	@ 0x24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f1c3 0307 	rsb	r3, r3, #7
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	bf28      	it	cs
 80032ae:	2304      	movcs	r3, #4
 80032b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	3304      	adds	r3, #4
 80032b6:	2b06      	cmp	r3, #6
 80032b8:	d902      	bls.n	80032c0 <NVIC_EncodePriority+0x30>
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	3b03      	subs	r3, #3
 80032be:	e000      	b.n	80032c2 <NVIC_EncodePriority+0x32>
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c4:	f04f 32ff 	mov.w	r2, #4294967295
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43da      	mvns	r2, r3
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	401a      	ands	r2, r3
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032d8:	f04f 31ff 	mov.w	r1, #4294967295
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	fa01 f303 	lsl.w	r3, r1, r3
 80032e2:	43d9      	mvns	r1, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e8:	4313      	orrs	r3, r2
         );
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3724      	adds	r7, #36	@ 0x24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
	...

080032f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3b01      	subs	r3, #1
 8003304:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003308:	d301      	bcc.n	800330e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800330a:	2301      	movs	r3, #1
 800330c:	e00f      	b.n	800332e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800330e:	4a0a      	ldr	r2, [pc, #40]	@ (8003338 <SysTick_Config+0x40>)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3b01      	subs	r3, #1
 8003314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003316:	210f      	movs	r1, #15
 8003318:	f04f 30ff 	mov.w	r0, #4294967295
 800331c:	f7ff ff8e 	bl	800323c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003320:	4b05      	ldr	r3, [pc, #20]	@ (8003338 <SysTick_Config+0x40>)
 8003322:	2200      	movs	r2, #0
 8003324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003326:	4b04      	ldr	r3, [pc, #16]	@ (8003338 <SysTick_Config+0x40>)
 8003328:	2207      	movs	r2, #7
 800332a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	e000e010 	.word	0xe000e010

0800333c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7ff ff29 	bl	800319c <__NVIC_SetPriorityGrouping>
}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b086      	sub	sp, #24
 8003356:	af00      	add	r7, sp, #0
 8003358:	4603      	mov	r3, r0
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003364:	f7ff ff3e 	bl	80031e4 <__NVIC_GetPriorityGrouping>
 8003368:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	6978      	ldr	r0, [r7, #20]
 8003370:	f7ff ff8e 	bl	8003290 <NVIC_EncodePriority>
 8003374:	4602      	mov	r2, r0
 8003376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800337a:	4611      	mov	r1, r2
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff ff5d 	bl	800323c <__NVIC_SetPriority>
}
 8003382:	bf00      	nop
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b082      	sub	sp, #8
 800338e:	af00      	add	r7, sp, #0
 8003390:	4603      	mov	r3, r0
 8003392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff ff31 	bl	8003200 <__NVIC_EnableIRQ>
}
 800339e:	bf00      	nop
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff ffa2 	bl	80032f8 <SysTick_Config>
 80033b4:	4603      	mov	r3, r0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
	...

080033c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e098      	b.n	8003504 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	4b4d      	ldr	r3, [pc, #308]	@ (8003510 <HAL_DMA_Init+0x150>)
 80033da:	429a      	cmp	r2, r3
 80033dc:	d80f      	bhi.n	80033fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003514 <HAL_DMA_Init+0x154>)
 80033e6:	4413      	add	r3, r2
 80033e8:	4a4b      	ldr	r2, [pc, #300]	@ (8003518 <HAL_DMA_Init+0x158>)
 80033ea:	fba2 2303 	umull	r2, r3, r2, r3
 80033ee:	091b      	lsrs	r3, r3, #4
 80033f0:	009a      	lsls	r2, r3, #2
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a48      	ldr	r2, [pc, #288]	@ (800351c <HAL_DMA_Init+0x15c>)
 80033fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80033fc:	e00e      	b.n	800341c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	4b46      	ldr	r3, [pc, #280]	@ (8003520 <HAL_DMA_Init+0x160>)
 8003406:	4413      	add	r3, r2
 8003408:	4a43      	ldr	r2, [pc, #268]	@ (8003518 <HAL_DMA_Init+0x158>)
 800340a:	fba2 2303 	umull	r2, r3, r2, r3
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	009a      	lsls	r2, r3, #2
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a42      	ldr	r2, [pc, #264]	@ (8003524 <HAL_DMA_Init+0x164>)
 800341a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2202      	movs	r2, #2
 8003420:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003436:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003440:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800344c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003458:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	4313      	orrs	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003476:	d039      	beq.n	80034ec <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	4a27      	ldr	r2, [pc, #156]	@ (800351c <HAL_DMA_Init+0x15c>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d11a      	bne.n	80034b8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003482:	4b29      	ldr	r3, [pc, #164]	@ (8003528 <HAL_DMA_Init+0x168>)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348a:	f003 031c 	and.w	r3, r3, #28
 800348e:	210f      	movs	r1, #15
 8003490:	fa01 f303 	lsl.w	r3, r1, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	4924      	ldr	r1, [pc, #144]	@ (8003528 <HAL_DMA_Init+0x168>)
 8003498:	4013      	ands	r3, r2
 800349a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800349c:	4b22      	ldr	r3, [pc, #136]	@ (8003528 <HAL_DMA_Init+0x168>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a8:	f003 031c 	and.w	r3, r3, #28
 80034ac:	fa01 f303 	lsl.w	r3, r1, r3
 80034b0:	491d      	ldr	r1, [pc, #116]	@ (8003528 <HAL_DMA_Init+0x168>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	600b      	str	r3, [r1, #0]
 80034b6:	e019      	b.n	80034ec <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034b8:	4b1c      	ldr	r3, [pc, #112]	@ (800352c <HAL_DMA_Init+0x16c>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c0:	f003 031c 	and.w	r3, r3, #28
 80034c4:	210f      	movs	r1, #15
 80034c6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ca:	43db      	mvns	r3, r3
 80034cc:	4917      	ldr	r1, [pc, #92]	@ (800352c <HAL_DMA_Init+0x16c>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034d2:	4b16      	ldr	r3, [pc, #88]	@ (800352c <HAL_DMA_Init+0x16c>)
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6859      	ldr	r1, [r3, #4]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	f003 031c 	and.w	r3, r3, #28
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	4911      	ldr	r1, [pc, #68]	@ (800352c <HAL_DMA_Init+0x16c>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	40020407 	.word	0x40020407
 8003514:	bffdfff8 	.word	0xbffdfff8
 8003518:	cccccccd 	.word	0xcccccccd
 800351c:	40020000 	.word	0x40020000
 8003520:	bffdfbf8 	.word	0xbffdfbf8
 8003524:	40020400 	.word	0x40020400
 8003528:	400200a8 	.word	0x400200a8
 800352c:	400204a8 	.word	0x400204a8

08003530 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
 800353c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003548:	2b01      	cmp	r3, #1
 800354a:	d101      	bne.n	8003550 <HAL_DMA_Start_IT+0x20>
 800354c:	2302      	movs	r3, #2
 800354e:	e04b      	b.n	80035e8 <HAL_DMA_Start_IT+0xb8>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b01      	cmp	r3, #1
 8003562:	d13a      	bne.n	80035da <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0201 	bic.w	r2, r2, #1
 8003580:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f8e0 	bl	800374e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	2b00      	cmp	r3, #0
 8003594:	d008      	beq.n	80035a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 020e 	orr.w	r2, r2, #14
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	e00f      	b.n	80035c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0204 	bic.w	r2, r2, #4
 80035b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 020a 	orr.w	r2, r2, #10
 80035c6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0201 	orr.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	e005      	b.n	80035e6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80035e2:	2302      	movs	r3, #2
 80035e4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80035e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360c:	f003 031c 	and.w	r3, r3, #28
 8003610:	2204      	movs	r2, #4
 8003612:	409a      	lsls	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4013      	ands	r3, r2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d026      	beq.n	800366a <HAL_DMA_IRQHandler+0x7a>
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f003 0304 	and.w	r3, r3, #4
 8003622:	2b00      	cmp	r3, #0
 8003624:	d021      	beq.n	800366a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0320 	and.w	r3, r3, #32
 8003630:	2b00      	cmp	r3, #0
 8003632:	d107      	bne.n	8003644 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0204 	bic.w	r2, r2, #4
 8003642:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003648:	f003 021c 	and.w	r2, r3, #28
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	2104      	movs	r1, #4
 8003652:	fa01 f202 	lsl.w	r2, r1, r2
 8003656:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365c:	2b00      	cmp	r3, #0
 800365e:	d071      	beq.n	8003744 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003668:	e06c      	b.n	8003744 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366e:	f003 031c 	and.w	r3, r3, #28
 8003672:	2202      	movs	r2, #2
 8003674:	409a      	lsls	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4013      	ands	r3, r2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d02e      	beq.n	80036dc <HAL_DMA_IRQHandler+0xec>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d029      	beq.n	80036dc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10b      	bne.n	80036ae <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 020a 	bic.w	r2, r2, #10
 80036a4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	f003 021c 	and.w	r2, r3, #28
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	2102      	movs	r1, #2
 80036bc:	fa01 f202 	lsl.w	r2, r1, r2
 80036c0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d038      	beq.n	8003744 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80036da:	e033      	b.n	8003744 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036e0:	f003 031c 	and.w	r3, r3, #28
 80036e4:	2208      	movs	r2, #8
 80036e6:	409a      	lsls	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d02a      	beq.n	8003746 <HAL_DMA_IRQHandler+0x156>
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d025      	beq.n	8003746 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 020e 	bic.w	r2, r2, #14
 8003708:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370e:	f003 021c 	and.w	r2, r3, #28
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003716:	2101      	movs	r1, #1
 8003718:	fa01 f202 	lsl.w	r2, r1, r2
 800371c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003738:	2b00      	cmp	r3, #0
 800373a:	d004      	beq.n	8003746 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003744:	bf00      	nop
 8003746:	bf00      	nop
}
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800374e:	b480      	push	{r7}
 8003750:	b085      	sub	sp, #20
 8003752:	af00      	add	r7, sp, #0
 8003754:	60f8      	str	r0, [r7, #12]
 8003756:	60b9      	str	r1, [r7, #8]
 8003758:	607a      	str	r2, [r7, #4]
 800375a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003760:	f003 021c 	and.w	r2, r3, #28
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	2101      	movs	r1, #1
 800376a:	fa01 f202 	lsl.w	r2, r1, r2
 800376e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	2b10      	cmp	r3, #16
 800377e:	d108      	bne.n	8003792 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003790:	e007      	b.n	80037a2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	60da      	str	r2, [r3, #12]
}
 80037a2:	bf00      	nop
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037be:	e166      	b.n	8003a8e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	2101      	movs	r1, #1
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	fa01 f303 	lsl.w	r3, r1, r3
 80037cc:	4013      	ands	r3, r2
 80037ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f000 8158 	beq.w	8003a88 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 0303 	and.w	r3, r3, #3
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d005      	beq.n	80037f0 <HAL_GPIO_Init+0x40>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 0303 	and.w	r3, r3, #3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d130      	bne.n	8003852 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	2203      	movs	r2, #3
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4013      	ands	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003826:	2201      	movs	r2, #1
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	091b      	lsrs	r3, r3, #4
 800383c:	f003 0201 	and.w	r2, r3, #1
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	2b03      	cmp	r3, #3
 800385c:	d017      	beq.n	800388e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	2203      	movs	r2, #3
 800386a:	fa02 f303 	lsl.w	r3, r2, r3
 800386e:	43db      	mvns	r3, r3
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	4013      	ands	r3, r2
 8003874:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	689a      	ldr	r2, [r3, #8]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d123      	bne.n	80038e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	08da      	lsrs	r2, r3, #3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	3208      	adds	r2, #8
 80038a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	220f      	movs	r2, #15
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43db      	mvns	r3, r3
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4013      	ands	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	691a      	ldr	r2, [r3, #16]
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f003 0307 	and.w	r3, r3, #7
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	08da      	lsrs	r2, r3, #3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3208      	adds	r2, #8
 80038dc:	6939      	ldr	r1, [r7, #16]
 80038de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	2203      	movs	r2, #3
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f003 0203 	and.w	r2, r3, #3
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	4313      	orrs	r3, r2
 800390e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 80b2 	beq.w	8003a88 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003924:	4b61      	ldr	r3, [pc, #388]	@ (8003aac <HAL_GPIO_Init+0x2fc>)
 8003926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003928:	4a60      	ldr	r2, [pc, #384]	@ (8003aac <HAL_GPIO_Init+0x2fc>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003930:	4b5e      	ldr	r3, [pc, #376]	@ (8003aac <HAL_GPIO_Init+0x2fc>)
 8003932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	60bb      	str	r3, [r7, #8]
 800393a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800393c:	4a5c      	ldr	r2, [pc, #368]	@ (8003ab0 <HAL_GPIO_Init+0x300>)
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	089b      	lsrs	r3, r3, #2
 8003942:	3302      	adds	r3, #2
 8003944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003948:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f003 0303 	and.w	r3, r3, #3
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	220f      	movs	r2, #15
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	43db      	mvns	r3, r3
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4013      	ands	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003966:	d02b      	beq.n	80039c0 <HAL_GPIO_Init+0x210>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a52      	ldr	r2, [pc, #328]	@ (8003ab4 <HAL_GPIO_Init+0x304>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d025      	beq.n	80039bc <HAL_GPIO_Init+0x20c>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a51      	ldr	r2, [pc, #324]	@ (8003ab8 <HAL_GPIO_Init+0x308>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d01f      	beq.n	80039b8 <HAL_GPIO_Init+0x208>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a50      	ldr	r2, [pc, #320]	@ (8003abc <HAL_GPIO_Init+0x30c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d019      	beq.n	80039b4 <HAL_GPIO_Init+0x204>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a4f      	ldr	r2, [pc, #316]	@ (8003ac0 <HAL_GPIO_Init+0x310>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d013      	beq.n	80039b0 <HAL_GPIO_Init+0x200>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a4e      	ldr	r2, [pc, #312]	@ (8003ac4 <HAL_GPIO_Init+0x314>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d00d      	beq.n	80039ac <HAL_GPIO_Init+0x1fc>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a4d      	ldr	r2, [pc, #308]	@ (8003ac8 <HAL_GPIO_Init+0x318>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d007      	beq.n	80039a8 <HAL_GPIO_Init+0x1f8>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a4c      	ldr	r2, [pc, #304]	@ (8003acc <HAL_GPIO_Init+0x31c>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d101      	bne.n	80039a4 <HAL_GPIO_Init+0x1f4>
 80039a0:	2307      	movs	r3, #7
 80039a2:	e00e      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039a4:	2308      	movs	r3, #8
 80039a6:	e00c      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039a8:	2306      	movs	r3, #6
 80039aa:	e00a      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039ac:	2305      	movs	r3, #5
 80039ae:	e008      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039b0:	2304      	movs	r3, #4
 80039b2:	e006      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039b4:	2303      	movs	r3, #3
 80039b6:	e004      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039b8:	2302      	movs	r3, #2
 80039ba:	e002      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <HAL_GPIO_Init+0x212>
 80039c0:	2300      	movs	r3, #0
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	f002 0203 	and.w	r2, r2, #3
 80039c8:	0092      	lsls	r2, r2, #2
 80039ca:	4093      	lsls	r3, r2
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80039d2:	4937      	ldr	r1, [pc, #220]	@ (8003ab0 <HAL_GPIO_Init+0x300>)
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	089b      	lsrs	r3, r3, #2
 80039d8:	3302      	adds	r3, #2
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039e0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	4013      	ands	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a04:	4a32      	ldr	r2, [pc, #200]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a0a:	4b31      	ldr	r3, [pc, #196]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	43db      	mvns	r3, r3
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4013      	ands	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a2e:	4a28      	ldr	r2, [pc, #160]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003a34:	4b26      	ldr	r3, [pc, #152]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4013      	ands	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003a58:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	43db      	mvns	r3, r3
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a82:	4a13      	ldr	r2, [pc, #76]	@ (8003ad0 <HAL_GPIO_Init+0x320>)
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f47f ae91 	bne.w	80037c0 <HAL_GPIO_Init+0x10>
  }
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	40010000 	.word	0x40010000
 8003ab4:	48000400 	.word	0x48000400
 8003ab8:	48000800 	.word	0x48000800
 8003abc:	48000c00 	.word	0x48000c00
 8003ac0:	48001000 	.word	0x48001000
 8003ac4:	48001400 	.word	0x48001400
 8003ac8:	48001800 	.word	0x48001800
 8003acc:	48001c00 	.word	0x48001c00
 8003ad0:	40010400 	.word	0x40010400

08003ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	460b      	mov	r3, r1
 8003ade:	807b      	strh	r3, [r7, #2]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ae4:	787b      	ldrb	r3, [r7, #1]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003aea:	887a      	ldrh	r2, [r7, #2]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003af0:	e002      	b.n	8003af8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003af2:	887a      	ldrh	r2, [r7, #2]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b08:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <HAL_PWREx_GetVoltageRange+0x18>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40007000 	.word	0x40007000

08003b20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b2e:	d130      	bne.n	8003b92 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b30:	4b23      	ldr	r3, [pc, #140]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b3c:	d038      	beq.n	8003bb0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b3e:	4b20      	ldr	r3, [pc, #128]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b46:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b4c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2232      	movs	r2, #50	@ 0x32
 8003b54:	fb02 f303 	mul.w	r3, r2, r3
 8003b58:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	0c9b      	lsrs	r3, r3, #18
 8003b60:	3301      	adds	r3, #1
 8003b62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b64:	e002      	b.n	8003b6c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b6c:	4b14      	ldr	r3, [pc, #80]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b78:	d102      	bne.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1f2      	bne.n	8003b66 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b80:	4b0f      	ldr	r3, [pc, #60]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8c:	d110      	bne.n	8003bb0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e00f      	b.n	8003bb2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b92:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b9e:	d007      	beq.n	8003bb0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ba0:	4b07      	ldr	r3, [pc, #28]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ba8:	4a05      	ldr	r2, [pc, #20]	@ (8003bc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003baa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003bae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	40007000 	.word	0x40007000
 8003bc4:	20000000 	.word	0x20000000
 8003bc8:	431bde83 	.word	0x431bde83

08003bcc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003bd0:	4b05      	ldr	r3, [pc, #20]	@ (8003be8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	4a04      	ldr	r2, [pc, #16]	@ (8003be8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003bd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bda:	6053      	str	r3, [r2, #4]
}
 8003bdc:	bf00      	nop
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40007000 	.word	0x40007000

08003bec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b088      	sub	sp, #32
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d102      	bne.n	8003c00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	f000 bc08 	b.w	8004410 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c00:	4b96      	ldr	r3, [pc, #600]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 030c 	and.w	r3, r3, #12
 8003c08:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c0a:	4b94      	ldr	r3, [pc, #592]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f003 0303 	and.w	r3, r3, #3
 8003c12:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0310 	and.w	r3, r3, #16
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80e4 	beq.w	8003dea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d007      	beq.n	8003c38 <HAL_RCC_OscConfig+0x4c>
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	2b0c      	cmp	r3, #12
 8003c2c:	f040 808b 	bne.w	8003d46 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	f040 8087 	bne.w	8003d46 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c38:	4b88      	ldr	r3, [pc, #544]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <HAL_RCC_OscConfig+0x64>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d101      	bne.n	8003c50 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e3df      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1a      	ldr	r2, [r3, #32]
 8003c54:	4b81      	ldr	r3, [pc, #516]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d004      	beq.n	8003c6a <HAL_RCC_OscConfig+0x7e>
 8003c60:	4b7e      	ldr	r3, [pc, #504]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c68:	e005      	b.n	8003c76 <HAL_RCC_OscConfig+0x8a>
 8003c6a:	4b7c      	ldr	r3, [pc, #496]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d223      	bcs.n	8003cc2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 fd92 	bl	80047a8 <RCC_SetFlashLatencyFromMSIRange>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e3c0      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c8e:	4b73      	ldr	r3, [pc, #460]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a72      	ldr	r2, [pc, #456]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c94:	f043 0308 	orr.w	r3, r3, #8
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	4b70      	ldr	r3, [pc, #448]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	496d      	ldr	r1, [pc, #436]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cac:	4b6b      	ldr	r3, [pc, #428]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	021b      	lsls	r3, r3, #8
 8003cba:	4968      	ldr	r1, [pc, #416]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	604b      	str	r3, [r1, #4]
 8003cc0:	e025      	b.n	8003d0e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cc2:	4b66      	ldr	r3, [pc, #408]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a65      	ldr	r2, [pc, #404]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cc8:	f043 0308 	orr.w	r3, r3, #8
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	4b63      	ldr	r3, [pc, #396]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	4960      	ldr	r1, [pc, #384]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ce0:	4b5e      	ldr	r3, [pc, #376]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	021b      	lsls	r3, r3, #8
 8003cee:	495b      	ldr	r1, [pc, #364]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d109      	bne.n	8003d0e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fd52 	bl	80047a8 <RCC_SetFlashLatencyFromMSIRange>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e380      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d0e:	f000 fc87 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 8003d12:	4602      	mov	r2, r0
 8003d14:	4b51      	ldr	r3, [pc, #324]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	4950      	ldr	r1, [pc, #320]	@ (8003e60 <HAL_RCC_OscConfig+0x274>)
 8003d20:	5ccb      	ldrb	r3, [r1, r3]
 8003d22:	f003 031f 	and.w	r3, r3, #31
 8003d26:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2a:	4a4e      	ldr	r2, [pc, #312]	@ (8003e64 <HAL_RCC_OscConfig+0x278>)
 8003d2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d2e:	4b4e      	ldr	r3, [pc, #312]	@ (8003e68 <HAL_RCC_OscConfig+0x27c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd fd32 	bl	800179c <HAL_InitTick>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d052      	beq.n	8003de8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003d42:	7bfb      	ldrb	r3, [r7, #15]
 8003d44:	e364      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d032      	beq.n	8003db4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d4e:	4b43      	ldr	r3, [pc, #268]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a42      	ldr	r2, [pc, #264]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d54:	f043 0301 	orr.w	r3, r3, #1
 8003d58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d5a:	f7fd fd6f 	bl	800183c <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d62:	f7fd fd6b 	bl	800183c <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e34d      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d74:	4b39      	ldr	r3, [pc, #228]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d0f0      	beq.n	8003d62 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d80:	4b36      	ldr	r3, [pc, #216]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a35      	ldr	r2, [pc, #212]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d86:	f043 0308 	orr.w	r3, r3, #8
 8003d8a:	6013      	str	r3, [r2, #0]
 8003d8c:	4b33      	ldr	r3, [pc, #204]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	4930      	ldr	r1, [pc, #192]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	021b      	lsls	r3, r3, #8
 8003dac:	492b      	ldr	r1, [pc, #172]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	604b      	str	r3, [r1, #4]
 8003db2:	e01a      	b.n	8003dea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003db4:	4b29      	ldr	r3, [pc, #164]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a28      	ldr	r2, [pc, #160]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003dba:	f023 0301 	bic.w	r3, r3, #1
 8003dbe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dc0:	f7fd fd3c 	bl	800183c <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dc8:	f7fd fd38 	bl	800183c <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e31a      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003dda:	4b20      	ldr	r3, [pc, #128]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x1dc>
 8003de6:	e000      	b.n	8003dea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003de8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d073      	beq.n	8003ede <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_OscConfig+0x21c>
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	2b0c      	cmp	r3, #12
 8003e00:	d10e      	bne.n	8003e20 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d10b      	bne.n	8003e20 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e08:	4b14      	ldr	r3, [pc, #80]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d063      	beq.n	8003edc <HAL_RCC_OscConfig+0x2f0>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d15f      	bne.n	8003edc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e2f7      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e28:	d106      	bne.n	8003e38 <HAL_RCC_OscConfig+0x24c>
 8003e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a0b      	ldr	r2, [pc, #44]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	e025      	b.n	8003e84 <HAL_RCC_OscConfig+0x298>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e40:	d114      	bne.n	8003e6c <HAL_RCC_OscConfig+0x280>
 8003e42:	4b06      	ldr	r3, [pc, #24]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a05      	ldr	r2, [pc, #20]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4b03      	ldr	r3, [pc, #12]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a02      	ldr	r2, [pc, #8]	@ (8003e5c <HAL_RCC_OscConfig+0x270>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e013      	b.n	8003e84 <HAL_RCC_OscConfig+0x298>
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	08008a14 	.word	0x08008a14
 8003e64:	20000000 	.word	0x20000000
 8003e68:	20000004 	.word	0x20000004
 8003e6c:	4ba0      	ldr	r3, [pc, #640]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a9f      	ldr	r2, [pc, #636]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003e72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	4b9d      	ldr	r3, [pc, #628]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a9c      	ldr	r2, [pc, #624]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d013      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8c:	f7fd fcd6 	bl	800183c <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e94:	f7fd fcd2 	bl	800183c <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b64      	cmp	r3, #100	@ 0x64
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e2b4      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ea6:	4b92      	ldr	r3, [pc, #584]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d0f0      	beq.n	8003e94 <HAL_RCC_OscConfig+0x2a8>
 8003eb2:	e014      	b.n	8003ede <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb4:	f7fd fcc2 	bl	800183c <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ebc:	f7fd fcbe 	bl	800183c <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b64      	cmp	r3, #100	@ 0x64
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e2a0      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ece:	4b88      	ldr	r3, [pc, #544]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f0      	bne.n	8003ebc <HAL_RCC_OscConfig+0x2d0>
 8003eda:	e000      	b.n	8003ede <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d060      	beq.n	8003fac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	2b04      	cmp	r3, #4
 8003eee:	d005      	beq.n	8003efc <HAL_RCC_OscConfig+0x310>
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	2b0c      	cmp	r3, #12
 8003ef4:	d119      	bne.n	8003f2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d116      	bne.n	8003f2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003efc:	4b7c      	ldr	r3, [pc, #496]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d005      	beq.n	8003f14 <HAL_RCC_OscConfig+0x328>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e27d      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f14:	4b76      	ldr	r3, [pc, #472]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	061b      	lsls	r3, r3, #24
 8003f22:	4973      	ldr	r1, [pc, #460]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f28:	e040      	b.n	8003fac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d023      	beq.n	8003f7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f32:	4b6f      	ldr	r3, [pc, #444]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a6e      	ldr	r2, [pc, #440]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f3e:	f7fd fc7d 	bl	800183c <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f44:	e008      	b.n	8003f58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f46:	f7fd fc79 	bl	800183c <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e25b      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f58:	4b65      	ldr	r3, [pc, #404]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0f0      	beq.n	8003f46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f64:	4b62      	ldr	r3, [pc, #392]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	061b      	lsls	r3, r3, #24
 8003f72:	495f      	ldr	r1, [pc, #380]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	604b      	str	r3, [r1, #4]
 8003f78:	e018      	b.n	8003fac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f7a:	4b5d      	ldr	r3, [pc, #372]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a5c      	ldr	r2, [pc, #368]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f86:	f7fd fc59 	bl	800183c <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f8e:	f7fd fc55 	bl	800183c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e237      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fa0:	4b53      	ldr	r3, [pc, #332]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1f0      	bne.n	8003f8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d03c      	beq.n	8004032 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d01c      	beq.n	8003ffa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fc0:	4b4b      	ldr	r3, [pc, #300]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003fc8:	f043 0301 	orr.w	r3, r3, #1
 8003fcc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd0:	f7fd fc34 	bl	800183c <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fd8:	f7fd fc30 	bl	800183c <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e212      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fea:	4b41      	ldr	r3, [pc, #260]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0ef      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x3ec>
 8003ff8:	e01b      	b.n	8004032 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8003ffc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004000:	4a3b      	ldr	r2, [pc, #236]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8004002:	f023 0301 	bic.w	r3, r3, #1
 8004006:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400a:	f7fd fc17 	bl	800183c <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004012:	f7fd fc13 	bl	800183c <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e1f5      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004024:	4b32      	ldr	r3, [pc, #200]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8004026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1ef      	bne.n	8004012 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0304 	and.w	r3, r3, #4
 800403a:	2b00      	cmp	r3, #0
 800403c:	f000 80a6 	beq.w	800418c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004040:	2300      	movs	r3, #0
 8004042:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004044:	4b2a      	ldr	r3, [pc, #168]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8004046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10d      	bne.n	800406c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004050:	4b27      	ldr	r3, [pc, #156]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8004052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004054:	4a26      	ldr	r2, [pc, #152]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 8004056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800405a:	6593      	str	r3, [r2, #88]	@ 0x58
 800405c:	4b24      	ldr	r3, [pc, #144]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 800405e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004068:	2301      	movs	r3, #1
 800406a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800406c:	4b21      	ldr	r3, [pc, #132]	@ (80040f4 <HAL_RCC_OscConfig+0x508>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004074:	2b00      	cmp	r3, #0
 8004076:	d118      	bne.n	80040aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004078:	4b1e      	ldr	r3, [pc, #120]	@ (80040f4 <HAL_RCC_OscConfig+0x508>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1d      	ldr	r2, [pc, #116]	@ (80040f4 <HAL_RCC_OscConfig+0x508>)
 800407e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004082:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004084:	f7fd fbda 	bl	800183c <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408c:	f7fd fbd6 	bl	800183c <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e1b8      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800409e:	4b15      	ldr	r3, [pc, #84]	@ (80040f4 <HAL_RCC_OscConfig+0x508>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0f0      	beq.n	800408c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d108      	bne.n	80040c4 <HAL_RCC_OscConfig+0x4d8>
 80040b2:	4b0f      	ldr	r3, [pc, #60]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 80040b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b8:	4a0d      	ldr	r2, [pc, #52]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040c2:	e029      	b.n	8004118 <HAL_RCC_OscConfig+0x52c>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	2b05      	cmp	r3, #5
 80040ca:	d115      	bne.n	80040f8 <HAL_RCC_OscConfig+0x50c>
 80040cc:	4b08      	ldr	r3, [pc, #32]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 80040ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d2:	4a07      	ldr	r2, [pc, #28]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 80040d4:	f043 0304 	orr.w	r3, r3, #4
 80040d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040dc:	4b04      	ldr	r3, [pc, #16]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 80040de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e2:	4a03      	ldr	r2, [pc, #12]	@ (80040f0 <HAL_RCC_OscConfig+0x504>)
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040ec:	e014      	b.n	8004118 <HAL_RCC_OscConfig+0x52c>
 80040ee:	bf00      	nop
 80040f0:	40021000 	.word	0x40021000
 80040f4:	40007000 	.word	0x40007000
 80040f8:	4b9d      	ldr	r3, [pc, #628]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80040fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040fe:	4a9c      	ldr	r2, [pc, #624]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004100:	f023 0301 	bic.w	r3, r3, #1
 8004104:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004108:	4b99      	ldr	r3, [pc, #612]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 800410a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800410e:	4a98      	ldr	r2, [pc, #608]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004110:	f023 0304 	bic.w	r3, r3, #4
 8004114:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d016      	beq.n	800414e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004120:	f7fd fb8c 	bl	800183c <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004126:	e00a      	b.n	800413e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004128:	f7fd fb88 	bl	800183c <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004136:	4293      	cmp	r3, r2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e168      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800413e:	4b8c      	ldr	r3, [pc, #560]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d0ed      	beq.n	8004128 <HAL_RCC_OscConfig+0x53c>
 800414c:	e015      	b.n	800417a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414e:	f7fd fb75 	bl	800183c <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004154:	e00a      	b.n	800416c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f7fd fb71 	bl	800183c <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004164:	4293      	cmp	r3, r2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e151      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800416c:	4b80      	ldr	r3, [pc, #512]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 800416e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1ed      	bne.n	8004156 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800417a:	7ffb      	ldrb	r3, [r7, #31]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d105      	bne.n	800418c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004180:	4b7b      	ldr	r3, [pc, #492]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004184:	4a7a      	ldr	r2, [pc, #488]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004186:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800418a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d03c      	beq.n	8004212 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	2b00      	cmp	r3, #0
 800419e:	d01c      	beq.n	80041da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041a0:	4b73      	ldr	r3, [pc, #460]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80041a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041a6:	4a72      	ldr	r2, [pc, #456]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fd fb44 	bl	800183c <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041b8:	f7fd fb40 	bl	800183c <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e122      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041ca:	4b69      	ldr	r3, [pc, #420]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80041cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0ef      	beq.n	80041b8 <HAL_RCC_OscConfig+0x5cc>
 80041d8:	e01b      	b.n	8004212 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041da:	4b65      	ldr	r3, [pc, #404]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80041dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041e0:	4a63      	ldr	r2, [pc, #396]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80041e2:	f023 0301 	bic.w	r3, r3, #1
 80041e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ea:	f7fd fb27 	bl	800183c <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041f2:	f7fd fb23 	bl	800183c <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e105      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004204:	4b5a      	ldr	r3, [pc, #360]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004206:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1ef      	bne.n	80041f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 80f9 	beq.w	800440e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004220:	2b02      	cmp	r3, #2
 8004222:	f040 80cf 	bne.w	80043c4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004226:	4b52      	ldr	r3, [pc, #328]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f003 0203 	and.w	r2, r3, #3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	429a      	cmp	r2, r3
 8004238:	d12c      	bne.n	8004294 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004244:	3b01      	subs	r3, #1
 8004246:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004248:	429a      	cmp	r2, r3
 800424a:	d123      	bne.n	8004294 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004256:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004258:	429a      	cmp	r2, r3
 800425a:	d11b      	bne.n	8004294 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004266:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004268:	429a      	cmp	r2, r3
 800426a:	d113      	bne.n	8004294 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004276:	085b      	lsrs	r3, r3, #1
 8004278:	3b01      	subs	r3, #1
 800427a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800427c:	429a      	cmp	r2, r3
 800427e:	d109      	bne.n	8004294 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	085b      	lsrs	r3, r3, #1
 800428c:	3b01      	subs	r3, #1
 800428e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004290:	429a      	cmp	r2, r3
 8004292:	d071      	beq.n	8004378 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	2b0c      	cmp	r3, #12
 8004298:	d068      	beq.n	800436c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800429a:	4b35      	ldr	r3, [pc, #212]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d105      	bne.n	80042b2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80042a6:	4b32      	ldr	r3, [pc, #200]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e0ac      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80042b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80042bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042c0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042c2:	f7fd fabb 	bl	800183c <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ca:	f7fd fab7 	bl	800183c <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e099      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042dc:	4b24      	ldr	r3, [pc, #144]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1f0      	bne.n	80042ca <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042e8:	4b21      	ldr	r3, [pc, #132]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 80042ea:	68da      	ldr	r2, [r3, #12]
 80042ec:	4b21      	ldr	r3, [pc, #132]	@ (8004374 <HAL_RCC_OscConfig+0x788>)
 80042ee:	4013      	ands	r3, r2
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80042f8:	3a01      	subs	r2, #1
 80042fa:	0112      	lsls	r2, r2, #4
 80042fc:	4311      	orrs	r1, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004302:	0212      	lsls	r2, r2, #8
 8004304:	4311      	orrs	r1, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800430a:	0852      	lsrs	r2, r2, #1
 800430c:	3a01      	subs	r2, #1
 800430e:	0552      	lsls	r2, r2, #21
 8004310:	4311      	orrs	r1, r2
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004316:	0852      	lsrs	r2, r2, #1
 8004318:	3a01      	subs	r2, #1
 800431a:	0652      	lsls	r2, r2, #25
 800431c:	4311      	orrs	r1, r2
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004322:	06d2      	lsls	r2, r2, #27
 8004324:	430a      	orrs	r2, r1
 8004326:	4912      	ldr	r1, [pc, #72]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004328:	4313      	orrs	r3, r2
 800432a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800432c:	4b10      	ldr	r3, [pc, #64]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a0f      	ldr	r2, [pc, #60]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004332:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004336:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004338:	4b0d      	ldr	r3, [pc, #52]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4a0c      	ldr	r2, [pc, #48]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 800433e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004342:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004344:	f7fd fa7a 	bl	800183c <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800434c:	f7fd fa76 	bl	800183c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e058      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800435e:	4b04      	ldr	r3, [pc, #16]	@ (8004370 <HAL_RCC_OscConfig+0x784>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800436a:	e050      	b.n	800440e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e04f      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
 8004370:	40021000 	.word	0x40021000
 8004374:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004378:	4b27      	ldr	r3, [pc, #156]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d144      	bne.n	800440e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004384:	4b24      	ldr	r3, [pc, #144]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a23      	ldr	r2, [pc, #140]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 800438a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800438e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004390:	4b21      	ldr	r3, [pc, #132]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	4a20      	ldr	r2, [pc, #128]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 8004396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800439a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800439c:	f7fd fa4e 	bl	800183c <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a4:	f7fd fa4a 	bl	800183c <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e02c      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043b6:	4b18      	ldr	r3, [pc, #96]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0x7b8>
 80043c2:	e024      	b.n	800440e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	2b0c      	cmp	r3, #12
 80043c8:	d01f      	beq.n	800440a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ca:	4b13      	ldr	r3, [pc, #76]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a12      	ldr	r2, [pc, #72]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 80043d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d6:	f7fd fa31 	bl	800183c <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043de:	f7fd fa2d 	bl	800183c <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e00f      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043f0:	4b09      	ldr	r3, [pc, #36]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f0      	bne.n	80043de <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80043fc:	4b06      	ldr	r3, [pc, #24]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 80043fe:	68da      	ldr	r2, [r3, #12]
 8004400:	4905      	ldr	r1, [pc, #20]	@ (8004418 <HAL_RCC_OscConfig+0x82c>)
 8004402:	4b06      	ldr	r3, [pc, #24]	@ (800441c <HAL_RCC_OscConfig+0x830>)
 8004404:	4013      	ands	r3, r2
 8004406:	60cb      	str	r3, [r1, #12]
 8004408:	e001      	b.n	800440e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e000      	b.n	8004410 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3720      	adds	r7, #32
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	40021000 	.word	0x40021000
 800441c:	feeefffc 	.word	0xfeeefffc

08004420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0e7      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004434:	4b75      	ldr	r3, [pc, #468]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d910      	bls.n	8004464 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004442:	4b72      	ldr	r3, [pc, #456]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f023 0207 	bic.w	r2, r3, #7
 800444a:	4970      	ldr	r1, [pc, #448]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	4313      	orrs	r3, r2
 8004450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004452:	4b6e      	ldr	r3, [pc, #440]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	429a      	cmp	r2, r3
 800445e:	d001      	beq.n	8004464 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e0cf      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d010      	beq.n	8004492 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689a      	ldr	r2, [r3, #8]
 8004474:	4b66      	ldr	r3, [pc, #408]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800447c:	429a      	cmp	r2, r3
 800447e:	d908      	bls.n	8004492 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004480:	4b63      	ldr	r3, [pc, #396]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	4960      	ldr	r1, [pc, #384]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 800448e:	4313      	orrs	r3, r2
 8004490:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d04c      	beq.n	8004538 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b03      	cmp	r3, #3
 80044a4:	d107      	bne.n	80044b6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044a6:	4b5a      	ldr	r3, [pc, #360]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d121      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e0a6      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044be:	4b54      	ldr	r3, [pc, #336]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d115      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e09a      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d107      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044d6:	4b4e      	ldr	r3, [pc, #312]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d109      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e08e      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e086      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044f6:	4b46      	ldr	r3, [pc, #280]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f023 0203 	bic.w	r2, r3, #3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	4943      	ldr	r1, [pc, #268]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 8004504:	4313      	orrs	r3, r2
 8004506:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004508:	f7fd f998 	bl	800183c <HAL_GetTick>
 800450c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450e:	e00a      	b.n	8004526 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004510:	f7fd f994 	bl	800183c <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800451e:	4293      	cmp	r3, r2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e06e      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004526:	4b3a      	ldr	r3, [pc, #232]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 020c 	and.w	r2, r3, #12
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	429a      	cmp	r2, r3
 8004536:	d1eb      	bne.n	8004510 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d010      	beq.n	8004566 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	4b31      	ldr	r3, [pc, #196]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004550:	429a      	cmp	r2, r3
 8004552:	d208      	bcs.n	8004566 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004554:	4b2e      	ldr	r3, [pc, #184]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	492b      	ldr	r1, [pc, #172]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 8004562:	4313      	orrs	r3, r2
 8004564:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004566:	4b29      	ldr	r3, [pc, #164]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d210      	bcs.n	8004596 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004574:	4b25      	ldr	r3, [pc, #148]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f023 0207 	bic.w	r2, r3, #7
 800457c:	4923      	ldr	r1, [pc, #140]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	4313      	orrs	r3, r2
 8004582:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004584:	4b21      	ldr	r3, [pc, #132]	@ (800460c <HAL_RCC_ClockConfig+0x1ec>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d001      	beq.n	8004596 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e036      	b.n	8004604 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0304 	and.w	r3, r3, #4
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d008      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	4918      	ldr	r1, [pc, #96]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d009      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045c0:	4b13      	ldr	r3, [pc, #76]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4910      	ldr	r1, [pc, #64]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045d4:	f000 f824 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 80045d8:	4602      	mov	r2, r0
 80045da:	4b0d      	ldr	r3, [pc, #52]	@ (8004610 <HAL_RCC_ClockConfig+0x1f0>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	091b      	lsrs	r3, r3, #4
 80045e0:	f003 030f 	and.w	r3, r3, #15
 80045e4:	490b      	ldr	r1, [pc, #44]	@ (8004614 <HAL_RCC_ClockConfig+0x1f4>)
 80045e6:	5ccb      	ldrb	r3, [r1, r3]
 80045e8:	f003 031f 	and.w	r3, r3, #31
 80045ec:	fa22 f303 	lsr.w	r3, r2, r3
 80045f0:	4a09      	ldr	r2, [pc, #36]	@ (8004618 <HAL_RCC_ClockConfig+0x1f8>)
 80045f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80045f4:	4b09      	ldr	r3, [pc, #36]	@ (800461c <HAL_RCC_ClockConfig+0x1fc>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7fd f8cf 	bl	800179c <HAL_InitTick>
 80045fe:	4603      	mov	r3, r0
 8004600:	72fb      	strb	r3, [r7, #11]

  return status;
 8004602:	7afb      	ldrb	r3, [r7, #11]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40022000 	.word	0x40022000
 8004610:	40021000 	.word	0x40021000
 8004614:	08008a14 	.word	0x08008a14
 8004618:	20000000 	.word	0x20000000
 800461c:	20000004 	.word	0x20000004

08004620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004620:	b480      	push	{r7}
 8004622:	b089      	sub	sp, #36	@ 0x24
 8004624:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
 800462a:	2300      	movs	r3, #0
 800462c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800462e:	4b3e      	ldr	r3, [pc, #248]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 030c 	and.w	r3, r3, #12
 8004636:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004638:	4b3b      	ldr	r3, [pc, #236]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f003 0303 	and.w	r3, r3, #3
 8004640:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_GetSysClockFreq+0x34>
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	2b0c      	cmp	r3, #12
 800464c:	d121      	bne.n	8004692 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d11e      	bne.n	8004692 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004654:	4b34      	ldr	r3, [pc, #208]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d107      	bne.n	8004670 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004660:	4b31      	ldr	r3, [pc, #196]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 8004662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004666:	0a1b      	lsrs	r3, r3, #8
 8004668:	f003 030f 	and.w	r3, r3, #15
 800466c:	61fb      	str	r3, [r7, #28]
 800466e:	e005      	b.n	800467c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004670:	4b2d      	ldr	r3, [pc, #180]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	091b      	lsrs	r3, r3, #4
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800467c:	4a2b      	ldr	r2, [pc, #172]	@ (800472c <HAL_RCC_GetSysClockFreq+0x10c>)
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004684:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10d      	bne.n	80046a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004690:	e00a      	b.n	80046a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	2b04      	cmp	r3, #4
 8004696:	d102      	bne.n	800469e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004698:	4b25      	ldr	r3, [pc, #148]	@ (8004730 <HAL_RCC_GetSysClockFreq+0x110>)
 800469a:	61bb      	str	r3, [r7, #24]
 800469c:	e004      	b.n	80046a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	2b08      	cmp	r3, #8
 80046a2:	d101      	bne.n	80046a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046a4:	4b23      	ldr	r3, [pc, #140]	@ (8004734 <HAL_RCC_GetSysClockFreq+0x114>)
 80046a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	2b0c      	cmp	r3, #12
 80046ac:	d134      	bne.n	8004718 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d003      	beq.n	80046c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b03      	cmp	r3, #3
 80046c2:	d003      	beq.n	80046cc <HAL_RCC_GetSysClockFreq+0xac>
 80046c4:	e005      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80046c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004730 <HAL_RCC_GetSysClockFreq+0x110>)
 80046c8:	617b      	str	r3, [r7, #20]
      break;
 80046ca:	e005      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80046cc:	4b19      	ldr	r3, [pc, #100]	@ (8004734 <HAL_RCC_GetSysClockFreq+0x114>)
 80046ce:	617b      	str	r3, [r7, #20]
      break;
 80046d0:	e002      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	617b      	str	r3, [r7, #20]
      break;
 80046d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046d8:	4b13      	ldr	r3, [pc, #76]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	091b      	lsrs	r3, r3, #4
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	3301      	adds	r3, #1
 80046e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80046e6:	4b10      	ldr	r3, [pc, #64]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	0a1b      	lsrs	r3, r3, #8
 80046ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	fb03 f202 	mul.w	r2, r3, r2
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x108>)
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	0e5b      	lsrs	r3, r3, #25
 8004704:	f003 0303 	and.w	r3, r3, #3
 8004708:	3301      	adds	r3, #1
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	fbb2 f3f3 	udiv	r3, r2, r3
 8004716:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004718:	69bb      	ldr	r3, [r7, #24]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3724      	adds	r7, #36	@ 0x24
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	40021000 	.word	0x40021000
 800472c:	08008a2c 	.word	0x08008a2c
 8004730:	00f42400 	.word	0x00f42400
 8004734:	007a1200 	.word	0x007a1200

08004738 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004738:	b480      	push	{r7}
 800473a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800473c:	4b03      	ldr	r3, [pc, #12]	@ (800474c <HAL_RCC_GetHCLKFreq+0x14>)
 800473e:	681b      	ldr	r3, [r3, #0]
}
 8004740:	4618      	mov	r0, r3
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	20000000 	.word	0x20000000

08004750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004754:	f7ff fff0 	bl	8004738 <HAL_RCC_GetHCLKFreq>
 8004758:	4602      	mov	r2, r0
 800475a:	4b06      	ldr	r3, [pc, #24]	@ (8004774 <HAL_RCC_GetPCLK1Freq+0x24>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	0a1b      	lsrs	r3, r3, #8
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	4904      	ldr	r1, [pc, #16]	@ (8004778 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004766:	5ccb      	ldrb	r3, [r1, r3]
 8004768:	f003 031f 	and.w	r3, r3, #31
 800476c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004770:	4618      	mov	r0, r3
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40021000 	.word	0x40021000
 8004778:	08008a24 	.word	0x08008a24

0800477c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004780:	f7ff ffda 	bl	8004738 <HAL_RCC_GetHCLKFreq>
 8004784:	4602      	mov	r2, r0
 8004786:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	0adb      	lsrs	r3, r3, #11
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	4904      	ldr	r1, [pc, #16]	@ (80047a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004792:	5ccb      	ldrb	r3, [r1, r3]
 8004794:	f003 031f 	and.w	r3, r3, #31
 8004798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800479c:	4618      	mov	r0, r3
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	08008a24 	.word	0x08008a24

080047a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80047b0:	2300      	movs	r3, #0
 80047b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80047b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80047c0:	f7ff f9a0 	bl	8003b04 <HAL_PWREx_GetVoltageRange>
 80047c4:	6178      	str	r0, [r7, #20]
 80047c6:	e014      	b.n	80047f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047c8:	4b25      	ldr	r3, [pc, #148]	@ (8004860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047cc:	4a24      	ldr	r2, [pc, #144]	@ (8004860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80047d4:	4b22      	ldr	r3, [pc, #136]	@ (8004860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80047e0:	f7ff f990 	bl	8003b04 <HAL_PWREx_GetVoltageRange>
 80047e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80047e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ea:	4a1d      	ldr	r2, [pc, #116]	@ (8004860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047f8:	d10b      	bne.n	8004812 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b80      	cmp	r3, #128	@ 0x80
 80047fe:	d919      	bls.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2ba0      	cmp	r3, #160	@ 0xa0
 8004804:	d902      	bls.n	800480c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004806:	2302      	movs	r3, #2
 8004808:	613b      	str	r3, [r7, #16]
 800480a:	e013      	b.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800480c:	2301      	movs	r3, #1
 800480e:	613b      	str	r3, [r7, #16]
 8004810:	e010      	b.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b80      	cmp	r3, #128	@ 0x80
 8004816:	d902      	bls.n	800481e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004818:	2303      	movs	r3, #3
 800481a:	613b      	str	r3, [r7, #16]
 800481c:	e00a      	b.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b80      	cmp	r3, #128	@ 0x80
 8004822:	d102      	bne.n	800482a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004824:	2302      	movs	r3, #2
 8004826:	613b      	str	r3, [r7, #16]
 8004828:	e004      	b.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b70      	cmp	r3, #112	@ 0x70
 800482e:	d101      	bne.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004830:	2301      	movs	r3, #1
 8004832:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004834:	4b0b      	ldr	r3, [pc, #44]	@ (8004864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f023 0207 	bic.w	r2, r3, #7
 800483c:	4909      	ldr	r1, [pc, #36]	@ (8004864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4313      	orrs	r3, r2
 8004842:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004844:	4b07      	ldr	r3, [pc, #28]	@ (8004864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	429a      	cmp	r2, r3
 8004850:	d001      	beq.n	8004856 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40021000 	.word	0x40021000
 8004864:	40022000 	.word	0x40022000

08004868 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004870:	2300      	movs	r3, #0
 8004872:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004874:	2300      	movs	r3, #0
 8004876:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004880:	2b00      	cmp	r3, #0
 8004882:	d041      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004888:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800488c:	d02a      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800488e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004892:	d824      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004894:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004898:	d008      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 800489a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800489e:	d81e      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x76>
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80048a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048a8:	d010      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80048aa:	e018      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048ac:	4b86      	ldr	r3, [pc, #536]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	4a85      	ldr	r2, [pc, #532]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048b8:	e015      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3304      	adds	r3, #4
 80048be:	2100      	movs	r1, #0
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 facd 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 80048c6:	4603      	mov	r3, r0
 80048c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048ca:	e00c      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	3320      	adds	r3, #32
 80048d0:	2100      	movs	r1, #0
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fbb6 	bl	8005044 <RCCEx_PLLSAI2_Config>
 80048d8:	4603      	mov	r3, r0
 80048da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048dc:	e003      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	74fb      	strb	r3, [r7, #19]
      break;
 80048e2:	e000      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80048e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048e6:	7cfb      	ldrb	r3, [r7, #19]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d10b      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048ec:	4b76      	ldr	r3, [pc, #472]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048fa:	4973      	ldr	r1, [pc, #460]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004902:	e001      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004904:	7cfb      	ldrb	r3, [r7, #19]
 8004906:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d041      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004918:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800491c:	d02a      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800491e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004922:	d824      	bhi.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004924:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004928:	d008      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800492a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800492e:	d81e      	bhi.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00a      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004934:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004938:	d010      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800493a:	e018      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800493c:	4b62      	ldr	r3, [pc, #392]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	4a61      	ldr	r2, [pc, #388]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004946:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004948:	e015      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	3304      	adds	r3, #4
 800494e:	2100      	movs	r1, #0
 8004950:	4618      	mov	r0, r3
 8004952:	f000 fa85 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004956:	4603      	mov	r3, r0
 8004958:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800495a:	e00c      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3320      	adds	r3, #32
 8004960:	2100      	movs	r1, #0
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fb6e 	bl	8005044 <RCCEx_PLLSAI2_Config>
 8004968:	4603      	mov	r3, r0
 800496a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800496c:	e003      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	74fb      	strb	r3, [r7, #19]
      break;
 8004972:	e000      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004974:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004976:	7cfb      	ldrb	r3, [r7, #19]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10b      	bne.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800497c:	4b52      	ldr	r3, [pc, #328]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800497e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004982:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800498a:	494f      	ldr	r1, [pc, #316]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800498c:	4313      	orrs	r3, r2
 800498e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004992:	e001      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004994:	7cfb      	ldrb	r3, [r7, #19]
 8004996:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80a0 	beq.w	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049a6:	2300      	movs	r3, #0
 80049a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049aa:	4b47      	ldr	r3, [pc, #284]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x152>
 80049b6:	2301      	movs	r3, #1
 80049b8:	e000      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80049ba:	2300      	movs	r3, #0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00d      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049c0:	4b41      	ldr	r3, [pc, #260]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c4:	4a40      	ldr	r2, [pc, #256]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80049cc:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049d4:	60bb      	str	r3, [r7, #8]
 80049d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049d8:	2301      	movs	r3, #1
 80049da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049dc:	4b3b      	ldr	r3, [pc, #236]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a3a      	ldr	r2, [pc, #232]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049e8:	f7fc ff28 	bl	800183c <HAL_GetTick>
 80049ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049ee:	e009      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f0:	f7fc ff24 	bl	800183c <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d902      	bls.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	74fb      	strb	r3, [r7, #19]
        break;
 8004a02:	e005      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a04:	4b31      	ldr	r3, [pc, #196]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0ef      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004a10:	7cfb      	ldrb	r3, [r7, #19]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d15c      	bne.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a16:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01f      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d019      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a34:	4b24      	ldr	r3, [pc, #144]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a40:	4b21      	ldr	r3, [pc, #132]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a46:	4a20      	ldr	r2, [pc, #128]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a50:	4b1d      	ldr	r3, [pc, #116]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a56:	4a1c      	ldr	r2, [pc, #112]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a60:	4a19      	ldr	r2, [pc, #100]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d016      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a72:	f7fc fee3 	bl	800183c <HAL_GetTick>
 8004a76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a78:	e00b      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a7a:	f7fc fedf 	bl	800183c <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d902      	bls.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	74fb      	strb	r3, [r7, #19]
            break;
 8004a90:	e006      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0ec      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004aa0:	7cfb      	ldrb	r3, [r7, #19]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10c      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aa6:	4b08      	ldr	r3, [pc, #32]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab6:	4904      	ldr	r1, [pc, #16]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004abe:	e009      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ac0:	7cfb      	ldrb	r3, [r7, #19]
 8004ac2:	74bb      	strb	r3, [r7, #18]
 8004ac4:	e006      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004ac6:	bf00      	nop
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad0:	7cfb      	ldrb	r3, [r7, #19]
 8004ad2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ad4:	7c7b      	ldrb	r3, [r7, #17]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d105      	bne.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ada:	4ba6      	ldr	r3, [pc, #664]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ade:	4aa5      	ldr	r2, [pc, #660]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004ae0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ae4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004af2:	4ba0      	ldr	r3, [pc, #640]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	f023 0203 	bic.w	r2, r3, #3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b00:	499c      	ldr	r1, [pc, #624]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b14:	4b97      	ldr	r3, [pc, #604]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1a:	f023 020c 	bic.w	r2, r3, #12
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b22:	4994      	ldr	r1, [pc, #592]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0304 	and.w	r3, r3, #4
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b36:	4b8f      	ldr	r3, [pc, #572]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b44:	498b      	ldr	r1, [pc, #556]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0308 	and.w	r3, r3, #8
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00a      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b58:	4b86      	ldr	r3, [pc, #536]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b66:	4983      	ldr	r1, [pc, #524]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0310 	and.w	r3, r3, #16
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b7a:	4b7e      	ldr	r3, [pc, #504]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b88:	497a      	ldr	r1, [pc, #488]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0320 	and.w	r3, r3, #32
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00a      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b9c:	4b75      	ldr	r3, [pc, #468]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004baa:	4972      	ldr	r1, [pc, #456]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00a      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bbe:	4b6d      	ldr	r3, [pc, #436]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bc4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bcc:	4969      	ldr	r1, [pc, #420]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00a      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004be0:	4b64      	ldr	r3, [pc, #400]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bee:	4961      	ldr	r1, [pc, #388]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00a      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c02:	4b5c      	ldr	r3, [pc, #368]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c08:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c10:	4958      	ldr	r1, [pc, #352]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00a      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c24:	4b53      	ldr	r3, [pc, #332]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c2a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c32:	4950      	ldr	r1, [pc, #320]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c46:	4b4b      	ldr	r3, [pc, #300]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c54:	4947      	ldr	r1, [pc, #284]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00a      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c68:	4b42      	ldr	r3, [pc, #264]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c6e:	f023 0203 	bic.w	r2, r3, #3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c76:	493f      	ldr	r1, [pc, #252]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d028      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c98:	4936      	ldr	r1, [pc, #216]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ca8:	d106      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004caa:	4b32      	ldr	r3, [pc, #200]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	4a31      	ldr	r2, [pc, #196]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cb4:	60d3      	str	r3, [r2, #12]
 8004cb6:	e011      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f000 f8c9 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004cd2:	7cfb      	ldrb	r3, [r7, #19]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d001      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8004cd8:	7cfb      	ldrb	r3, [r7, #19]
 8004cda:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d028      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ce8:	4b22      	ldr	r3, [pc, #136]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf6:	491f      	ldr	r1, [pc, #124]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d06:	d106      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d08:	4b1a      	ldr	r3, [pc, #104]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	4a19      	ldr	r2, [pc, #100]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d12:	60d3      	str	r3, [r2, #12]
 8004d14:	e011      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d1e:	d10c      	bne.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3304      	adds	r3, #4
 8004d24:	2101      	movs	r1, #1
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 f89a 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d30:	7cfb      	ldrb	r3, [r7, #19]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8004d36:	7cfb      	ldrb	r3, [r7, #19]
 8004d38:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d02a      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d46:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d54:	4907      	ldr	r1, [pc, #28]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d64:	d108      	bne.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d66:	4b03      	ldr	r3, [pc, #12]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	4a02      	ldr	r2, [pc, #8]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d70:	60d3      	str	r3, [r2, #12]
 8004d72:	e013      	b.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004d74:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d80:	d10c      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	3304      	adds	r3, #4
 8004d86:	2101      	movs	r1, #1
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 f869 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d92:	7cfb      	ldrb	r3, [r7, #19]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004d98:	7cfb      	ldrb	r3, [r7, #19]
 8004d9a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d02f      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004da8:	4b2c      	ldr	r3, [pc, #176]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dae:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db6:	4929      	ldr	r1, [pc, #164]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dc6:	d10d      	bne.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3304      	adds	r3, #4
 8004dcc:	2102      	movs	r1, #2
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 f846 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dd8:	7cfb      	ldrb	r3, [r7, #19]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d014      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004dde:	7cfb      	ldrb	r3, [r7, #19]
 8004de0:	74bb      	strb	r3, [r7, #18]
 8004de2:	e011      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004de8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dec:	d10c      	bne.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	3320      	adds	r3, #32
 8004df2:	2102      	movs	r1, #2
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 f925 	bl	8005044 <RCCEx_PLLSAI2_Config>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dfe:	7cfb      	ldrb	r3, [r7, #19]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004e04:	7cfb      	ldrb	r3, [r7, #19]
 8004e06:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00b      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e14:	4b11      	ldr	r3, [pc, #68]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e1a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e24:	490d      	ldr	r1, [pc, #52]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00b      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e38:	4b08      	ldr	r3, [pc, #32]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e48:	4904      	ldr	r1, [pc, #16]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004e50:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40021000 	.word	0x40021000

08004e60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e6e:	4b74      	ldr	r3, [pc, #464]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d018      	beq.n	8004eac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004e7a:	4b71      	ldr	r3, [pc, #452]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f003 0203 	and.w	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d10d      	bne.n	8004ea6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004e92:	4b6b      	ldr	r3, [pc, #428]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d047      	beq.n	8004f36 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	73fb      	strb	r3, [r7, #15]
 8004eaa:	e044      	b.n	8004f36 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d018      	beq.n	8004ee6 <RCCEx_PLLSAI1_Config+0x86>
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d825      	bhi.n	8004f04 <RCCEx_PLLSAI1_Config+0xa4>
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d002      	beq.n	8004ec2 <RCCEx_PLLSAI1_Config+0x62>
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d009      	beq.n	8004ed4 <RCCEx_PLLSAI1_Config+0x74>
 8004ec0:	e020      	b.n	8004f04 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ec2:	4b5f      	ldr	r3, [pc, #380]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d11d      	bne.n	8004f0a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ed2:	e01a      	b.n	8004f0a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ed4:	4b5a      	ldr	r3, [pc, #360]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d116      	bne.n	8004f0e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee4:	e013      	b.n	8004f0e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ee6:	4b56      	ldr	r3, [pc, #344]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10f      	bne.n	8004f12 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ef2:	4b53      	ldr	r3, [pc, #332]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f02:	e006      	b.n	8004f12 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
      break;
 8004f08:	e004      	b.n	8004f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f0a:	bf00      	nop
 8004f0c:	e002      	b.n	8004f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f0e:	bf00      	nop
 8004f10:	e000      	b.n	8004f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f12:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10d      	bne.n	8004f36 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f1a:	4b49      	ldr	r3, [pc, #292]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6819      	ldr	r1, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	430b      	orrs	r3, r1
 8004f30:	4943      	ldr	r1, [pc, #268]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d17c      	bne.n	8005036 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004f3c:	4b40      	ldr	r3, [pc, #256]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a3f      	ldr	r2, [pc, #252]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f48:	f7fc fc78 	bl	800183c <HAL_GetTick>
 8004f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f4e:	e009      	b.n	8004f64 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f50:	f7fc fc74 	bl	800183c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d902      	bls.n	8004f64 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	73fb      	strb	r3, [r7, #15]
        break;
 8004f62:	e005      	b.n	8004f70 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f64:	4b36      	ldr	r3, [pc, #216]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1ef      	bne.n	8004f50 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d15f      	bne.n	8005036 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d110      	bne.n	8004f9e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f7c:	4b30      	ldr	r3, [pc, #192]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004f84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6892      	ldr	r2, [r2, #8]
 8004f8c:	0211      	lsls	r1, r2, #8
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	68d2      	ldr	r2, [r2, #12]
 8004f92:	06d2      	lsls	r2, r2, #27
 8004f94:	430a      	orrs	r2, r1
 8004f96:	492a      	ldr	r1, [pc, #168]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	610b      	str	r3, [r1, #16]
 8004f9c:	e027      	b.n	8004fee <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d112      	bne.n	8004fca <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fa4:	4b26      	ldr	r3, [pc, #152]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004fac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6892      	ldr	r2, [r2, #8]
 8004fb4:	0211      	lsls	r1, r2, #8
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6912      	ldr	r2, [r2, #16]
 8004fba:	0852      	lsrs	r2, r2, #1
 8004fbc:	3a01      	subs	r2, #1
 8004fbe:	0552      	lsls	r2, r2, #21
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	491f      	ldr	r1, [pc, #124]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	610b      	str	r3, [r1, #16]
 8004fc8:	e011      	b.n	8004fee <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fca:	4b1d      	ldr	r3, [pc, #116]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fd2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6892      	ldr	r2, [r2, #8]
 8004fda:	0211      	lsls	r1, r2, #8
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	6952      	ldr	r2, [r2, #20]
 8004fe0:	0852      	lsrs	r2, r2, #1
 8004fe2:	3a01      	subs	r2, #1
 8004fe4:	0652      	lsls	r2, r2, #25
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	4915      	ldr	r1, [pc, #84]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004fee:	4b14      	ldr	r3, [pc, #80]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a13      	ldr	r2, [pc, #76]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ff4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ff8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffa:	f7fc fc1f 	bl	800183c <HAL_GetTick>
 8004ffe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005000:	e009      	b.n	8005016 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005002:	f7fc fc1b 	bl	800183c <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b02      	cmp	r3, #2
 800500e:	d902      	bls.n	8005016 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	73fb      	strb	r3, [r7, #15]
          break;
 8005014:	e005      	b.n	8005022 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005016:	4b0a      	ldr	r3, [pc, #40]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0ef      	beq.n	8005002 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005022:	7bfb      	ldrb	r3, [r7, #15]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d106      	bne.n	8005036 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005028:	4b05      	ldr	r3, [pc, #20]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	4903      	ldr	r1, [pc, #12]	@ (8005040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005032:	4313      	orrs	r3, r2
 8005034:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005036:	7bfb      	ldrb	r3, [r7, #15]
}
 8005038:	4618      	mov	r0, r3
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40021000 	.word	0x40021000

08005044 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005052:	4b69      	ldr	r3, [pc, #420]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f003 0303 	and.w	r3, r3, #3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d018      	beq.n	8005090 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800505e:	4b66      	ldr	r3, [pc, #408]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f003 0203 	and.w	r2, r3, #3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	429a      	cmp	r2, r3
 800506c:	d10d      	bne.n	800508a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
       ||
 8005072:	2b00      	cmp	r3, #0
 8005074:	d009      	beq.n	800508a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005076:	4b60      	ldr	r3, [pc, #384]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	091b      	lsrs	r3, r3, #4
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
       ||
 8005086:	429a      	cmp	r2, r3
 8005088:	d047      	beq.n	800511a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	73fb      	strb	r3, [r7, #15]
 800508e:	e044      	b.n	800511a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b03      	cmp	r3, #3
 8005096:	d018      	beq.n	80050ca <RCCEx_PLLSAI2_Config+0x86>
 8005098:	2b03      	cmp	r3, #3
 800509a:	d825      	bhi.n	80050e8 <RCCEx_PLLSAI2_Config+0xa4>
 800509c:	2b01      	cmp	r3, #1
 800509e:	d002      	beq.n	80050a6 <RCCEx_PLLSAI2_Config+0x62>
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d009      	beq.n	80050b8 <RCCEx_PLLSAI2_Config+0x74>
 80050a4:	e020      	b.n	80050e8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050a6:	4b54      	ldr	r3, [pc, #336]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d11d      	bne.n	80050ee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050b6:	e01a      	b.n	80050ee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050b8:	4b4f      	ldr	r3, [pc, #316]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d116      	bne.n	80050f2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050c8:	e013      	b.n	80050f2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80050ca:	4b4b      	ldr	r3, [pc, #300]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10f      	bne.n	80050f6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80050d6:	4b48      	ldr	r3, [pc, #288]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d109      	bne.n	80050f6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80050e6:	e006      	b.n	80050f6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
      break;
 80050ec:	e004      	b.n	80050f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80050ee:	bf00      	nop
 80050f0:	e002      	b.n	80050f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80050f2:	bf00      	nop
 80050f4:	e000      	b.n	80050f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80050f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10d      	bne.n	800511a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80050fe:	4b3e      	ldr	r3, [pc, #248]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6819      	ldr	r1, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	3b01      	subs	r3, #1
 8005110:	011b      	lsls	r3, r3, #4
 8005112:	430b      	orrs	r3, r1
 8005114:	4938      	ldr	r1, [pc, #224]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005116:	4313      	orrs	r3, r2
 8005118:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800511a:	7bfb      	ldrb	r3, [r7, #15]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d166      	bne.n	80051ee <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005120:	4b35      	ldr	r3, [pc, #212]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a34      	ldr	r2, [pc, #208]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005126:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800512a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800512c:	f7fc fb86 	bl	800183c <HAL_GetTick>
 8005130:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005132:	e009      	b.n	8005148 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005134:	f7fc fb82 	bl	800183c <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d902      	bls.n	8005148 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	73fb      	strb	r3, [r7, #15]
        break;
 8005146:	e005      	b.n	8005154 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005148:	4b2b      	ldr	r3, [pc, #172]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1ef      	bne.n	8005134 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d149      	bne.n	80051ee <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d110      	bne.n	8005182 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005160:	4b25      	ldr	r3, [pc, #148]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005168:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6892      	ldr	r2, [r2, #8]
 8005170:	0211      	lsls	r1, r2, #8
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	68d2      	ldr	r2, [r2, #12]
 8005176:	06d2      	lsls	r2, r2, #27
 8005178:	430a      	orrs	r2, r1
 800517a:	491f      	ldr	r1, [pc, #124]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800517c:	4313      	orrs	r3, r2
 800517e:	614b      	str	r3, [r1, #20]
 8005180:	e011      	b.n	80051a6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005182:	4b1d      	ldr	r3, [pc, #116]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800518a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	6892      	ldr	r2, [r2, #8]
 8005192:	0211      	lsls	r1, r2, #8
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	6912      	ldr	r2, [r2, #16]
 8005198:	0852      	lsrs	r2, r2, #1
 800519a:	3a01      	subs	r2, #1
 800519c:	0652      	lsls	r2, r2, #25
 800519e:	430a      	orrs	r2, r1
 80051a0:	4915      	ldr	r1, [pc, #84]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80051a6:	4b14      	ldr	r3, [pc, #80]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a13      	ldr	r2, [pc, #76]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051b2:	f7fc fb43 	bl	800183c <HAL_GetTick>
 80051b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80051b8:	e009      	b.n	80051ce <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051ba:	f7fc fb3f 	bl	800183c <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d902      	bls.n	80051ce <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	73fb      	strb	r3, [r7, #15]
          break;
 80051cc:	e005      	b.n	80051da <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80051ce:	4b0a      	ldr	r3, [pc, #40]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0ef      	beq.n	80051ba <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80051da:	7bfb      	ldrb	r3, [r7, #15]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d106      	bne.n	80051ee <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80051e0:	4b05      	ldr	r3, [pc, #20]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051e2:	695a      	ldr	r2, [r3, #20]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	4903      	ldr	r1, [pc, #12]	@ (80051f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80051ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40021000 	.word	0x40021000

080051fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e040      	b.n	8005290 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005212:	2b00      	cmp	r3, #0
 8005214:	d106      	bne.n	8005224 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7fc f8fe 	bl	8001420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2224      	movs	r2, #36	@ 0x24
 8005228:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f022 0201 	bic.w	r2, r2, #1
 8005238:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 fb6a 	bl	800591c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f8af 	bl	80053ac <UART_SetConfig>
 800524e:	4603      	mov	r3, r0
 8005250:	2b01      	cmp	r3, #1
 8005252:	d101      	bne.n	8005258 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e01b      	b.n	8005290 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005266:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689a      	ldr	r2, [r3, #8]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005276:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 fbe9 	bl	8005a60 <UART_CheckIdleState>
 800528e:	4603      	mov	r3, r0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3708      	adds	r7, #8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b08a      	sub	sp, #40	@ 0x28
 800529c:	af02      	add	r7, sp, #8
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	603b      	str	r3, [r7, #0]
 80052a4:	4613      	mov	r3, r2
 80052a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	d177      	bne.n	80053a0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_UART_Transmit+0x24>
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e070      	b.n	80053a2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2221      	movs	r2, #33	@ 0x21
 80052cc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ce:	f7fc fab5 	bl	800183c <HAL_GetTick>
 80052d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	88fa      	ldrh	r2, [r7, #6]
 80052d8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	88fa      	ldrh	r2, [r7, #6]
 80052e0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ec:	d108      	bne.n	8005300 <HAL_UART_Transmit+0x68>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d104      	bne.n	8005300 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80052f6:	2300      	movs	r3, #0
 80052f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	61bb      	str	r3, [r7, #24]
 80052fe:	e003      	b.n	8005308 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005304:	2300      	movs	r3, #0
 8005306:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005308:	e02f      	b.n	800536a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	2200      	movs	r2, #0
 8005312:	2180      	movs	r1, #128	@ 0x80
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fc4b 	bl	8005bb0 <UART_WaitOnFlagUntilTimeout>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d004      	beq.n	800532a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e03b      	b.n	80053a2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10b      	bne.n	8005348 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	881a      	ldrh	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800533c:	b292      	uxth	r2, r2
 800533e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	3302      	adds	r3, #2
 8005344:	61bb      	str	r3, [r7, #24]
 8005346:	e007      	b.n	8005358 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	781a      	ldrb	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	3301      	adds	r3, #1
 8005356:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800535e:	b29b      	uxth	r3, r3
 8005360:	3b01      	subs	r3, #1
 8005362:	b29a      	uxth	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005370:	b29b      	uxth	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1c9      	bne.n	800530a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	9300      	str	r3, [sp, #0]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	2200      	movs	r2, #0
 800537e:	2140      	movs	r1, #64	@ 0x40
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 fc15 	bl	8005bb0 <UART_WaitOnFlagUntilTimeout>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d004      	beq.n	8005396 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2220      	movs	r2, #32
 8005390:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e005      	b.n	80053a2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2220      	movs	r2, #32
 800539a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800539c:	2300      	movs	r3, #0
 800539e:	e000      	b.n	80053a2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80053a0:	2302      	movs	r3, #2
  }
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3720      	adds	r7, #32
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
	...

080053ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053b0:	b08a      	sub	sp, #40	@ 0x28
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	431a      	orrs	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	431a      	orrs	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	4ba4      	ldr	r3, [pc, #656]	@ (800566c <UART_SetConfig+0x2c0>)
 80053dc:	4013      	ands	r3, r2
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	6812      	ldr	r2, [r2, #0]
 80053e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053e4:	430b      	orrs	r3, r1
 80053e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	68da      	ldr	r2, [r3, #12]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a99      	ldr	r2, [pc, #612]	@ (8005670 <UART_SetConfig+0x2c4>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d004      	beq.n	8005418 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005414:	4313      	orrs	r3, r2
 8005416:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005428:	430a      	orrs	r2, r1
 800542a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a90      	ldr	r2, [pc, #576]	@ (8005674 <UART_SetConfig+0x2c8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d126      	bne.n	8005484 <UART_SetConfig+0xd8>
 8005436:	4b90      	ldr	r3, [pc, #576]	@ (8005678 <UART_SetConfig+0x2cc>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543c:	f003 0303 	and.w	r3, r3, #3
 8005440:	2b03      	cmp	r3, #3
 8005442:	d81b      	bhi.n	800547c <UART_SetConfig+0xd0>
 8005444:	a201      	add	r2, pc, #4	@ (adr r2, 800544c <UART_SetConfig+0xa0>)
 8005446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544a:	bf00      	nop
 800544c:	0800545d 	.word	0x0800545d
 8005450:	0800546d 	.word	0x0800546d
 8005454:	08005465 	.word	0x08005465
 8005458:	08005475 	.word	0x08005475
 800545c:	2301      	movs	r3, #1
 800545e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005462:	e116      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005464:	2302      	movs	r3, #2
 8005466:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800546a:	e112      	b.n	8005692 <UART_SetConfig+0x2e6>
 800546c:	2304      	movs	r3, #4
 800546e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005472:	e10e      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005474:	2308      	movs	r3, #8
 8005476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800547a:	e10a      	b.n	8005692 <UART_SetConfig+0x2e6>
 800547c:	2310      	movs	r3, #16
 800547e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005482:	e106      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a7c      	ldr	r2, [pc, #496]	@ (800567c <UART_SetConfig+0x2d0>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d138      	bne.n	8005500 <UART_SetConfig+0x154>
 800548e:	4b7a      	ldr	r3, [pc, #488]	@ (8005678 <UART_SetConfig+0x2cc>)
 8005490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005494:	f003 030c 	and.w	r3, r3, #12
 8005498:	2b0c      	cmp	r3, #12
 800549a:	d82d      	bhi.n	80054f8 <UART_SetConfig+0x14c>
 800549c:	a201      	add	r2, pc, #4	@ (adr r2, 80054a4 <UART_SetConfig+0xf8>)
 800549e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a2:	bf00      	nop
 80054a4:	080054d9 	.word	0x080054d9
 80054a8:	080054f9 	.word	0x080054f9
 80054ac:	080054f9 	.word	0x080054f9
 80054b0:	080054f9 	.word	0x080054f9
 80054b4:	080054e9 	.word	0x080054e9
 80054b8:	080054f9 	.word	0x080054f9
 80054bc:	080054f9 	.word	0x080054f9
 80054c0:	080054f9 	.word	0x080054f9
 80054c4:	080054e1 	.word	0x080054e1
 80054c8:	080054f9 	.word	0x080054f9
 80054cc:	080054f9 	.word	0x080054f9
 80054d0:	080054f9 	.word	0x080054f9
 80054d4:	080054f1 	.word	0x080054f1
 80054d8:	2300      	movs	r3, #0
 80054da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054de:	e0d8      	b.n	8005692 <UART_SetConfig+0x2e6>
 80054e0:	2302      	movs	r3, #2
 80054e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054e6:	e0d4      	b.n	8005692 <UART_SetConfig+0x2e6>
 80054e8:	2304      	movs	r3, #4
 80054ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054ee:	e0d0      	b.n	8005692 <UART_SetConfig+0x2e6>
 80054f0:	2308      	movs	r3, #8
 80054f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054f6:	e0cc      	b.n	8005692 <UART_SetConfig+0x2e6>
 80054f8:	2310      	movs	r3, #16
 80054fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054fe:	e0c8      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a5e      	ldr	r2, [pc, #376]	@ (8005680 <UART_SetConfig+0x2d4>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d125      	bne.n	8005556 <UART_SetConfig+0x1aa>
 800550a:	4b5b      	ldr	r3, [pc, #364]	@ (8005678 <UART_SetConfig+0x2cc>)
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005510:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005514:	2b30      	cmp	r3, #48	@ 0x30
 8005516:	d016      	beq.n	8005546 <UART_SetConfig+0x19a>
 8005518:	2b30      	cmp	r3, #48	@ 0x30
 800551a:	d818      	bhi.n	800554e <UART_SetConfig+0x1a2>
 800551c:	2b20      	cmp	r3, #32
 800551e:	d00a      	beq.n	8005536 <UART_SetConfig+0x18a>
 8005520:	2b20      	cmp	r3, #32
 8005522:	d814      	bhi.n	800554e <UART_SetConfig+0x1a2>
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <UART_SetConfig+0x182>
 8005528:	2b10      	cmp	r3, #16
 800552a:	d008      	beq.n	800553e <UART_SetConfig+0x192>
 800552c:	e00f      	b.n	800554e <UART_SetConfig+0x1a2>
 800552e:	2300      	movs	r3, #0
 8005530:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005534:	e0ad      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005536:	2302      	movs	r3, #2
 8005538:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800553c:	e0a9      	b.n	8005692 <UART_SetConfig+0x2e6>
 800553e:	2304      	movs	r3, #4
 8005540:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005544:	e0a5      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005546:	2308      	movs	r3, #8
 8005548:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800554c:	e0a1      	b.n	8005692 <UART_SetConfig+0x2e6>
 800554e:	2310      	movs	r3, #16
 8005550:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005554:	e09d      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a4a      	ldr	r2, [pc, #296]	@ (8005684 <UART_SetConfig+0x2d8>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d125      	bne.n	80055ac <UART_SetConfig+0x200>
 8005560:	4b45      	ldr	r3, [pc, #276]	@ (8005678 <UART_SetConfig+0x2cc>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005566:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800556a:	2bc0      	cmp	r3, #192	@ 0xc0
 800556c:	d016      	beq.n	800559c <UART_SetConfig+0x1f0>
 800556e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005570:	d818      	bhi.n	80055a4 <UART_SetConfig+0x1f8>
 8005572:	2b80      	cmp	r3, #128	@ 0x80
 8005574:	d00a      	beq.n	800558c <UART_SetConfig+0x1e0>
 8005576:	2b80      	cmp	r3, #128	@ 0x80
 8005578:	d814      	bhi.n	80055a4 <UART_SetConfig+0x1f8>
 800557a:	2b00      	cmp	r3, #0
 800557c:	d002      	beq.n	8005584 <UART_SetConfig+0x1d8>
 800557e:	2b40      	cmp	r3, #64	@ 0x40
 8005580:	d008      	beq.n	8005594 <UART_SetConfig+0x1e8>
 8005582:	e00f      	b.n	80055a4 <UART_SetConfig+0x1f8>
 8005584:	2300      	movs	r3, #0
 8005586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800558a:	e082      	b.n	8005692 <UART_SetConfig+0x2e6>
 800558c:	2302      	movs	r3, #2
 800558e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005592:	e07e      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005594:	2304      	movs	r3, #4
 8005596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800559a:	e07a      	b.n	8005692 <UART_SetConfig+0x2e6>
 800559c:	2308      	movs	r3, #8
 800559e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055a2:	e076      	b.n	8005692 <UART_SetConfig+0x2e6>
 80055a4:	2310      	movs	r3, #16
 80055a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055aa:	e072      	b.n	8005692 <UART_SetConfig+0x2e6>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a35      	ldr	r2, [pc, #212]	@ (8005688 <UART_SetConfig+0x2dc>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d12a      	bne.n	800560c <UART_SetConfig+0x260>
 80055b6:	4b30      	ldr	r3, [pc, #192]	@ (8005678 <UART_SetConfig+0x2cc>)
 80055b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055c4:	d01a      	beq.n	80055fc <UART_SetConfig+0x250>
 80055c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055ca:	d81b      	bhi.n	8005604 <UART_SetConfig+0x258>
 80055cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d0:	d00c      	beq.n	80055ec <UART_SetConfig+0x240>
 80055d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d6:	d815      	bhi.n	8005604 <UART_SetConfig+0x258>
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d003      	beq.n	80055e4 <UART_SetConfig+0x238>
 80055dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e0:	d008      	beq.n	80055f4 <UART_SetConfig+0x248>
 80055e2:	e00f      	b.n	8005604 <UART_SetConfig+0x258>
 80055e4:	2300      	movs	r3, #0
 80055e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ea:	e052      	b.n	8005692 <UART_SetConfig+0x2e6>
 80055ec:	2302      	movs	r3, #2
 80055ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055f2:	e04e      	b.n	8005692 <UART_SetConfig+0x2e6>
 80055f4:	2304      	movs	r3, #4
 80055f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055fa:	e04a      	b.n	8005692 <UART_SetConfig+0x2e6>
 80055fc:	2308      	movs	r3, #8
 80055fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005602:	e046      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005604:	2310      	movs	r3, #16
 8005606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800560a:	e042      	b.n	8005692 <UART_SetConfig+0x2e6>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a17      	ldr	r2, [pc, #92]	@ (8005670 <UART_SetConfig+0x2c4>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d13a      	bne.n	800568c <UART_SetConfig+0x2e0>
 8005616:	4b18      	ldr	r3, [pc, #96]	@ (8005678 <UART_SetConfig+0x2cc>)
 8005618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005620:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005624:	d01a      	beq.n	800565c <UART_SetConfig+0x2b0>
 8005626:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800562a:	d81b      	bhi.n	8005664 <UART_SetConfig+0x2b8>
 800562c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005630:	d00c      	beq.n	800564c <UART_SetConfig+0x2a0>
 8005632:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005636:	d815      	bhi.n	8005664 <UART_SetConfig+0x2b8>
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <UART_SetConfig+0x298>
 800563c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005640:	d008      	beq.n	8005654 <UART_SetConfig+0x2a8>
 8005642:	e00f      	b.n	8005664 <UART_SetConfig+0x2b8>
 8005644:	2300      	movs	r3, #0
 8005646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800564a:	e022      	b.n	8005692 <UART_SetConfig+0x2e6>
 800564c:	2302      	movs	r3, #2
 800564e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005652:	e01e      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005654:	2304      	movs	r3, #4
 8005656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800565a:	e01a      	b.n	8005692 <UART_SetConfig+0x2e6>
 800565c:	2308      	movs	r3, #8
 800565e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005662:	e016      	b.n	8005692 <UART_SetConfig+0x2e6>
 8005664:	2310      	movs	r3, #16
 8005666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800566a:	e012      	b.n	8005692 <UART_SetConfig+0x2e6>
 800566c:	efff69f3 	.word	0xefff69f3
 8005670:	40008000 	.word	0x40008000
 8005674:	40013800 	.word	0x40013800
 8005678:	40021000 	.word	0x40021000
 800567c:	40004400 	.word	0x40004400
 8005680:	40004800 	.word	0x40004800
 8005684:	40004c00 	.word	0x40004c00
 8005688:	40005000 	.word	0x40005000
 800568c:	2310      	movs	r3, #16
 800568e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a9f      	ldr	r2, [pc, #636]	@ (8005914 <UART_SetConfig+0x568>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d17a      	bne.n	8005792 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800569c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056a0:	2b08      	cmp	r3, #8
 80056a2:	d824      	bhi.n	80056ee <UART_SetConfig+0x342>
 80056a4:	a201      	add	r2, pc, #4	@ (adr r2, 80056ac <UART_SetConfig+0x300>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056d1 	.word	0x080056d1
 80056b0:	080056ef 	.word	0x080056ef
 80056b4:	080056d9 	.word	0x080056d9
 80056b8:	080056ef 	.word	0x080056ef
 80056bc:	080056df 	.word	0x080056df
 80056c0:	080056ef 	.word	0x080056ef
 80056c4:	080056ef 	.word	0x080056ef
 80056c8:	080056ef 	.word	0x080056ef
 80056cc:	080056e7 	.word	0x080056e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056d0:	f7ff f83e 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 80056d4:	61f8      	str	r0, [r7, #28]
        break;
 80056d6:	e010      	b.n	80056fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056d8:	4b8f      	ldr	r3, [pc, #572]	@ (8005918 <UART_SetConfig+0x56c>)
 80056da:	61fb      	str	r3, [r7, #28]
        break;
 80056dc:	e00d      	b.n	80056fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056de:	f7fe ff9f 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 80056e2:	61f8      	str	r0, [r7, #28]
        break;
 80056e4:	e009      	b.n	80056fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056ea:	61fb      	str	r3, [r7, #28]
        break;
 80056ec:	e005      	b.n	80056fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80056ee:	2300      	movs	r3, #0
 80056f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 80fb 	beq.w	80058f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	4613      	mov	r3, r2
 8005708:	005b      	lsls	r3, r3, #1
 800570a:	4413      	add	r3, r2
 800570c:	69fa      	ldr	r2, [r7, #28]
 800570e:	429a      	cmp	r2, r3
 8005710:	d305      	bcc.n	800571e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005718:	69fa      	ldr	r2, [r7, #28]
 800571a:	429a      	cmp	r2, r3
 800571c:	d903      	bls.n	8005726 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005724:	e0e8      	b.n	80058f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	2200      	movs	r2, #0
 800572a:	461c      	mov	r4, r3
 800572c:	4615      	mov	r5, r2
 800572e:	f04f 0200 	mov.w	r2, #0
 8005732:	f04f 0300 	mov.w	r3, #0
 8005736:	022b      	lsls	r3, r5, #8
 8005738:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800573c:	0222      	lsls	r2, r4, #8
 800573e:	68f9      	ldr	r1, [r7, #12]
 8005740:	6849      	ldr	r1, [r1, #4]
 8005742:	0849      	lsrs	r1, r1, #1
 8005744:	2000      	movs	r0, #0
 8005746:	4688      	mov	r8, r1
 8005748:	4681      	mov	r9, r0
 800574a:	eb12 0a08 	adds.w	sl, r2, r8
 800574e:	eb43 0b09 	adc.w	fp, r3, r9
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	603b      	str	r3, [r7, #0]
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005760:	4650      	mov	r0, sl
 8005762:	4659      	mov	r1, fp
 8005764:	f7fb fa30 	bl	8000bc8 <__aeabi_uldivmod>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4613      	mov	r3, r2
 800576e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005776:	d308      	bcc.n	800578a <UART_SetConfig+0x3de>
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800577e:	d204      	bcs.n	800578a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	60da      	str	r2, [r3, #12]
 8005788:	e0b6      	b.n	80058f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005790:	e0b2      	b.n	80058f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	69db      	ldr	r3, [r3, #28]
 8005796:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800579a:	d15e      	bne.n	800585a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800579c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d828      	bhi.n	80057f6 <UART_SetConfig+0x44a>
 80057a4:	a201      	add	r2, pc, #4	@ (adr r2, 80057ac <UART_SetConfig+0x400>)
 80057a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057aa:	bf00      	nop
 80057ac:	080057d1 	.word	0x080057d1
 80057b0:	080057d9 	.word	0x080057d9
 80057b4:	080057e1 	.word	0x080057e1
 80057b8:	080057f7 	.word	0x080057f7
 80057bc:	080057e7 	.word	0x080057e7
 80057c0:	080057f7 	.word	0x080057f7
 80057c4:	080057f7 	.word	0x080057f7
 80057c8:	080057f7 	.word	0x080057f7
 80057cc:	080057ef 	.word	0x080057ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057d0:	f7fe ffbe 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 80057d4:	61f8      	str	r0, [r7, #28]
        break;
 80057d6:	e014      	b.n	8005802 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057d8:	f7fe ffd0 	bl	800477c <HAL_RCC_GetPCLK2Freq>
 80057dc:	61f8      	str	r0, [r7, #28]
        break;
 80057de:	e010      	b.n	8005802 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005918 <UART_SetConfig+0x56c>)
 80057e2:	61fb      	str	r3, [r7, #28]
        break;
 80057e4:	e00d      	b.n	8005802 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057e6:	f7fe ff1b 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 80057ea:	61f8      	str	r0, [r7, #28]
        break;
 80057ec:	e009      	b.n	8005802 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057f2:	61fb      	str	r3, [r7, #28]
        break;
 80057f4:	e005      	b.n	8005802 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80057f6:	2300      	movs	r3, #0
 80057f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005800:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d077      	beq.n	80058f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	005a      	lsls	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	085b      	lsrs	r3, r3, #1
 8005812:	441a      	add	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	fbb2 f3f3 	udiv	r3, r2, r3
 800581c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b0f      	cmp	r3, #15
 8005822:	d916      	bls.n	8005852 <UART_SetConfig+0x4a6>
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800582a:	d212      	bcs.n	8005852 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	b29b      	uxth	r3, r3
 8005830:	f023 030f 	bic.w	r3, r3, #15
 8005834:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	085b      	lsrs	r3, r3, #1
 800583a:	b29b      	uxth	r3, r3
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	b29a      	uxth	r2, r3
 8005842:	8afb      	ldrh	r3, [r7, #22]
 8005844:	4313      	orrs	r3, r2
 8005846:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	8afa      	ldrh	r2, [r7, #22]
 800584e:	60da      	str	r2, [r3, #12]
 8005850:	e052      	b.n	80058f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005858:	e04e      	b.n	80058f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800585a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800585e:	2b08      	cmp	r3, #8
 8005860:	d827      	bhi.n	80058b2 <UART_SetConfig+0x506>
 8005862:	a201      	add	r2, pc, #4	@ (adr r2, 8005868 <UART_SetConfig+0x4bc>)
 8005864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005868:	0800588d 	.word	0x0800588d
 800586c:	08005895 	.word	0x08005895
 8005870:	0800589d 	.word	0x0800589d
 8005874:	080058b3 	.word	0x080058b3
 8005878:	080058a3 	.word	0x080058a3
 800587c:	080058b3 	.word	0x080058b3
 8005880:	080058b3 	.word	0x080058b3
 8005884:	080058b3 	.word	0x080058b3
 8005888:	080058ab 	.word	0x080058ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800588c:	f7fe ff60 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8005890:	61f8      	str	r0, [r7, #28]
        break;
 8005892:	e014      	b.n	80058be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005894:	f7fe ff72 	bl	800477c <HAL_RCC_GetPCLK2Freq>
 8005898:	61f8      	str	r0, [r7, #28]
        break;
 800589a:	e010      	b.n	80058be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800589c:	4b1e      	ldr	r3, [pc, #120]	@ (8005918 <UART_SetConfig+0x56c>)
 800589e:	61fb      	str	r3, [r7, #28]
        break;
 80058a0:	e00d      	b.n	80058be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058a2:	f7fe febd 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 80058a6:	61f8      	str	r0, [r7, #28]
        break;
 80058a8:	e009      	b.n	80058be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058ae:	61fb      	str	r3, [r7, #28]
        break;
 80058b0:	e005      	b.n	80058be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80058b2:	2300      	movs	r3, #0
 80058b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058bc:	bf00      	nop
    }

    if (pclk != 0U)
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d019      	beq.n	80058f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	085a      	lsrs	r2, r3, #1
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	441a      	add	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	2b0f      	cmp	r3, #15
 80058dc:	d909      	bls.n	80058f2 <UART_SetConfig+0x546>
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058e4:	d205      	bcs.n	80058f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	60da      	str	r2, [r3, #12]
 80058f0:	e002      	b.n	80058f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005904:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005908:	4618      	mov	r0, r3
 800590a:	3728      	adds	r7, #40	@ 0x28
 800590c:	46bd      	mov	sp, r7
 800590e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005912:	bf00      	nop
 8005914:	40008000 	.word	0x40008000
 8005918:	00f42400 	.word	0x00f42400

0800591c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005928:	f003 0308 	and.w	r3, r3, #8
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00a      	beq.n	8005946 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00a      	beq.n	8005968 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00a      	beq.n	800598a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598e:	f003 0304 	and.w	r3, r3, #4
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00a      	beq.n	80059ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b0:	f003 0310 	and.w	r3, r3, #16
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00a      	beq.n	80059ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d2:	f003 0320 	and.w	r3, r3, #32
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d01a      	beq.n	8005a32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a1a:	d10a      	bne.n	8005a32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00a      	beq.n	8005a54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	430a      	orrs	r2, r1
 8005a52:	605a      	str	r2, [r3, #4]
  }
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b098      	sub	sp, #96	@ 0x60
 8005a64:	af02      	add	r7, sp, #8
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a70:	f7fb fee4 	bl	800183c <HAL_GetTick>
 8005a74:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0308 	and.w	r3, r3, #8
 8005a80:	2b08      	cmp	r3, #8
 8005a82:	d12e      	bne.n	8005ae2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a88:	9300      	str	r3, [sp, #0]
 8005a8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f88c 	bl	8005bb0 <UART_WaitOnFlagUntilTimeout>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d021      	beq.n	8005ae2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa6:	e853 3f00 	ldrex	r3, [r3]
 8005aaa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005abc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005abe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ac2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ac4:	e841 2300 	strex	r3, r2, [r1]
 8005ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1e6      	bne.n	8005a9e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e062      	b.n	8005ba8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d149      	bne.n	8005b84 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005af0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005af8:	2200      	movs	r2, #0
 8005afa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f856 	bl	8005bb0 <UART_WaitOnFlagUntilTimeout>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d03c      	beq.n	8005b84 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	623b      	str	r3, [r7, #32]
   return(result);
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	461a      	mov	r2, r3
 8005b26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b28:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e6      	bne.n	8005b0a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	3308      	adds	r3, #8
 8005b42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0301 	bic.w	r3, r3, #1
 8005b52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3308      	adds	r3, #8
 8005b5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b5c:	61fa      	str	r2, [r7, #28]
 8005b5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	69b9      	ldr	r1, [r7, #24]
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	e841 2300 	strex	r3, r2, [r1]
 8005b68:	617b      	str	r3, [r7, #20]
   return(result);
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e5      	bne.n	8005b3c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e011      	b.n	8005ba8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2220      	movs	r2, #32
 8005b88:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3758      	adds	r7, #88	@ 0x58
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	603b      	str	r3, [r7, #0]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc0:	e04f      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc8:	d04b      	beq.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bca:	f7fb fe37 	bl	800183c <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d302      	bcc.n	8005be0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e04e      	b.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0304 	and.w	r3, r3, #4
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d037      	beq.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2b80      	cmp	r3, #128	@ 0x80
 8005bf6:	d034      	beq.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	2b40      	cmp	r3, #64	@ 0x40
 8005bfc:	d031      	beq.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	69db      	ldr	r3, [r3, #28]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b08      	cmp	r3, #8
 8005c0a:	d110      	bne.n	8005c2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2208      	movs	r2, #8
 8005c12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 f838 	bl	8005c8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2208      	movs	r2, #8
 8005c1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e029      	b.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	69db      	ldr	r3, [r3, #28]
 8005c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c3c:	d111      	bne.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f000 f81e 	bl	8005c8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e00f      	b.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69da      	ldr	r2, [r3, #28]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	68ba      	ldr	r2, [r7, #8]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	bf0c      	ite	eq
 8005c72:	2301      	moveq	r3, #1
 8005c74:	2300      	movne	r3, #0
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	461a      	mov	r2, r3
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d0a0      	beq.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b095      	sub	sp, #84	@ 0x54
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9a:	e853 3f00 	ldrex	r3, [r3]
 8005c9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	461a      	mov	r2, r3
 8005cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cb8:	e841 2300 	strex	r3, r2, [r1]
 8005cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1e6      	bne.n	8005c92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3308      	adds	r3, #8
 8005cca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	e853 3f00 	ldrex	r3, [r3]
 8005cd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	f023 0301 	bic.w	r3, r3, #1
 8005cda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3308      	adds	r3, #8
 8005ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ce4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e5      	bne.n	8005cc4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d118      	bne.n	8005d32 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	e853 3f00 	ldrex	r3, [r3]
 8005d0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f023 0310 	bic.w	r3, r3, #16
 8005d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d1e:	61bb      	str	r3, [r7, #24]
 8005d20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d22:	6979      	ldr	r1, [r7, #20]
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	e841 2300 	strex	r3, r2, [r1]
 8005d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1e6      	bne.n	8005d00 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d46:	bf00      	nop
 8005d48:	3754      	adds	r7, #84	@ 0x54
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <__cvt>:
 8005d52:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d56:	ec57 6b10 	vmov	r6, r7, d0
 8005d5a:	2f00      	cmp	r7, #0
 8005d5c:	460c      	mov	r4, r1
 8005d5e:	4619      	mov	r1, r3
 8005d60:	463b      	mov	r3, r7
 8005d62:	bfbb      	ittet	lt
 8005d64:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d68:	461f      	movlt	r7, r3
 8005d6a:	2300      	movge	r3, #0
 8005d6c:	232d      	movlt	r3, #45	@ 0x2d
 8005d6e:	700b      	strb	r3, [r1, #0]
 8005d70:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d72:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005d76:	4691      	mov	r9, r2
 8005d78:	f023 0820 	bic.w	r8, r3, #32
 8005d7c:	bfbc      	itt	lt
 8005d7e:	4632      	movlt	r2, r6
 8005d80:	4616      	movlt	r6, r2
 8005d82:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d86:	d005      	beq.n	8005d94 <__cvt+0x42>
 8005d88:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d8c:	d100      	bne.n	8005d90 <__cvt+0x3e>
 8005d8e:	3401      	adds	r4, #1
 8005d90:	2102      	movs	r1, #2
 8005d92:	e000      	b.n	8005d96 <__cvt+0x44>
 8005d94:	2103      	movs	r1, #3
 8005d96:	ab03      	add	r3, sp, #12
 8005d98:	9301      	str	r3, [sp, #4]
 8005d9a:	ab02      	add	r3, sp, #8
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	ec47 6b10 	vmov	d0, r6, r7
 8005da2:	4653      	mov	r3, sl
 8005da4:	4622      	mov	r2, r4
 8005da6:	f000 fe5b 	bl	8006a60 <_dtoa_r>
 8005daa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005dae:	4605      	mov	r5, r0
 8005db0:	d119      	bne.n	8005de6 <__cvt+0x94>
 8005db2:	f019 0f01 	tst.w	r9, #1
 8005db6:	d00e      	beq.n	8005dd6 <__cvt+0x84>
 8005db8:	eb00 0904 	add.w	r9, r0, r4
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	4639      	mov	r1, r7
 8005dc4:	f7fa fe90 	bl	8000ae8 <__aeabi_dcmpeq>
 8005dc8:	b108      	cbz	r0, 8005dce <__cvt+0x7c>
 8005dca:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dce:	2230      	movs	r2, #48	@ 0x30
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	454b      	cmp	r3, r9
 8005dd4:	d31e      	bcc.n	8005e14 <__cvt+0xc2>
 8005dd6:	9b03      	ldr	r3, [sp, #12]
 8005dd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dda:	1b5b      	subs	r3, r3, r5
 8005ddc:	4628      	mov	r0, r5
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	b004      	add	sp, #16
 8005de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dea:	eb00 0904 	add.w	r9, r0, r4
 8005dee:	d1e5      	bne.n	8005dbc <__cvt+0x6a>
 8005df0:	7803      	ldrb	r3, [r0, #0]
 8005df2:	2b30      	cmp	r3, #48	@ 0x30
 8005df4:	d10a      	bne.n	8005e0c <__cvt+0xba>
 8005df6:	2200      	movs	r2, #0
 8005df8:	2300      	movs	r3, #0
 8005dfa:	4630      	mov	r0, r6
 8005dfc:	4639      	mov	r1, r7
 8005dfe:	f7fa fe73 	bl	8000ae8 <__aeabi_dcmpeq>
 8005e02:	b918      	cbnz	r0, 8005e0c <__cvt+0xba>
 8005e04:	f1c4 0401 	rsb	r4, r4, #1
 8005e08:	f8ca 4000 	str.w	r4, [sl]
 8005e0c:	f8da 3000 	ldr.w	r3, [sl]
 8005e10:	4499      	add	r9, r3
 8005e12:	e7d3      	b.n	8005dbc <__cvt+0x6a>
 8005e14:	1c59      	adds	r1, r3, #1
 8005e16:	9103      	str	r1, [sp, #12]
 8005e18:	701a      	strb	r2, [r3, #0]
 8005e1a:	e7d9      	b.n	8005dd0 <__cvt+0x7e>

08005e1c <__exponent>:
 8005e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e1e:	2900      	cmp	r1, #0
 8005e20:	bfba      	itte	lt
 8005e22:	4249      	neglt	r1, r1
 8005e24:	232d      	movlt	r3, #45	@ 0x2d
 8005e26:	232b      	movge	r3, #43	@ 0x2b
 8005e28:	2909      	cmp	r1, #9
 8005e2a:	7002      	strb	r2, [r0, #0]
 8005e2c:	7043      	strb	r3, [r0, #1]
 8005e2e:	dd29      	ble.n	8005e84 <__exponent+0x68>
 8005e30:	f10d 0307 	add.w	r3, sp, #7
 8005e34:	461d      	mov	r5, r3
 8005e36:	270a      	movs	r7, #10
 8005e38:	461a      	mov	r2, r3
 8005e3a:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e3e:	fb07 1416 	mls	r4, r7, r6, r1
 8005e42:	3430      	adds	r4, #48	@ 0x30
 8005e44:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e48:	460c      	mov	r4, r1
 8005e4a:	2c63      	cmp	r4, #99	@ 0x63
 8005e4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e50:	4631      	mov	r1, r6
 8005e52:	dcf1      	bgt.n	8005e38 <__exponent+0x1c>
 8005e54:	3130      	adds	r1, #48	@ 0x30
 8005e56:	1e94      	subs	r4, r2, #2
 8005e58:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e5c:	1c41      	adds	r1, r0, #1
 8005e5e:	4623      	mov	r3, r4
 8005e60:	42ab      	cmp	r3, r5
 8005e62:	d30a      	bcc.n	8005e7a <__exponent+0x5e>
 8005e64:	f10d 0309 	add.w	r3, sp, #9
 8005e68:	1a9b      	subs	r3, r3, r2
 8005e6a:	42ac      	cmp	r4, r5
 8005e6c:	bf88      	it	hi
 8005e6e:	2300      	movhi	r3, #0
 8005e70:	3302      	adds	r3, #2
 8005e72:	4403      	add	r3, r0
 8005e74:	1a18      	subs	r0, r3, r0
 8005e76:	b003      	add	sp, #12
 8005e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e7a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e7e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e82:	e7ed      	b.n	8005e60 <__exponent+0x44>
 8005e84:	2330      	movs	r3, #48	@ 0x30
 8005e86:	3130      	adds	r1, #48	@ 0x30
 8005e88:	7083      	strb	r3, [r0, #2]
 8005e8a:	70c1      	strb	r1, [r0, #3]
 8005e8c:	1d03      	adds	r3, r0, #4
 8005e8e:	e7f1      	b.n	8005e74 <__exponent+0x58>

08005e90 <_printf_float>:
 8005e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e94:	b08d      	sub	sp, #52	@ 0x34
 8005e96:	460c      	mov	r4, r1
 8005e98:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005e9c:	4616      	mov	r6, r2
 8005e9e:	461f      	mov	r7, r3
 8005ea0:	4605      	mov	r5, r0
 8005ea2:	f000 fcdb 	bl	800685c <_localeconv_r>
 8005ea6:	6803      	ldr	r3, [r0, #0]
 8005ea8:	9304      	str	r3, [sp, #16]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fa f9f0 	bl	8000290 <strlen>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eb4:	f8d8 3000 	ldr.w	r3, [r8]
 8005eb8:	9005      	str	r0, [sp, #20]
 8005eba:	3307      	adds	r3, #7
 8005ebc:	f023 0307 	bic.w	r3, r3, #7
 8005ec0:	f103 0208 	add.w	r2, r3, #8
 8005ec4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ec8:	f8d4 b000 	ldr.w	fp, [r4]
 8005ecc:	f8c8 2000 	str.w	r2, [r8]
 8005ed0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ed4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ed8:	9307      	str	r3, [sp, #28]
 8005eda:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ede:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ee2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee6:	4b9c      	ldr	r3, [pc, #624]	@ (8006158 <_printf_float+0x2c8>)
 8005ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8005eec:	f7fa fe2e 	bl	8000b4c <__aeabi_dcmpun>
 8005ef0:	bb70      	cbnz	r0, 8005f50 <_printf_float+0xc0>
 8005ef2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ef6:	4b98      	ldr	r3, [pc, #608]	@ (8006158 <_printf_float+0x2c8>)
 8005ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8005efc:	f7fa fe08 	bl	8000b10 <__aeabi_dcmple>
 8005f00:	bb30      	cbnz	r0, 8005f50 <_printf_float+0xc0>
 8005f02:	2200      	movs	r2, #0
 8005f04:	2300      	movs	r3, #0
 8005f06:	4640      	mov	r0, r8
 8005f08:	4649      	mov	r1, r9
 8005f0a:	f7fa fdf7 	bl	8000afc <__aeabi_dcmplt>
 8005f0e:	b110      	cbz	r0, 8005f16 <_printf_float+0x86>
 8005f10:	232d      	movs	r3, #45	@ 0x2d
 8005f12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f16:	4a91      	ldr	r2, [pc, #580]	@ (800615c <_printf_float+0x2cc>)
 8005f18:	4b91      	ldr	r3, [pc, #580]	@ (8006160 <_printf_float+0x2d0>)
 8005f1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f1e:	bf94      	ite	ls
 8005f20:	4690      	movls	r8, r2
 8005f22:	4698      	movhi	r8, r3
 8005f24:	2303      	movs	r3, #3
 8005f26:	6123      	str	r3, [r4, #16]
 8005f28:	f02b 0304 	bic.w	r3, fp, #4
 8005f2c:	6023      	str	r3, [r4, #0]
 8005f2e:	f04f 0900 	mov.w	r9, #0
 8005f32:	9700      	str	r7, [sp, #0]
 8005f34:	4633      	mov	r3, r6
 8005f36:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f38:	4621      	mov	r1, r4
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	f000 f9d2 	bl	80062e4 <_printf_common>
 8005f40:	3001      	adds	r0, #1
 8005f42:	f040 808d 	bne.w	8006060 <_printf_float+0x1d0>
 8005f46:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4a:	b00d      	add	sp, #52	@ 0x34
 8005f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f50:	4642      	mov	r2, r8
 8005f52:	464b      	mov	r3, r9
 8005f54:	4640      	mov	r0, r8
 8005f56:	4649      	mov	r1, r9
 8005f58:	f7fa fdf8 	bl	8000b4c <__aeabi_dcmpun>
 8005f5c:	b140      	cbz	r0, 8005f70 <_printf_float+0xe0>
 8005f5e:	464b      	mov	r3, r9
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	bfbc      	itt	lt
 8005f64:	232d      	movlt	r3, #45	@ 0x2d
 8005f66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f6a:	4a7e      	ldr	r2, [pc, #504]	@ (8006164 <_printf_float+0x2d4>)
 8005f6c:	4b7e      	ldr	r3, [pc, #504]	@ (8006168 <_printf_float+0x2d8>)
 8005f6e:	e7d4      	b.n	8005f1a <_printf_float+0x8a>
 8005f70:	6863      	ldr	r3, [r4, #4]
 8005f72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005f76:	9206      	str	r2, [sp, #24]
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	d13b      	bne.n	8005ff4 <_printf_float+0x164>
 8005f7c:	2306      	movs	r3, #6
 8005f7e:	6063      	str	r3, [r4, #4]
 8005f80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005f84:	2300      	movs	r3, #0
 8005f86:	6022      	str	r2, [r4, #0]
 8005f88:	9303      	str	r3, [sp, #12]
 8005f8a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005f8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005f90:	ab09      	add	r3, sp, #36	@ 0x24
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	6861      	ldr	r1, [r4, #4]
 8005f96:	ec49 8b10 	vmov	d0, r8, r9
 8005f9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	f7ff fed7 	bl	8005d52 <__cvt>
 8005fa4:	9b06      	ldr	r3, [sp, #24]
 8005fa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fa8:	2b47      	cmp	r3, #71	@ 0x47
 8005faa:	4680      	mov	r8, r0
 8005fac:	d129      	bne.n	8006002 <_printf_float+0x172>
 8005fae:	1cc8      	adds	r0, r1, #3
 8005fb0:	db02      	blt.n	8005fb8 <_printf_float+0x128>
 8005fb2:	6863      	ldr	r3, [r4, #4]
 8005fb4:	4299      	cmp	r1, r3
 8005fb6:	dd41      	ble.n	800603c <_printf_float+0x1ac>
 8005fb8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005fbc:	fa5f fa8a 	uxtb.w	sl, sl
 8005fc0:	3901      	subs	r1, #1
 8005fc2:	4652      	mov	r2, sl
 8005fc4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005fc8:	9109      	str	r1, [sp, #36]	@ 0x24
 8005fca:	f7ff ff27 	bl	8005e1c <__exponent>
 8005fce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fd0:	1813      	adds	r3, r2, r0
 8005fd2:	2a01      	cmp	r2, #1
 8005fd4:	4681      	mov	r9, r0
 8005fd6:	6123      	str	r3, [r4, #16]
 8005fd8:	dc02      	bgt.n	8005fe0 <_printf_float+0x150>
 8005fda:	6822      	ldr	r2, [r4, #0]
 8005fdc:	07d2      	lsls	r2, r2, #31
 8005fde:	d501      	bpl.n	8005fe4 <_printf_float+0x154>
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	6123      	str	r3, [r4, #16]
 8005fe4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d0a2      	beq.n	8005f32 <_printf_float+0xa2>
 8005fec:	232d      	movs	r3, #45	@ 0x2d
 8005fee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ff2:	e79e      	b.n	8005f32 <_printf_float+0xa2>
 8005ff4:	9a06      	ldr	r2, [sp, #24]
 8005ff6:	2a47      	cmp	r2, #71	@ 0x47
 8005ff8:	d1c2      	bne.n	8005f80 <_printf_float+0xf0>
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1c0      	bne.n	8005f80 <_printf_float+0xf0>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e7bd      	b.n	8005f7e <_printf_float+0xee>
 8006002:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006006:	d9db      	bls.n	8005fc0 <_printf_float+0x130>
 8006008:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800600c:	d118      	bne.n	8006040 <_printf_float+0x1b0>
 800600e:	2900      	cmp	r1, #0
 8006010:	6863      	ldr	r3, [r4, #4]
 8006012:	dd0b      	ble.n	800602c <_printf_float+0x19c>
 8006014:	6121      	str	r1, [r4, #16]
 8006016:	b913      	cbnz	r3, 800601e <_printf_float+0x18e>
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	07d0      	lsls	r0, r2, #31
 800601c:	d502      	bpl.n	8006024 <_printf_float+0x194>
 800601e:	3301      	adds	r3, #1
 8006020:	440b      	add	r3, r1
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006026:	f04f 0900 	mov.w	r9, #0
 800602a:	e7db      	b.n	8005fe4 <_printf_float+0x154>
 800602c:	b913      	cbnz	r3, 8006034 <_printf_float+0x1a4>
 800602e:	6822      	ldr	r2, [r4, #0]
 8006030:	07d2      	lsls	r2, r2, #31
 8006032:	d501      	bpl.n	8006038 <_printf_float+0x1a8>
 8006034:	3302      	adds	r3, #2
 8006036:	e7f4      	b.n	8006022 <_printf_float+0x192>
 8006038:	2301      	movs	r3, #1
 800603a:	e7f2      	b.n	8006022 <_printf_float+0x192>
 800603c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006040:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006042:	4299      	cmp	r1, r3
 8006044:	db05      	blt.n	8006052 <_printf_float+0x1c2>
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	6121      	str	r1, [r4, #16]
 800604a:	07d8      	lsls	r0, r3, #31
 800604c:	d5ea      	bpl.n	8006024 <_printf_float+0x194>
 800604e:	1c4b      	adds	r3, r1, #1
 8006050:	e7e7      	b.n	8006022 <_printf_float+0x192>
 8006052:	2900      	cmp	r1, #0
 8006054:	bfd4      	ite	le
 8006056:	f1c1 0202 	rsble	r2, r1, #2
 800605a:	2201      	movgt	r2, #1
 800605c:	4413      	add	r3, r2
 800605e:	e7e0      	b.n	8006022 <_printf_float+0x192>
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	055a      	lsls	r2, r3, #21
 8006064:	d407      	bmi.n	8006076 <_printf_float+0x1e6>
 8006066:	6923      	ldr	r3, [r4, #16]
 8006068:	4642      	mov	r2, r8
 800606a:	4631      	mov	r1, r6
 800606c:	4628      	mov	r0, r5
 800606e:	47b8      	blx	r7
 8006070:	3001      	adds	r0, #1
 8006072:	d12b      	bne.n	80060cc <_printf_float+0x23c>
 8006074:	e767      	b.n	8005f46 <_printf_float+0xb6>
 8006076:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800607a:	f240 80dd 	bls.w	8006238 <_printf_float+0x3a8>
 800607e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006082:	2200      	movs	r2, #0
 8006084:	2300      	movs	r3, #0
 8006086:	f7fa fd2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800608a:	2800      	cmp	r0, #0
 800608c:	d033      	beq.n	80060f6 <_printf_float+0x266>
 800608e:	4a37      	ldr	r2, [pc, #220]	@ (800616c <_printf_float+0x2dc>)
 8006090:	2301      	movs	r3, #1
 8006092:	4631      	mov	r1, r6
 8006094:	4628      	mov	r0, r5
 8006096:	47b8      	blx	r7
 8006098:	3001      	adds	r0, #1
 800609a:	f43f af54 	beq.w	8005f46 <_printf_float+0xb6>
 800609e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80060a2:	4543      	cmp	r3, r8
 80060a4:	db02      	blt.n	80060ac <_printf_float+0x21c>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	07d8      	lsls	r0, r3, #31
 80060aa:	d50f      	bpl.n	80060cc <_printf_float+0x23c>
 80060ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060b0:	4631      	mov	r1, r6
 80060b2:	4628      	mov	r0, r5
 80060b4:	47b8      	blx	r7
 80060b6:	3001      	adds	r0, #1
 80060b8:	f43f af45 	beq.w	8005f46 <_printf_float+0xb6>
 80060bc:	f04f 0900 	mov.w	r9, #0
 80060c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80060c4:	f104 0a1a 	add.w	sl, r4, #26
 80060c8:	45c8      	cmp	r8, r9
 80060ca:	dc09      	bgt.n	80060e0 <_printf_float+0x250>
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	079b      	lsls	r3, r3, #30
 80060d0:	f100 8103 	bmi.w	80062da <_printf_float+0x44a>
 80060d4:	68e0      	ldr	r0, [r4, #12]
 80060d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060d8:	4298      	cmp	r0, r3
 80060da:	bfb8      	it	lt
 80060dc:	4618      	movlt	r0, r3
 80060de:	e734      	b.n	8005f4a <_printf_float+0xba>
 80060e0:	2301      	movs	r3, #1
 80060e2:	4652      	mov	r2, sl
 80060e4:	4631      	mov	r1, r6
 80060e6:	4628      	mov	r0, r5
 80060e8:	47b8      	blx	r7
 80060ea:	3001      	adds	r0, #1
 80060ec:	f43f af2b 	beq.w	8005f46 <_printf_float+0xb6>
 80060f0:	f109 0901 	add.w	r9, r9, #1
 80060f4:	e7e8      	b.n	80060c8 <_printf_float+0x238>
 80060f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	dc39      	bgt.n	8006170 <_printf_float+0x2e0>
 80060fc:	4a1b      	ldr	r2, [pc, #108]	@ (800616c <_printf_float+0x2dc>)
 80060fe:	2301      	movs	r3, #1
 8006100:	4631      	mov	r1, r6
 8006102:	4628      	mov	r0, r5
 8006104:	47b8      	blx	r7
 8006106:	3001      	adds	r0, #1
 8006108:	f43f af1d 	beq.w	8005f46 <_printf_float+0xb6>
 800610c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006110:	ea59 0303 	orrs.w	r3, r9, r3
 8006114:	d102      	bne.n	800611c <_printf_float+0x28c>
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	07d9      	lsls	r1, r3, #31
 800611a:	d5d7      	bpl.n	80060cc <_printf_float+0x23c>
 800611c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006120:	4631      	mov	r1, r6
 8006122:	4628      	mov	r0, r5
 8006124:	47b8      	blx	r7
 8006126:	3001      	adds	r0, #1
 8006128:	f43f af0d 	beq.w	8005f46 <_printf_float+0xb6>
 800612c:	f04f 0a00 	mov.w	sl, #0
 8006130:	f104 0b1a 	add.w	fp, r4, #26
 8006134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006136:	425b      	negs	r3, r3
 8006138:	4553      	cmp	r3, sl
 800613a:	dc01      	bgt.n	8006140 <_printf_float+0x2b0>
 800613c:	464b      	mov	r3, r9
 800613e:	e793      	b.n	8006068 <_printf_float+0x1d8>
 8006140:	2301      	movs	r3, #1
 8006142:	465a      	mov	r2, fp
 8006144:	4631      	mov	r1, r6
 8006146:	4628      	mov	r0, r5
 8006148:	47b8      	blx	r7
 800614a:	3001      	adds	r0, #1
 800614c:	f43f aefb 	beq.w	8005f46 <_printf_float+0xb6>
 8006150:	f10a 0a01 	add.w	sl, sl, #1
 8006154:	e7ee      	b.n	8006134 <_printf_float+0x2a4>
 8006156:	bf00      	nop
 8006158:	7fefffff 	.word	0x7fefffff
 800615c:	08008a5c 	.word	0x08008a5c
 8006160:	08008a60 	.word	0x08008a60
 8006164:	08008a64 	.word	0x08008a64
 8006168:	08008a68 	.word	0x08008a68
 800616c:	08008a6c 	.word	0x08008a6c
 8006170:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006172:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006176:	4553      	cmp	r3, sl
 8006178:	bfa8      	it	ge
 800617a:	4653      	movge	r3, sl
 800617c:	2b00      	cmp	r3, #0
 800617e:	4699      	mov	r9, r3
 8006180:	dc36      	bgt.n	80061f0 <_printf_float+0x360>
 8006182:	f04f 0b00 	mov.w	fp, #0
 8006186:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800618a:	f104 021a 	add.w	r2, r4, #26
 800618e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006190:	9306      	str	r3, [sp, #24]
 8006192:	eba3 0309 	sub.w	r3, r3, r9
 8006196:	455b      	cmp	r3, fp
 8006198:	dc31      	bgt.n	80061fe <_printf_float+0x36e>
 800619a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800619c:	459a      	cmp	sl, r3
 800619e:	dc3a      	bgt.n	8006216 <_printf_float+0x386>
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	07da      	lsls	r2, r3, #31
 80061a4:	d437      	bmi.n	8006216 <_printf_float+0x386>
 80061a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061a8:	ebaa 0903 	sub.w	r9, sl, r3
 80061ac:	9b06      	ldr	r3, [sp, #24]
 80061ae:	ebaa 0303 	sub.w	r3, sl, r3
 80061b2:	4599      	cmp	r9, r3
 80061b4:	bfa8      	it	ge
 80061b6:	4699      	movge	r9, r3
 80061b8:	f1b9 0f00 	cmp.w	r9, #0
 80061bc:	dc33      	bgt.n	8006226 <_printf_float+0x396>
 80061be:	f04f 0800 	mov.w	r8, #0
 80061c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c6:	f104 0b1a 	add.w	fp, r4, #26
 80061ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061cc:	ebaa 0303 	sub.w	r3, sl, r3
 80061d0:	eba3 0309 	sub.w	r3, r3, r9
 80061d4:	4543      	cmp	r3, r8
 80061d6:	f77f af79 	ble.w	80060cc <_printf_float+0x23c>
 80061da:	2301      	movs	r3, #1
 80061dc:	465a      	mov	r2, fp
 80061de:	4631      	mov	r1, r6
 80061e0:	4628      	mov	r0, r5
 80061e2:	47b8      	blx	r7
 80061e4:	3001      	adds	r0, #1
 80061e6:	f43f aeae 	beq.w	8005f46 <_printf_float+0xb6>
 80061ea:	f108 0801 	add.w	r8, r8, #1
 80061ee:	e7ec      	b.n	80061ca <_printf_float+0x33a>
 80061f0:	4642      	mov	r2, r8
 80061f2:	4631      	mov	r1, r6
 80061f4:	4628      	mov	r0, r5
 80061f6:	47b8      	blx	r7
 80061f8:	3001      	adds	r0, #1
 80061fa:	d1c2      	bne.n	8006182 <_printf_float+0x2f2>
 80061fc:	e6a3      	b.n	8005f46 <_printf_float+0xb6>
 80061fe:	2301      	movs	r3, #1
 8006200:	4631      	mov	r1, r6
 8006202:	4628      	mov	r0, r5
 8006204:	9206      	str	r2, [sp, #24]
 8006206:	47b8      	blx	r7
 8006208:	3001      	adds	r0, #1
 800620a:	f43f ae9c 	beq.w	8005f46 <_printf_float+0xb6>
 800620e:	9a06      	ldr	r2, [sp, #24]
 8006210:	f10b 0b01 	add.w	fp, fp, #1
 8006214:	e7bb      	b.n	800618e <_printf_float+0x2fe>
 8006216:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800621a:	4631      	mov	r1, r6
 800621c:	4628      	mov	r0, r5
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	d1c0      	bne.n	80061a6 <_printf_float+0x316>
 8006224:	e68f      	b.n	8005f46 <_printf_float+0xb6>
 8006226:	9a06      	ldr	r2, [sp, #24]
 8006228:	464b      	mov	r3, r9
 800622a:	4442      	add	r2, r8
 800622c:	4631      	mov	r1, r6
 800622e:	4628      	mov	r0, r5
 8006230:	47b8      	blx	r7
 8006232:	3001      	adds	r0, #1
 8006234:	d1c3      	bne.n	80061be <_printf_float+0x32e>
 8006236:	e686      	b.n	8005f46 <_printf_float+0xb6>
 8006238:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800623c:	f1ba 0f01 	cmp.w	sl, #1
 8006240:	dc01      	bgt.n	8006246 <_printf_float+0x3b6>
 8006242:	07db      	lsls	r3, r3, #31
 8006244:	d536      	bpl.n	80062b4 <_printf_float+0x424>
 8006246:	2301      	movs	r3, #1
 8006248:	4642      	mov	r2, r8
 800624a:	4631      	mov	r1, r6
 800624c:	4628      	mov	r0, r5
 800624e:	47b8      	blx	r7
 8006250:	3001      	adds	r0, #1
 8006252:	f43f ae78 	beq.w	8005f46 <_printf_float+0xb6>
 8006256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800625a:	4631      	mov	r1, r6
 800625c:	4628      	mov	r0, r5
 800625e:	47b8      	blx	r7
 8006260:	3001      	adds	r0, #1
 8006262:	f43f ae70 	beq.w	8005f46 <_printf_float+0xb6>
 8006266:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800626a:	2200      	movs	r2, #0
 800626c:	2300      	movs	r3, #0
 800626e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006272:	f7fa fc39 	bl	8000ae8 <__aeabi_dcmpeq>
 8006276:	b9c0      	cbnz	r0, 80062aa <_printf_float+0x41a>
 8006278:	4653      	mov	r3, sl
 800627a:	f108 0201 	add.w	r2, r8, #1
 800627e:	4631      	mov	r1, r6
 8006280:	4628      	mov	r0, r5
 8006282:	47b8      	blx	r7
 8006284:	3001      	adds	r0, #1
 8006286:	d10c      	bne.n	80062a2 <_printf_float+0x412>
 8006288:	e65d      	b.n	8005f46 <_printf_float+0xb6>
 800628a:	2301      	movs	r3, #1
 800628c:	465a      	mov	r2, fp
 800628e:	4631      	mov	r1, r6
 8006290:	4628      	mov	r0, r5
 8006292:	47b8      	blx	r7
 8006294:	3001      	adds	r0, #1
 8006296:	f43f ae56 	beq.w	8005f46 <_printf_float+0xb6>
 800629a:	f108 0801 	add.w	r8, r8, #1
 800629e:	45d0      	cmp	r8, sl
 80062a0:	dbf3      	blt.n	800628a <_printf_float+0x3fa>
 80062a2:	464b      	mov	r3, r9
 80062a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80062a8:	e6df      	b.n	800606a <_printf_float+0x1da>
 80062aa:	f04f 0800 	mov.w	r8, #0
 80062ae:	f104 0b1a 	add.w	fp, r4, #26
 80062b2:	e7f4      	b.n	800629e <_printf_float+0x40e>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4642      	mov	r2, r8
 80062b8:	e7e1      	b.n	800627e <_printf_float+0x3ee>
 80062ba:	2301      	movs	r3, #1
 80062bc:	464a      	mov	r2, r9
 80062be:	4631      	mov	r1, r6
 80062c0:	4628      	mov	r0, r5
 80062c2:	47b8      	blx	r7
 80062c4:	3001      	adds	r0, #1
 80062c6:	f43f ae3e 	beq.w	8005f46 <_printf_float+0xb6>
 80062ca:	f108 0801 	add.w	r8, r8, #1
 80062ce:	68e3      	ldr	r3, [r4, #12]
 80062d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062d2:	1a5b      	subs	r3, r3, r1
 80062d4:	4543      	cmp	r3, r8
 80062d6:	dcf0      	bgt.n	80062ba <_printf_float+0x42a>
 80062d8:	e6fc      	b.n	80060d4 <_printf_float+0x244>
 80062da:	f04f 0800 	mov.w	r8, #0
 80062de:	f104 0919 	add.w	r9, r4, #25
 80062e2:	e7f4      	b.n	80062ce <_printf_float+0x43e>

080062e4 <_printf_common>:
 80062e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e8:	4616      	mov	r6, r2
 80062ea:	4698      	mov	r8, r3
 80062ec:	688a      	ldr	r2, [r1, #8]
 80062ee:	690b      	ldr	r3, [r1, #16]
 80062f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062f4:	4293      	cmp	r3, r2
 80062f6:	bfb8      	it	lt
 80062f8:	4613      	movlt	r3, r2
 80062fa:	6033      	str	r3, [r6, #0]
 80062fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006300:	4607      	mov	r7, r0
 8006302:	460c      	mov	r4, r1
 8006304:	b10a      	cbz	r2, 800630a <_printf_common+0x26>
 8006306:	3301      	adds	r3, #1
 8006308:	6033      	str	r3, [r6, #0]
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	0699      	lsls	r1, r3, #26
 800630e:	bf42      	ittt	mi
 8006310:	6833      	ldrmi	r3, [r6, #0]
 8006312:	3302      	addmi	r3, #2
 8006314:	6033      	strmi	r3, [r6, #0]
 8006316:	6825      	ldr	r5, [r4, #0]
 8006318:	f015 0506 	ands.w	r5, r5, #6
 800631c:	d106      	bne.n	800632c <_printf_common+0x48>
 800631e:	f104 0a19 	add.w	sl, r4, #25
 8006322:	68e3      	ldr	r3, [r4, #12]
 8006324:	6832      	ldr	r2, [r6, #0]
 8006326:	1a9b      	subs	r3, r3, r2
 8006328:	42ab      	cmp	r3, r5
 800632a:	dc26      	bgt.n	800637a <_printf_common+0x96>
 800632c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	3b00      	subs	r3, #0
 8006334:	bf18      	it	ne
 8006336:	2301      	movne	r3, #1
 8006338:	0692      	lsls	r2, r2, #26
 800633a:	d42b      	bmi.n	8006394 <_printf_common+0xb0>
 800633c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006340:	4641      	mov	r1, r8
 8006342:	4638      	mov	r0, r7
 8006344:	47c8      	blx	r9
 8006346:	3001      	adds	r0, #1
 8006348:	d01e      	beq.n	8006388 <_printf_common+0xa4>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	6922      	ldr	r2, [r4, #16]
 800634e:	f003 0306 	and.w	r3, r3, #6
 8006352:	2b04      	cmp	r3, #4
 8006354:	bf02      	ittt	eq
 8006356:	68e5      	ldreq	r5, [r4, #12]
 8006358:	6833      	ldreq	r3, [r6, #0]
 800635a:	1aed      	subeq	r5, r5, r3
 800635c:	68a3      	ldr	r3, [r4, #8]
 800635e:	bf0c      	ite	eq
 8006360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006364:	2500      	movne	r5, #0
 8006366:	4293      	cmp	r3, r2
 8006368:	bfc4      	itt	gt
 800636a:	1a9b      	subgt	r3, r3, r2
 800636c:	18ed      	addgt	r5, r5, r3
 800636e:	2600      	movs	r6, #0
 8006370:	341a      	adds	r4, #26
 8006372:	42b5      	cmp	r5, r6
 8006374:	d11a      	bne.n	80063ac <_printf_common+0xc8>
 8006376:	2000      	movs	r0, #0
 8006378:	e008      	b.n	800638c <_printf_common+0xa8>
 800637a:	2301      	movs	r3, #1
 800637c:	4652      	mov	r2, sl
 800637e:	4641      	mov	r1, r8
 8006380:	4638      	mov	r0, r7
 8006382:	47c8      	blx	r9
 8006384:	3001      	adds	r0, #1
 8006386:	d103      	bne.n	8006390 <_printf_common+0xac>
 8006388:	f04f 30ff 	mov.w	r0, #4294967295
 800638c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006390:	3501      	adds	r5, #1
 8006392:	e7c6      	b.n	8006322 <_printf_common+0x3e>
 8006394:	18e1      	adds	r1, r4, r3
 8006396:	1c5a      	adds	r2, r3, #1
 8006398:	2030      	movs	r0, #48	@ 0x30
 800639a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800639e:	4422      	add	r2, r4
 80063a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063a8:	3302      	adds	r3, #2
 80063aa:	e7c7      	b.n	800633c <_printf_common+0x58>
 80063ac:	2301      	movs	r3, #1
 80063ae:	4622      	mov	r2, r4
 80063b0:	4641      	mov	r1, r8
 80063b2:	4638      	mov	r0, r7
 80063b4:	47c8      	blx	r9
 80063b6:	3001      	adds	r0, #1
 80063b8:	d0e6      	beq.n	8006388 <_printf_common+0xa4>
 80063ba:	3601      	adds	r6, #1
 80063bc:	e7d9      	b.n	8006372 <_printf_common+0x8e>
	...

080063c0 <_printf_i>:
 80063c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063c4:	7e0f      	ldrb	r7, [r1, #24]
 80063c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063c8:	2f78      	cmp	r7, #120	@ 0x78
 80063ca:	4691      	mov	r9, r2
 80063cc:	4680      	mov	r8, r0
 80063ce:	460c      	mov	r4, r1
 80063d0:	469a      	mov	sl, r3
 80063d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063d6:	d807      	bhi.n	80063e8 <_printf_i+0x28>
 80063d8:	2f62      	cmp	r7, #98	@ 0x62
 80063da:	d80a      	bhi.n	80063f2 <_printf_i+0x32>
 80063dc:	2f00      	cmp	r7, #0
 80063de:	f000 80d2 	beq.w	8006586 <_printf_i+0x1c6>
 80063e2:	2f58      	cmp	r7, #88	@ 0x58
 80063e4:	f000 80b9 	beq.w	800655a <_printf_i+0x19a>
 80063e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063f0:	e03a      	b.n	8006468 <_printf_i+0xa8>
 80063f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063f6:	2b15      	cmp	r3, #21
 80063f8:	d8f6      	bhi.n	80063e8 <_printf_i+0x28>
 80063fa:	a101      	add	r1, pc, #4	@ (adr r1, 8006400 <_printf_i+0x40>)
 80063fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006400:	08006459 	.word	0x08006459
 8006404:	0800646d 	.word	0x0800646d
 8006408:	080063e9 	.word	0x080063e9
 800640c:	080063e9 	.word	0x080063e9
 8006410:	080063e9 	.word	0x080063e9
 8006414:	080063e9 	.word	0x080063e9
 8006418:	0800646d 	.word	0x0800646d
 800641c:	080063e9 	.word	0x080063e9
 8006420:	080063e9 	.word	0x080063e9
 8006424:	080063e9 	.word	0x080063e9
 8006428:	080063e9 	.word	0x080063e9
 800642c:	0800656d 	.word	0x0800656d
 8006430:	08006497 	.word	0x08006497
 8006434:	08006527 	.word	0x08006527
 8006438:	080063e9 	.word	0x080063e9
 800643c:	080063e9 	.word	0x080063e9
 8006440:	0800658f 	.word	0x0800658f
 8006444:	080063e9 	.word	0x080063e9
 8006448:	08006497 	.word	0x08006497
 800644c:	080063e9 	.word	0x080063e9
 8006450:	080063e9 	.word	0x080063e9
 8006454:	0800652f 	.word	0x0800652f
 8006458:	6833      	ldr	r3, [r6, #0]
 800645a:	1d1a      	adds	r2, r3, #4
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	6032      	str	r2, [r6, #0]
 8006460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006464:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006468:	2301      	movs	r3, #1
 800646a:	e09d      	b.n	80065a8 <_printf_i+0x1e8>
 800646c:	6833      	ldr	r3, [r6, #0]
 800646e:	6820      	ldr	r0, [r4, #0]
 8006470:	1d19      	adds	r1, r3, #4
 8006472:	6031      	str	r1, [r6, #0]
 8006474:	0606      	lsls	r6, r0, #24
 8006476:	d501      	bpl.n	800647c <_printf_i+0xbc>
 8006478:	681d      	ldr	r5, [r3, #0]
 800647a:	e003      	b.n	8006484 <_printf_i+0xc4>
 800647c:	0645      	lsls	r5, r0, #25
 800647e:	d5fb      	bpl.n	8006478 <_printf_i+0xb8>
 8006480:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006484:	2d00      	cmp	r5, #0
 8006486:	da03      	bge.n	8006490 <_printf_i+0xd0>
 8006488:	232d      	movs	r3, #45	@ 0x2d
 800648a:	426d      	negs	r5, r5
 800648c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006490:	4859      	ldr	r0, [pc, #356]	@ (80065f8 <_printf_i+0x238>)
 8006492:	230a      	movs	r3, #10
 8006494:	e011      	b.n	80064ba <_printf_i+0xfa>
 8006496:	6821      	ldr	r1, [r4, #0]
 8006498:	6833      	ldr	r3, [r6, #0]
 800649a:	0608      	lsls	r0, r1, #24
 800649c:	f853 5b04 	ldr.w	r5, [r3], #4
 80064a0:	d402      	bmi.n	80064a8 <_printf_i+0xe8>
 80064a2:	0649      	lsls	r1, r1, #25
 80064a4:	bf48      	it	mi
 80064a6:	b2ad      	uxthmi	r5, r5
 80064a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80064aa:	4853      	ldr	r0, [pc, #332]	@ (80065f8 <_printf_i+0x238>)
 80064ac:	6033      	str	r3, [r6, #0]
 80064ae:	bf14      	ite	ne
 80064b0:	230a      	movne	r3, #10
 80064b2:	2308      	moveq	r3, #8
 80064b4:	2100      	movs	r1, #0
 80064b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064ba:	6866      	ldr	r6, [r4, #4]
 80064bc:	60a6      	str	r6, [r4, #8]
 80064be:	2e00      	cmp	r6, #0
 80064c0:	bfa2      	ittt	ge
 80064c2:	6821      	ldrge	r1, [r4, #0]
 80064c4:	f021 0104 	bicge.w	r1, r1, #4
 80064c8:	6021      	strge	r1, [r4, #0]
 80064ca:	b90d      	cbnz	r5, 80064d0 <_printf_i+0x110>
 80064cc:	2e00      	cmp	r6, #0
 80064ce:	d04b      	beq.n	8006568 <_printf_i+0x1a8>
 80064d0:	4616      	mov	r6, r2
 80064d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80064d6:	fb03 5711 	mls	r7, r3, r1, r5
 80064da:	5dc7      	ldrb	r7, [r0, r7]
 80064dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064e0:	462f      	mov	r7, r5
 80064e2:	42bb      	cmp	r3, r7
 80064e4:	460d      	mov	r5, r1
 80064e6:	d9f4      	bls.n	80064d2 <_printf_i+0x112>
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d10b      	bne.n	8006504 <_printf_i+0x144>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	07df      	lsls	r7, r3, #31
 80064f0:	d508      	bpl.n	8006504 <_printf_i+0x144>
 80064f2:	6923      	ldr	r3, [r4, #16]
 80064f4:	6861      	ldr	r1, [r4, #4]
 80064f6:	4299      	cmp	r1, r3
 80064f8:	bfde      	ittt	le
 80064fa:	2330      	movle	r3, #48	@ 0x30
 80064fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006500:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006504:	1b92      	subs	r2, r2, r6
 8006506:	6122      	str	r2, [r4, #16]
 8006508:	f8cd a000 	str.w	sl, [sp]
 800650c:	464b      	mov	r3, r9
 800650e:	aa03      	add	r2, sp, #12
 8006510:	4621      	mov	r1, r4
 8006512:	4640      	mov	r0, r8
 8006514:	f7ff fee6 	bl	80062e4 <_printf_common>
 8006518:	3001      	adds	r0, #1
 800651a:	d14a      	bne.n	80065b2 <_printf_i+0x1f2>
 800651c:	f04f 30ff 	mov.w	r0, #4294967295
 8006520:	b004      	add	sp, #16
 8006522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f043 0320 	orr.w	r3, r3, #32
 800652c:	6023      	str	r3, [r4, #0]
 800652e:	4833      	ldr	r0, [pc, #204]	@ (80065fc <_printf_i+0x23c>)
 8006530:	2778      	movs	r7, #120	@ 0x78
 8006532:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	6831      	ldr	r1, [r6, #0]
 800653a:	061f      	lsls	r7, r3, #24
 800653c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006540:	d402      	bmi.n	8006548 <_printf_i+0x188>
 8006542:	065f      	lsls	r7, r3, #25
 8006544:	bf48      	it	mi
 8006546:	b2ad      	uxthmi	r5, r5
 8006548:	6031      	str	r1, [r6, #0]
 800654a:	07d9      	lsls	r1, r3, #31
 800654c:	bf44      	itt	mi
 800654e:	f043 0320 	orrmi.w	r3, r3, #32
 8006552:	6023      	strmi	r3, [r4, #0]
 8006554:	b11d      	cbz	r5, 800655e <_printf_i+0x19e>
 8006556:	2310      	movs	r3, #16
 8006558:	e7ac      	b.n	80064b4 <_printf_i+0xf4>
 800655a:	4827      	ldr	r0, [pc, #156]	@ (80065f8 <_printf_i+0x238>)
 800655c:	e7e9      	b.n	8006532 <_printf_i+0x172>
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	f023 0320 	bic.w	r3, r3, #32
 8006564:	6023      	str	r3, [r4, #0]
 8006566:	e7f6      	b.n	8006556 <_printf_i+0x196>
 8006568:	4616      	mov	r6, r2
 800656a:	e7bd      	b.n	80064e8 <_printf_i+0x128>
 800656c:	6833      	ldr	r3, [r6, #0]
 800656e:	6825      	ldr	r5, [r4, #0]
 8006570:	6961      	ldr	r1, [r4, #20]
 8006572:	1d18      	adds	r0, r3, #4
 8006574:	6030      	str	r0, [r6, #0]
 8006576:	062e      	lsls	r6, r5, #24
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	d501      	bpl.n	8006580 <_printf_i+0x1c0>
 800657c:	6019      	str	r1, [r3, #0]
 800657e:	e002      	b.n	8006586 <_printf_i+0x1c6>
 8006580:	0668      	lsls	r0, r5, #25
 8006582:	d5fb      	bpl.n	800657c <_printf_i+0x1bc>
 8006584:	8019      	strh	r1, [r3, #0]
 8006586:	2300      	movs	r3, #0
 8006588:	6123      	str	r3, [r4, #16]
 800658a:	4616      	mov	r6, r2
 800658c:	e7bc      	b.n	8006508 <_printf_i+0x148>
 800658e:	6833      	ldr	r3, [r6, #0]
 8006590:	1d1a      	adds	r2, r3, #4
 8006592:	6032      	str	r2, [r6, #0]
 8006594:	681e      	ldr	r6, [r3, #0]
 8006596:	6862      	ldr	r2, [r4, #4]
 8006598:	2100      	movs	r1, #0
 800659a:	4630      	mov	r0, r6
 800659c:	f7f9 fe28 	bl	80001f0 <memchr>
 80065a0:	b108      	cbz	r0, 80065a6 <_printf_i+0x1e6>
 80065a2:	1b80      	subs	r0, r0, r6
 80065a4:	6060      	str	r0, [r4, #4]
 80065a6:	6863      	ldr	r3, [r4, #4]
 80065a8:	6123      	str	r3, [r4, #16]
 80065aa:	2300      	movs	r3, #0
 80065ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065b0:	e7aa      	b.n	8006508 <_printf_i+0x148>
 80065b2:	6923      	ldr	r3, [r4, #16]
 80065b4:	4632      	mov	r2, r6
 80065b6:	4649      	mov	r1, r9
 80065b8:	4640      	mov	r0, r8
 80065ba:	47d0      	blx	sl
 80065bc:	3001      	adds	r0, #1
 80065be:	d0ad      	beq.n	800651c <_printf_i+0x15c>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	079b      	lsls	r3, r3, #30
 80065c4:	d413      	bmi.n	80065ee <_printf_i+0x22e>
 80065c6:	68e0      	ldr	r0, [r4, #12]
 80065c8:	9b03      	ldr	r3, [sp, #12]
 80065ca:	4298      	cmp	r0, r3
 80065cc:	bfb8      	it	lt
 80065ce:	4618      	movlt	r0, r3
 80065d0:	e7a6      	b.n	8006520 <_printf_i+0x160>
 80065d2:	2301      	movs	r3, #1
 80065d4:	4632      	mov	r2, r6
 80065d6:	4649      	mov	r1, r9
 80065d8:	4640      	mov	r0, r8
 80065da:	47d0      	blx	sl
 80065dc:	3001      	adds	r0, #1
 80065de:	d09d      	beq.n	800651c <_printf_i+0x15c>
 80065e0:	3501      	adds	r5, #1
 80065e2:	68e3      	ldr	r3, [r4, #12]
 80065e4:	9903      	ldr	r1, [sp, #12]
 80065e6:	1a5b      	subs	r3, r3, r1
 80065e8:	42ab      	cmp	r3, r5
 80065ea:	dcf2      	bgt.n	80065d2 <_printf_i+0x212>
 80065ec:	e7eb      	b.n	80065c6 <_printf_i+0x206>
 80065ee:	2500      	movs	r5, #0
 80065f0:	f104 0619 	add.w	r6, r4, #25
 80065f4:	e7f5      	b.n	80065e2 <_printf_i+0x222>
 80065f6:	bf00      	nop
 80065f8:	08008a6e 	.word	0x08008a6e
 80065fc:	08008a7f 	.word	0x08008a7f

08006600 <std>:
 8006600:	2300      	movs	r3, #0
 8006602:	b510      	push	{r4, lr}
 8006604:	4604      	mov	r4, r0
 8006606:	e9c0 3300 	strd	r3, r3, [r0]
 800660a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800660e:	6083      	str	r3, [r0, #8]
 8006610:	8181      	strh	r1, [r0, #12]
 8006612:	6643      	str	r3, [r0, #100]	@ 0x64
 8006614:	81c2      	strh	r2, [r0, #14]
 8006616:	6183      	str	r3, [r0, #24]
 8006618:	4619      	mov	r1, r3
 800661a:	2208      	movs	r2, #8
 800661c:	305c      	adds	r0, #92	@ 0x5c
 800661e:	f000 f914 	bl	800684a <memset>
 8006622:	4b0d      	ldr	r3, [pc, #52]	@ (8006658 <std+0x58>)
 8006624:	6263      	str	r3, [r4, #36]	@ 0x24
 8006626:	4b0d      	ldr	r3, [pc, #52]	@ (800665c <std+0x5c>)
 8006628:	62a3      	str	r3, [r4, #40]	@ 0x28
 800662a:	4b0d      	ldr	r3, [pc, #52]	@ (8006660 <std+0x60>)
 800662c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800662e:	4b0d      	ldr	r3, [pc, #52]	@ (8006664 <std+0x64>)
 8006630:	6323      	str	r3, [r4, #48]	@ 0x30
 8006632:	4b0d      	ldr	r3, [pc, #52]	@ (8006668 <std+0x68>)
 8006634:	6224      	str	r4, [r4, #32]
 8006636:	429c      	cmp	r4, r3
 8006638:	d006      	beq.n	8006648 <std+0x48>
 800663a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800663e:	4294      	cmp	r4, r2
 8006640:	d002      	beq.n	8006648 <std+0x48>
 8006642:	33d0      	adds	r3, #208	@ 0xd0
 8006644:	429c      	cmp	r4, r3
 8006646:	d105      	bne.n	8006654 <std+0x54>
 8006648:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800664c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006650:	f000 b978 	b.w	8006944 <__retarget_lock_init_recursive>
 8006654:	bd10      	pop	{r4, pc}
 8006656:	bf00      	nop
 8006658:	080067c5 	.word	0x080067c5
 800665c:	080067e7 	.word	0x080067e7
 8006660:	0800681f 	.word	0x0800681f
 8006664:	08006843 	.word	0x08006843
 8006668:	20000358 	.word	0x20000358

0800666c <stdio_exit_handler>:
 800666c:	4a02      	ldr	r2, [pc, #8]	@ (8006678 <stdio_exit_handler+0xc>)
 800666e:	4903      	ldr	r1, [pc, #12]	@ (800667c <stdio_exit_handler+0x10>)
 8006670:	4803      	ldr	r0, [pc, #12]	@ (8006680 <stdio_exit_handler+0x14>)
 8006672:	f000 b869 	b.w	8006748 <_fwalk_sglue>
 8006676:	bf00      	nop
 8006678:	2000000c 	.word	0x2000000c
 800667c:	080082a5 	.word	0x080082a5
 8006680:	2000001c 	.word	0x2000001c

08006684 <cleanup_stdio>:
 8006684:	6841      	ldr	r1, [r0, #4]
 8006686:	4b0c      	ldr	r3, [pc, #48]	@ (80066b8 <cleanup_stdio+0x34>)
 8006688:	4299      	cmp	r1, r3
 800668a:	b510      	push	{r4, lr}
 800668c:	4604      	mov	r4, r0
 800668e:	d001      	beq.n	8006694 <cleanup_stdio+0x10>
 8006690:	f001 fe08 	bl	80082a4 <_fflush_r>
 8006694:	68a1      	ldr	r1, [r4, #8]
 8006696:	4b09      	ldr	r3, [pc, #36]	@ (80066bc <cleanup_stdio+0x38>)
 8006698:	4299      	cmp	r1, r3
 800669a:	d002      	beq.n	80066a2 <cleanup_stdio+0x1e>
 800669c:	4620      	mov	r0, r4
 800669e:	f001 fe01 	bl	80082a4 <_fflush_r>
 80066a2:	68e1      	ldr	r1, [r4, #12]
 80066a4:	4b06      	ldr	r3, [pc, #24]	@ (80066c0 <cleanup_stdio+0x3c>)
 80066a6:	4299      	cmp	r1, r3
 80066a8:	d004      	beq.n	80066b4 <cleanup_stdio+0x30>
 80066aa:	4620      	mov	r0, r4
 80066ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066b0:	f001 bdf8 	b.w	80082a4 <_fflush_r>
 80066b4:	bd10      	pop	{r4, pc}
 80066b6:	bf00      	nop
 80066b8:	20000358 	.word	0x20000358
 80066bc:	200003c0 	.word	0x200003c0
 80066c0:	20000428 	.word	0x20000428

080066c4 <global_stdio_init.part.0>:
 80066c4:	b510      	push	{r4, lr}
 80066c6:	4b0b      	ldr	r3, [pc, #44]	@ (80066f4 <global_stdio_init.part.0+0x30>)
 80066c8:	4c0b      	ldr	r4, [pc, #44]	@ (80066f8 <global_stdio_init.part.0+0x34>)
 80066ca:	4a0c      	ldr	r2, [pc, #48]	@ (80066fc <global_stdio_init.part.0+0x38>)
 80066cc:	601a      	str	r2, [r3, #0]
 80066ce:	4620      	mov	r0, r4
 80066d0:	2200      	movs	r2, #0
 80066d2:	2104      	movs	r1, #4
 80066d4:	f7ff ff94 	bl	8006600 <std>
 80066d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80066dc:	2201      	movs	r2, #1
 80066de:	2109      	movs	r1, #9
 80066e0:	f7ff ff8e 	bl	8006600 <std>
 80066e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80066e8:	2202      	movs	r2, #2
 80066ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066ee:	2112      	movs	r1, #18
 80066f0:	f7ff bf86 	b.w	8006600 <std>
 80066f4:	20000490 	.word	0x20000490
 80066f8:	20000358 	.word	0x20000358
 80066fc:	0800666d 	.word	0x0800666d

08006700 <__sfp_lock_acquire>:
 8006700:	4801      	ldr	r0, [pc, #4]	@ (8006708 <__sfp_lock_acquire+0x8>)
 8006702:	f000 b920 	b.w	8006946 <__retarget_lock_acquire_recursive>
 8006706:	bf00      	nop
 8006708:	20000499 	.word	0x20000499

0800670c <__sfp_lock_release>:
 800670c:	4801      	ldr	r0, [pc, #4]	@ (8006714 <__sfp_lock_release+0x8>)
 800670e:	f000 b91b 	b.w	8006948 <__retarget_lock_release_recursive>
 8006712:	bf00      	nop
 8006714:	20000499 	.word	0x20000499

08006718 <__sinit>:
 8006718:	b510      	push	{r4, lr}
 800671a:	4604      	mov	r4, r0
 800671c:	f7ff fff0 	bl	8006700 <__sfp_lock_acquire>
 8006720:	6a23      	ldr	r3, [r4, #32]
 8006722:	b11b      	cbz	r3, 800672c <__sinit+0x14>
 8006724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006728:	f7ff bff0 	b.w	800670c <__sfp_lock_release>
 800672c:	4b04      	ldr	r3, [pc, #16]	@ (8006740 <__sinit+0x28>)
 800672e:	6223      	str	r3, [r4, #32]
 8006730:	4b04      	ldr	r3, [pc, #16]	@ (8006744 <__sinit+0x2c>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1f5      	bne.n	8006724 <__sinit+0xc>
 8006738:	f7ff ffc4 	bl	80066c4 <global_stdio_init.part.0>
 800673c:	e7f2      	b.n	8006724 <__sinit+0xc>
 800673e:	bf00      	nop
 8006740:	08006685 	.word	0x08006685
 8006744:	20000490 	.word	0x20000490

08006748 <_fwalk_sglue>:
 8006748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800674c:	4607      	mov	r7, r0
 800674e:	4688      	mov	r8, r1
 8006750:	4614      	mov	r4, r2
 8006752:	2600      	movs	r6, #0
 8006754:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006758:	f1b9 0901 	subs.w	r9, r9, #1
 800675c:	d505      	bpl.n	800676a <_fwalk_sglue+0x22>
 800675e:	6824      	ldr	r4, [r4, #0]
 8006760:	2c00      	cmp	r4, #0
 8006762:	d1f7      	bne.n	8006754 <_fwalk_sglue+0xc>
 8006764:	4630      	mov	r0, r6
 8006766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800676a:	89ab      	ldrh	r3, [r5, #12]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d907      	bls.n	8006780 <_fwalk_sglue+0x38>
 8006770:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006774:	3301      	adds	r3, #1
 8006776:	d003      	beq.n	8006780 <_fwalk_sglue+0x38>
 8006778:	4629      	mov	r1, r5
 800677a:	4638      	mov	r0, r7
 800677c:	47c0      	blx	r8
 800677e:	4306      	orrs	r6, r0
 8006780:	3568      	adds	r5, #104	@ 0x68
 8006782:	e7e9      	b.n	8006758 <_fwalk_sglue+0x10>

08006784 <siprintf>:
 8006784:	b40e      	push	{r1, r2, r3}
 8006786:	b500      	push	{lr}
 8006788:	b09c      	sub	sp, #112	@ 0x70
 800678a:	ab1d      	add	r3, sp, #116	@ 0x74
 800678c:	9002      	str	r0, [sp, #8]
 800678e:	9006      	str	r0, [sp, #24]
 8006790:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006794:	4809      	ldr	r0, [pc, #36]	@ (80067bc <siprintf+0x38>)
 8006796:	9107      	str	r1, [sp, #28]
 8006798:	9104      	str	r1, [sp, #16]
 800679a:	4909      	ldr	r1, [pc, #36]	@ (80067c0 <siprintf+0x3c>)
 800679c:	f853 2b04 	ldr.w	r2, [r3], #4
 80067a0:	9105      	str	r1, [sp, #20]
 80067a2:	6800      	ldr	r0, [r0, #0]
 80067a4:	9301      	str	r3, [sp, #4]
 80067a6:	a902      	add	r1, sp, #8
 80067a8:	f001 fbfc 	bl	8007fa4 <_svfiprintf_r>
 80067ac:	9b02      	ldr	r3, [sp, #8]
 80067ae:	2200      	movs	r2, #0
 80067b0:	701a      	strb	r2, [r3, #0]
 80067b2:	b01c      	add	sp, #112	@ 0x70
 80067b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80067b8:	b003      	add	sp, #12
 80067ba:	4770      	bx	lr
 80067bc:	20000018 	.word	0x20000018
 80067c0:	ffff0208 	.word	0xffff0208

080067c4 <__sread>:
 80067c4:	b510      	push	{r4, lr}
 80067c6:	460c      	mov	r4, r1
 80067c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067cc:	f000 f86c 	bl	80068a8 <_read_r>
 80067d0:	2800      	cmp	r0, #0
 80067d2:	bfab      	itete	ge
 80067d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067d6:	89a3      	ldrhlt	r3, [r4, #12]
 80067d8:	181b      	addge	r3, r3, r0
 80067da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067de:	bfac      	ite	ge
 80067e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067e2:	81a3      	strhlt	r3, [r4, #12]
 80067e4:	bd10      	pop	{r4, pc}

080067e6 <__swrite>:
 80067e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ea:	461f      	mov	r7, r3
 80067ec:	898b      	ldrh	r3, [r1, #12]
 80067ee:	05db      	lsls	r3, r3, #23
 80067f0:	4605      	mov	r5, r0
 80067f2:	460c      	mov	r4, r1
 80067f4:	4616      	mov	r6, r2
 80067f6:	d505      	bpl.n	8006804 <__swrite+0x1e>
 80067f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fc:	2302      	movs	r3, #2
 80067fe:	2200      	movs	r2, #0
 8006800:	f000 f840 	bl	8006884 <_lseek_r>
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800680a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800680e:	81a3      	strh	r3, [r4, #12]
 8006810:	4632      	mov	r2, r6
 8006812:	463b      	mov	r3, r7
 8006814:	4628      	mov	r0, r5
 8006816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800681a:	f000 b857 	b.w	80068cc <_write_r>

0800681e <__sseek>:
 800681e:	b510      	push	{r4, lr}
 8006820:	460c      	mov	r4, r1
 8006822:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006826:	f000 f82d 	bl	8006884 <_lseek_r>
 800682a:	1c43      	adds	r3, r0, #1
 800682c:	89a3      	ldrh	r3, [r4, #12]
 800682e:	bf15      	itete	ne
 8006830:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006832:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006836:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800683a:	81a3      	strheq	r3, [r4, #12]
 800683c:	bf18      	it	ne
 800683e:	81a3      	strhne	r3, [r4, #12]
 8006840:	bd10      	pop	{r4, pc}

08006842 <__sclose>:
 8006842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006846:	f000 b80d 	b.w	8006864 <_close_r>

0800684a <memset>:
 800684a:	4402      	add	r2, r0
 800684c:	4603      	mov	r3, r0
 800684e:	4293      	cmp	r3, r2
 8006850:	d100      	bne.n	8006854 <memset+0xa>
 8006852:	4770      	bx	lr
 8006854:	f803 1b01 	strb.w	r1, [r3], #1
 8006858:	e7f9      	b.n	800684e <memset+0x4>
	...

0800685c <_localeconv_r>:
 800685c:	4800      	ldr	r0, [pc, #0]	@ (8006860 <_localeconv_r+0x4>)
 800685e:	4770      	bx	lr
 8006860:	20000158 	.word	0x20000158

08006864 <_close_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	4d06      	ldr	r5, [pc, #24]	@ (8006880 <_close_r+0x1c>)
 8006868:	2300      	movs	r3, #0
 800686a:	4604      	mov	r4, r0
 800686c:	4608      	mov	r0, r1
 800686e:	602b      	str	r3, [r5, #0]
 8006870:	f7fa fed6 	bl	8001620 <_close>
 8006874:	1c43      	adds	r3, r0, #1
 8006876:	d102      	bne.n	800687e <_close_r+0x1a>
 8006878:	682b      	ldr	r3, [r5, #0]
 800687a:	b103      	cbz	r3, 800687e <_close_r+0x1a>
 800687c:	6023      	str	r3, [r4, #0]
 800687e:	bd38      	pop	{r3, r4, r5, pc}
 8006880:	20000494 	.word	0x20000494

08006884 <_lseek_r>:
 8006884:	b538      	push	{r3, r4, r5, lr}
 8006886:	4d07      	ldr	r5, [pc, #28]	@ (80068a4 <_lseek_r+0x20>)
 8006888:	4604      	mov	r4, r0
 800688a:	4608      	mov	r0, r1
 800688c:	4611      	mov	r1, r2
 800688e:	2200      	movs	r2, #0
 8006890:	602a      	str	r2, [r5, #0]
 8006892:	461a      	mov	r2, r3
 8006894:	f7fa feeb 	bl	800166e <_lseek>
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	d102      	bne.n	80068a2 <_lseek_r+0x1e>
 800689c:	682b      	ldr	r3, [r5, #0]
 800689e:	b103      	cbz	r3, 80068a2 <_lseek_r+0x1e>
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	bd38      	pop	{r3, r4, r5, pc}
 80068a4:	20000494 	.word	0x20000494

080068a8 <_read_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4d07      	ldr	r5, [pc, #28]	@ (80068c8 <_read_r+0x20>)
 80068ac:	4604      	mov	r4, r0
 80068ae:	4608      	mov	r0, r1
 80068b0:	4611      	mov	r1, r2
 80068b2:	2200      	movs	r2, #0
 80068b4:	602a      	str	r2, [r5, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	f7fa fe79 	bl	80015ae <_read>
 80068bc:	1c43      	adds	r3, r0, #1
 80068be:	d102      	bne.n	80068c6 <_read_r+0x1e>
 80068c0:	682b      	ldr	r3, [r5, #0]
 80068c2:	b103      	cbz	r3, 80068c6 <_read_r+0x1e>
 80068c4:	6023      	str	r3, [r4, #0]
 80068c6:	bd38      	pop	{r3, r4, r5, pc}
 80068c8:	20000494 	.word	0x20000494

080068cc <_write_r>:
 80068cc:	b538      	push	{r3, r4, r5, lr}
 80068ce:	4d07      	ldr	r5, [pc, #28]	@ (80068ec <_write_r+0x20>)
 80068d0:	4604      	mov	r4, r0
 80068d2:	4608      	mov	r0, r1
 80068d4:	4611      	mov	r1, r2
 80068d6:	2200      	movs	r2, #0
 80068d8:	602a      	str	r2, [r5, #0]
 80068da:	461a      	mov	r2, r3
 80068dc:	f7fa fe84 	bl	80015e8 <_write>
 80068e0:	1c43      	adds	r3, r0, #1
 80068e2:	d102      	bne.n	80068ea <_write_r+0x1e>
 80068e4:	682b      	ldr	r3, [r5, #0]
 80068e6:	b103      	cbz	r3, 80068ea <_write_r+0x1e>
 80068e8:	6023      	str	r3, [r4, #0]
 80068ea:	bd38      	pop	{r3, r4, r5, pc}
 80068ec:	20000494 	.word	0x20000494

080068f0 <__errno>:
 80068f0:	4b01      	ldr	r3, [pc, #4]	@ (80068f8 <__errno+0x8>)
 80068f2:	6818      	ldr	r0, [r3, #0]
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	20000018 	.word	0x20000018

080068fc <__libc_init_array>:
 80068fc:	b570      	push	{r4, r5, r6, lr}
 80068fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006934 <__libc_init_array+0x38>)
 8006900:	4c0d      	ldr	r4, [pc, #52]	@ (8006938 <__libc_init_array+0x3c>)
 8006902:	1b64      	subs	r4, r4, r5
 8006904:	10a4      	asrs	r4, r4, #2
 8006906:	2600      	movs	r6, #0
 8006908:	42a6      	cmp	r6, r4
 800690a:	d109      	bne.n	8006920 <__libc_init_array+0x24>
 800690c:	4d0b      	ldr	r5, [pc, #44]	@ (800693c <__libc_init_array+0x40>)
 800690e:	4c0c      	ldr	r4, [pc, #48]	@ (8006940 <__libc_init_array+0x44>)
 8006910:	f002 f866 	bl	80089e0 <_init>
 8006914:	1b64      	subs	r4, r4, r5
 8006916:	10a4      	asrs	r4, r4, #2
 8006918:	2600      	movs	r6, #0
 800691a:	42a6      	cmp	r6, r4
 800691c:	d105      	bne.n	800692a <__libc_init_array+0x2e>
 800691e:	bd70      	pop	{r4, r5, r6, pc}
 8006920:	f855 3b04 	ldr.w	r3, [r5], #4
 8006924:	4798      	blx	r3
 8006926:	3601      	adds	r6, #1
 8006928:	e7ee      	b.n	8006908 <__libc_init_array+0xc>
 800692a:	f855 3b04 	ldr.w	r3, [r5], #4
 800692e:	4798      	blx	r3
 8006930:	3601      	adds	r6, #1
 8006932:	e7f2      	b.n	800691a <__libc_init_array+0x1e>
 8006934:	08008dd8 	.word	0x08008dd8
 8006938:	08008dd8 	.word	0x08008dd8
 800693c:	08008dd8 	.word	0x08008dd8
 8006940:	08008ddc 	.word	0x08008ddc

08006944 <__retarget_lock_init_recursive>:
 8006944:	4770      	bx	lr

08006946 <__retarget_lock_acquire_recursive>:
 8006946:	4770      	bx	lr

08006948 <__retarget_lock_release_recursive>:
 8006948:	4770      	bx	lr

0800694a <quorem>:
 800694a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694e:	6903      	ldr	r3, [r0, #16]
 8006950:	690c      	ldr	r4, [r1, #16]
 8006952:	42a3      	cmp	r3, r4
 8006954:	4607      	mov	r7, r0
 8006956:	db7e      	blt.n	8006a56 <quorem+0x10c>
 8006958:	3c01      	subs	r4, #1
 800695a:	f101 0814 	add.w	r8, r1, #20
 800695e:	00a3      	lsls	r3, r4, #2
 8006960:	f100 0514 	add.w	r5, r0, #20
 8006964:	9300      	str	r3, [sp, #0]
 8006966:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006970:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006974:	3301      	adds	r3, #1
 8006976:	429a      	cmp	r2, r3
 8006978:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800697c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006980:	d32e      	bcc.n	80069e0 <quorem+0x96>
 8006982:	f04f 0a00 	mov.w	sl, #0
 8006986:	46c4      	mov	ip, r8
 8006988:	46ae      	mov	lr, r5
 800698a:	46d3      	mov	fp, sl
 800698c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006990:	b298      	uxth	r0, r3
 8006992:	fb06 a000 	mla	r0, r6, r0, sl
 8006996:	0c02      	lsrs	r2, r0, #16
 8006998:	0c1b      	lsrs	r3, r3, #16
 800699a:	fb06 2303 	mla	r3, r6, r3, r2
 800699e:	f8de 2000 	ldr.w	r2, [lr]
 80069a2:	b280      	uxth	r0, r0
 80069a4:	b292      	uxth	r2, r2
 80069a6:	1a12      	subs	r2, r2, r0
 80069a8:	445a      	add	r2, fp
 80069aa:	f8de 0000 	ldr.w	r0, [lr]
 80069ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80069b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80069bc:	b292      	uxth	r2, r2
 80069be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069c2:	45e1      	cmp	r9, ip
 80069c4:	f84e 2b04 	str.w	r2, [lr], #4
 80069c8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80069cc:	d2de      	bcs.n	800698c <quorem+0x42>
 80069ce:	9b00      	ldr	r3, [sp, #0]
 80069d0:	58eb      	ldr	r3, [r5, r3]
 80069d2:	b92b      	cbnz	r3, 80069e0 <quorem+0x96>
 80069d4:	9b01      	ldr	r3, [sp, #4]
 80069d6:	3b04      	subs	r3, #4
 80069d8:	429d      	cmp	r5, r3
 80069da:	461a      	mov	r2, r3
 80069dc:	d32f      	bcc.n	8006a3e <quorem+0xf4>
 80069de:	613c      	str	r4, [r7, #16]
 80069e0:	4638      	mov	r0, r7
 80069e2:	f001 f97b 	bl	8007cdc <__mcmp>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	db25      	blt.n	8006a36 <quorem+0xec>
 80069ea:	4629      	mov	r1, r5
 80069ec:	2000      	movs	r0, #0
 80069ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80069f2:	f8d1 c000 	ldr.w	ip, [r1]
 80069f6:	fa1f fe82 	uxth.w	lr, r2
 80069fa:	fa1f f38c 	uxth.w	r3, ip
 80069fe:	eba3 030e 	sub.w	r3, r3, lr
 8006a02:	4403      	add	r3, r0
 8006a04:	0c12      	lsrs	r2, r2, #16
 8006a06:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a0a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a14:	45c1      	cmp	r9, r8
 8006a16:	f841 3b04 	str.w	r3, [r1], #4
 8006a1a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a1e:	d2e6      	bcs.n	80069ee <quorem+0xa4>
 8006a20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a28:	b922      	cbnz	r2, 8006a34 <quorem+0xea>
 8006a2a:	3b04      	subs	r3, #4
 8006a2c:	429d      	cmp	r5, r3
 8006a2e:	461a      	mov	r2, r3
 8006a30:	d30b      	bcc.n	8006a4a <quorem+0x100>
 8006a32:	613c      	str	r4, [r7, #16]
 8006a34:	3601      	adds	r6, #1
 8006a36:	4630      	mov	r0, r6
 8006a38:	b003      	add	sp, #12
 8006a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3e:	6812      	ldr	r2, [r2, #0]
 8006a40:	3b04      	subs	r3, #4
 8006a42:	2a00      	cmp	r2, #0
 8006a44:	d1cb      	bne.n	80069de <quorem+0x94>
 8006a46:	3c01      	subs	r4, #1
 8006a48:	e7c6      	b.n	80069d8 <quorem+0x8e>
 8006a4a:	6812      	ldr	r2, [r2, #0]
 8006a4c:	3b04      	subs	r3, #4
 8006a4e:	2a00      	cmp	r2, #0
 8006a50:	d1ef      	bne.n	8006a32 <quorem+0xe8>
 8006a52:	3c01      	subs	r4, #1
 8006a54:	e7ea      	b.n	8006a2c <quorem+0xe2>
 8006a56:	2000      	movs	r0, #0
 8006a58:	e7ee      	b.n	8006a38 <quorem+0xee>
 8006a5a:	0000      	movs	r0, r0
 8006a5c:	0000      	movs	r0, r0
	...

08006a60 <_dtoa_r>:
 8006a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a64:	69c7      	ldr	r7, [r0, #28]
 8006a66:	b099      	sub	sp, #100	@ 0x64
 8006a68:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006a6c:	ec55 4b10 	vmov	r4, r5, d0
 8006a70:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006a72:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a74:	4683      	mov	fp, r0
 8006a76:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a7a:	b97f      	cbnz	r7, 8006a9c <_dtoa_r+0x3c>
 8006a7c:	2010      	movs	r0, #16
 8006a7e:	f000 fdfd 	bl	800767c <malloc>
 8006a82:	4602      	mov	r2, r0
 8006a84:	f8cb 001c 	str.w	r0, [fp, #28]
 8006a88:	b920      	cbnz	r0, 8006a94 <_dtoa_r+0x34>
 8006a8a:	4ba7      	ldr	r3, [pc, #668]	@ (8006d28 <_dtoa_r+0x2c8>)
 8006a8c:	21ef      	movs	r1, #239	@ 0xef
 8006a8e:	48a7      	ldr	r0, [pc, #668]	@ (8006d2c <_dtoa_r+0x2cc>)
 8006a90:	f001 fc68 	bl	8008364 <__assert_func>
 8006a94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a98:	6007      	str	r7, [r0, #0]
 8006a9a:	60c7      	str	r7, [r0, #12]
 8006a9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006aa0:	6819      	ldr	r1, [r3, #0]
 8006aa2:	b159      	cbz	r1, 8006abc <_dtoa_r+0x5c>
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	604a      	str	r2, [r1, #4]
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	4093      	lsls	r3, r2
 8006aac:	608b      	str	r3, [r1, #8]
 8006aae:	4658      	mov	r0, fp
 8006ab0:	f000 feda 	bl	8007868 <_Bfree>
 8006ab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	1e2b      	subs	r3, r5, #0
 8006abe:	bfb9      	ittee	lt
 8006ac0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ac4:	9303      	strlt	r3, [sp, #12]
 8006ac6:	2300      	movge	r3, #0
 8006ac8:	6033      	strge	r3, [r6, #0]
 8006aca:	9f03      	ldr	r7, [sp, #12]
 8006acc:	4b98      	ldr	r3, [pc, #608]	@ (8006d30 <_dtoa_r+0x2d0>)
 8006ace:	bfbc      	itt	lt
 8006ad0:	2201      	movlt	r2, #1
 8006ad2:	6032      	strlt	r2, [r6, #0]
 8006ad4:	43bb      	bics	r3, r7
 8006ad6:	d112      	bne.n	8006afe <_dtoa_r+0x9e>
 8006ad8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006ada:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006ade:	6013      	str	r3, [r2, #0]
 8006ae0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ae4:	4323      	orrs	r3, r4
 8006ae6:	f000 854d 	beq.w	8007584 <_dtoa_r+0xb24>
 8006aea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006aec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006d44 <_dtoa_r+0x2e4>
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	f000 854f 	beq.w	8007594 <_dtoa_r+0xb34>
 8006af6:	f10a 0303 	add.w	r3, sl, #3
 8006afa:	f000 bd49 	b.w	8007590 <_dtoa_r+0xb30>
 8006afe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b02:	2200      	movs	r2, #0
 8006b04:	ec51 0b17 	vmov	r0, r1, d7
 8006b08:	2300      	movs	r3, #0
 8006b0a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006b0e:	f7f9 ffeb 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b12:	4680      	mov	r8, r0
 8006b14:	b158      	cbz	r0, 8006b2e <_dtoa_r+0xce>
 8006b16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b18:	2301      	movs	r3, #1
 8006b1a:	6013      	str	r3, [r2, #0]
 8006b1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b1e:	b113      	cbz	r3, 8006b26 <_dtoa_r+0xc6>
 8006b20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b22:	4b84      	ldr	r3, [pc, #528]	@ (8006d34 <_dtoa_r+0x2d4>)
 8006b24:	6013      	str	r3, [r2, #0]
 8006b26:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006d48 <_dtoa_r+0x2e8>
 8006b2a:	f000 bd33 	b.w	8007594 <_dtoa_r+0xb34>
 8006b2e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006b32:	aa16      	add	r2, sp, #88	@ 0x58
 8006b34:	a917      	add	r1, sp, #92	@ 0x5c
 8006b36:	4658      	mov	r0, fp
 8006b38:	f001 f980 	bl	8007e3c <__d2b>
 8006b3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006b40:	4681      	mov	r9, r0
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	d077      	beq.n	8006c36 <_dtoa_r+0x1d6>
 8006b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b48:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006b4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006b58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006b60:	4619      	mov	r1, r3
 8006b62:	2200      	movs	r2, #0
 8006b64:	4b74      	ldr	r3, [pc, #464]	@ (8006d38 <_dtoa_r+0x2d8>)
 8006b66:	f7f9 fb9f 	bl	80002a8 <__aeabi_dsub>
 8006b6a:	a369      	add	r3, pc, #420	@ (adr r3, 8006d10 <_dtoa_r+0x2b0>)
 8006b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b70:	f7f9 fd52 	bl	8000618 <__aeabi_dmul>
 8006b74:	a368      	add	r3, pc, #416	@ (adr r3, 8006d18 <_dtoa_r+0x2b8>)
 8006b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7a:	f7f9 fb97 	bl	80002ac <__adddf3>
 8006b7e:	4604      	mov	r4, r0
 8006b80:	4630      	mov	r0, r6
 8006b82:	460d      	mov	r5, r1
 8006b84:	f7f9 fcde 	bl	8000544 <__aeabi_i2d>
 8006b88:	a365      	add	r3, pc, #404	@ (adr r3, 8006d20 <_dtoa_r+0x2c0>)
 8006b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8e:	f7f9 fd43 	bl	8000618 <__aeabi_dmul>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4620      	mov	r0, r4
 8006b98:	4629      	mov	r1, r5
 8006b9a:	f7f9 fb87 	bl	80002ac <__adddf3>
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	f7f9 ffe9 	bl	8000b78 <__aeabi_d2iz>
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	4607      	mov	r7, r0
 8006baa:	2300      	movs	r3, #0
 8006bac:	4620      	mov	r0, r4
 8006bae:	4629      	mov	r1, r5
 8006bb0:	f7f9 ffa4 	bl	8000afc <__aeabi_dcmplt>
 8006bb4:	b140      	cbz	r0, 8006bc8 <_dtoa_r+0x168>
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	f7f9 fcc4 	bl	8000544 <__aeabi_i2d>
 8006bbc:	4622      	mov	r2, r4
 8006bbe:	462b      	mov	r3, r5
 8006bc0:	f7f9 ff92 	bl	8000ae8 <__aeabi_dcmpeq>
 8006bc4:	b900      	cbnz	r0, 8006bc8 <_dtoa_r+0x168>
 8006bc6:	3f01      	subs	r7, #1
 8006bc8:	2f16      	cmp	r7, #22
 8006bca:	d851      	bhi.n	8006c70 <_dtoa_r+0x210>
 8006bcc:	4b5b      	ldr	r3, [pc, #364]	@ (8006d3c <_dtoa_r+0x2dc>)
 8006bce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bda:	f7f9 ff8f 	bl	8000afc <__aeabi_dcmplt>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	d048      	beq.n	8006c74 <_dtoa_r+0x214>
 8006be2:	3f01      	subs	r7, #1
 8006be4:	2300      	movs	r3, #0
 8006be6:	9312      	str	r3, [sp, #72]	@ 0x48
 8006be8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006bea:	1b9b      	subs	r3, r3, r6
 8006bec:	1e5a      	subs	r2, r3, #1
 8006bee:	bf44      	itt	mi
 8006bf0:	f1c3 0801 	rsbmi	r8, r3, #1
 8006bf4:	2300      	movmi	r3, #0
 8006bf6:	9208      	str	r2, [sp, #32]
 8006bf8:	bf54      	ite	pl
 8006bfa:	f04f 0800 	movpl.w	r8, #0
 8006bfe:	9308      	strmi	r3, [sp, #32]
 8006c00:	2f00      	cmp	r7, #0
 8006c02:	db39      	blt.n	8006c78 <_dtoa_r+0x218>
 8006c04:	9b08      	ldr	r3, [sp, #32]
 8006c06:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006c08:	443b      	add	r3, r7
 8006c0a:	9308      	str	r3, [sp, #32]
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c12:	2b09      	cmp	r3, #9
 8006c14:	d864      	bhi.n	8006ce0 <_dtoa_r+0x280>
 8006c16:	2b05      	cmp	r3, #5
 8006c18:	bfc4      	itt	gt
 8006c1a:	3b04      	subgt	r3, #4
 8006c1c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c20:	f1a3 0302 	sub.w	r3, r3, #2
 8006c24:	bfcc      	ite	gt
 8006c26:	2400      	movgt	r4, #0
 8006c28:	2401      	movle	r4, #1
 8006c2a:	2b03      	cmp	r3, #3
 8006c2c:	d863      	bhi.n	8006cf6 <_dtoa_r+0x296>
 8006c2e:	e8df f003 	tbb	[pc, r3]
 8006c32:	372a      	.short	0x372a
 8006c34:	5535      	.short	0x5535
 8006c36:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006c3a:	441e      	add	r6, r3
 8006c3c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c40:	2b20      	cmp	r3, #32
 8006c42:	bfc1      	itttt	gt
 8006c44:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c48:	409f      	lslgt	r7, r3
 8006c4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006c4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006c52:	bfd6      	itet	le
 8006c54:	f1c3 0320 	rsble	r3, r3, #32
 8006c58:	ea47 0003 	orrgt.w	r0, r7, r3
 8006c5c:	fa04 f003 	lslle.w	r0, r4, r3
 8006c60:	f7f9 fc60 	bl	8000524 <__aeabi_ui2d>
 8006c64:	2201      	movs	r2, #1
 8006c66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006c6a:	3e01      	subs	r6, #1
 8006c6c:	9214      	str	r2, [sp, #80]	@ 0x50
 8006c6e:	e777      	b.n	8006b60 <_dtoa_r+0x100>
 8006c70:	2301      	movs	r3, #1
 8006c72:	e7b8      	b.n	8006be6 <_dtoa_r+0x186>
 8006c74:	9012      	str	r0, [sp, #72]	@ 0x48
 8006c76:	e7b7      	b.n	8006be8 <_dtoa_r+0x188>
 8006c78:	427b      	negs	r3, r7
 8006c7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	eba8 0807 	sub.w	r8, r8, r7
 8006c82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006c84:	e7c4      	b.n	8006c10 <_dtoa_r+0x1b0>
 8006c86:	2300      	movs	r3, #0
 8006c88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	dc35      	bgt.n	8006cfc <_dtoa_r+0x29c>
 8006c90:	2301      	movs	r3, #1
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	9307      	str	r3, [sp, #28]
 8006c96:	461a      	mov	r2, r3
 8006c98:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c9a:	e00b      	b.n	8006cb4 <_dtoa_r+0x254>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e7f3      	b.n	8006c88 <_dtoa_r+0x228>
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ca6:	18fb      	adds	r3, r7, r3
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	3301      	adds	r3, #1
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	9307      	str	r3, [sp, #28]
 8006cb0:	bfb8      	it	lt
 8006cb2:	2301      	movlt	r3, #1
 8006cb4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006cb8:	2100      	movs	r1, #0
 8006cba:	2204      	movs	r2, #4
 8006cbc:	f102 0514 	add.w	r5, r2, #20
 8006cc0:	429d      	cmp	r5, r3
 8006cc2:	d91f      	bls.n	8006d04 <_dtoa_r+0x2a4>
 8006cc4:	6041      	str	r1, [r0, #4]
 8006cc6:	4658      	mov	r0, fp
 8006cc8:	f000 fd8e 	bl	80077e8 <_Balloc>
 8006ccc:	4682      	mov	sl, r0
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	d13c      	bne.n	8006d4c <_dtoa_r+0x2ec>
 8006cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d40 <_dtoa_r+0x2e0>)
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006cda:	e6d8      	b.n	8006a8e <_dtoa_r+0x2e>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e7e0      	b.n	8006ca2 <_dtoa_r+0x242>
 8006ce0:	2401      	movs	r4, #1
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ce6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	9307      	str	r3, [sp, #28]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2312      	movs	r3, #18
 8006cf4:	e7d0      	b.n	8006c98 <_dtoa_r+0x238>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cfa:	e7f5      	b.n	8006ce8 <_dtoa_r+0x288>
 8006cfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	9307      	str	r3, [sp, #28]
 8006d02:	e7d7      	b.n	8006cb4 <_dtoa_r+0x254>
 8006d04:	3101      	adds	r1, #1
 8006d06:	0052      	lsls	r2, r2, #1
 8006d08:	e7d8      	b.n	8006cbc <_dtoa_r+0x25c>
 8006d0a:	bf00      	nop
 8006d0c:	f3af 8000 	nop.w
 8006d10:	636f4361 	.word	0x636f4361
 8006d14:	3fd287a7 	.word	0x3fd287a7
 8006d18:	8b60c8b3 	.word	0x8b60c8b3
 8006d1c:	3fc68a28 	.word	0x3fc68a28
 8006d20:	509f79fb 	.word	0x509f79fb
 8006d24:	3fd34413 	.word	0x3fd34413
 8006d28:	08008a9d 	.word	0x08008a9d
 8006d2c:	08008ab4 	.word	0x08008ab4
 8006d30:	7ff00000 	.word	0x7ff00000
 8006d34:	08008a6d 	.word	0x08008a6d
 8006d38:	3ff80000 	.word	0x3ff80000
 8006d3c:	08008bb0 	.word	0x08008bb0
 8006d40:	08008b0c 	.word	0x08008b0c
 8006d44:	08008a99 	.word	0x08008a99
 8006d48:	08008a6c 	.word	0x08008a6c
 8006d4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d50:	6018      	str	r0, [r3, #0]
 8006d52:	9b07      	ldr	r3, [sp, #28]
 8006d54:	2b0e      	cmp	r3, #14
 8006d56:	f200 80a4 	bhi.w	8006ea2 <_dtoa_r+0x442>
 8006d5a:	2c00      	cmp	r4, #0
 8006d5c:	f000 80a1 	beq.w	8006ea2 <_dtoa_r+0x442>
 8006d60:	2f00      	cmp	r7, #0
 8006d62:	dd33      	ble.n	8006dcc <_dtoa_r+0x36c>
 8006d64:	4bad      	ldr	r3, [pc, #692]	@ (800701c <_dtoa_r+0x5bc>)
 8006d66:	f007 020f 	and.w	r2, r7, #15
 8006d6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d6e:	ed93 7b00 	vldr	d7, [r3]
 8006d72:	05f8      	lsls	r0, r7, #23
 8006d74:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006d78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006d7c:	d516      	bpl.n	8006dac <_dtoa_r+0x34c>
 8006d7e:	4ba8      	ldr	r3, [pc, #672]	@ (8007020 <_dtoa_r+0x5c0>)
 8006d80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d88:	f7f9 fd70 	bl	800086c <__aeabi_ddiv>
 8006d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d90:	f004 040f 	and.w	r4, r4, #15
 8006d94:	2603      	movs	r6, #3
 8006d96:	4da2      	ldr	r5, [pc, #648]	@ (8007020 <_dtoa_r+0x5c0>)
 8006d98:	b954      	cbnz	r4, 8006db0 <_dtoa_r+0x350>
 8006d9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006da2:	f7f9 fd63 	bl	800086c <__aeabi_ddiv>
 8006da6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006daa:	e028      	b.n	8006dfe <_dtoa_r+0x39e>
 8006dac:	2602      	movs	r6, #2
 8006dae:	e7f2      	b.n	8006d96 <_dtoa_r+0x336>
 8006db0:	07e1      	lsls	r1, r4, #31
 8006db2:	d508      	bpl.n	8006dc6 <_dtoa_r+0x366>
 8006db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006db8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dbc:	f7f9 fc2c 	bl	8000618 <__aeabi_dmul>
 8006dc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006dc4:	3601      	adds	r6, #1
 8006dc6:	1064      	asrs	r4, r4, #1
 8006dc8:	3508      	adds	r5, #8
 8006dca:	e7e5      	b.n	8006d98 <_dtoa_r+0x338>
 8006dcc:	f000 80d2 	beq.w	8006f74 <_dtoa_r+0x514>
 8006dd0:	427c      	negs	r4, r7
 8006dd2:	4b92      	ldr	r3, [pc, #584]	@ (800701c <_dtoa_r+0x5bc>)
 8006dd4:	4d92      	ldr	r5, [pc, #584]	@ (8007020 <_dtoa_r+0x5c0>)
 8006dd6:	f004 020f 	and.w	r2, r4, #15
 8006dda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006de6:	f7f9 fc17 	bl	8000618 <__aeabi_dmul>
 8006dea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dee:	1124      	asrs	r4, r4, #4
 8006df0:	2300      	movs	r3, #0
 8006df2:	2602      	movs	r6, #2
 8006df4:	2c00      	cmp	r4, #0
 8006df6:	f040 80b2 	bne.w	8006f5e <_dtoa_r+0x4fe>
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1d3      	bne.n	8006da6 <_dtoa_r+0x346>
 8006dfe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e00:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 80b7 	beq.w	8006f78 <_dtoa_r+0x518>
 8006e0a:	4b86      	ldr	r3, [pc, #536]	@ (8007024 <_dtoa_r+0x5c4>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	4620      	mov	r0, r4
 8006e10:	4629      	mov	r1, r5
 8006e12:	f7f9 fe73 	bl	8000afc <__aeabi_dcmplt>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f000 80ae 	beq.w	8006f78 <_dtoa_r+0x518>
 8006e1c:	9b07      	ldr	r3, [sp, #28]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f000 80aa 	beq.w	8006f78 <_dtoa_r+0x518>
 8006e24:	9b00      	ldr	r3, [sp, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	dd37      	ble.n	8006e9a <_dtoa_r+0x43a>
 8006e2a:	1e7b      	subs	r3, r7, #1
 8006e2c:	9304      	str	r3, [sp, #16]
 8006e2e:	4620      	mov	r0, r4
 8006e30:	4b7d      	ldr	r3, [pc, #500]	@ (8007028 <_dtoa_r+0x5c8>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	4629      	mov	r1, r5
 8006e36:	f7f9 fbef 	bl	8000618 <__aeabi_dmul>
 8006e3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e3e:	9c00      	ldr	r4, [sp, #0]
 8006e40:	3601      	adds	r6, #1
 8006e42:	4630      	mov	r0, r6
 8006e44:	f7f9 fb7e 	bl	8000544 <__aeabi_i2d>
 8006e48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e4c:	f7f9 fbe4 	bl	8000618 <__aeabi_dmul>
 8006e50:	4b76      	ldr	r3, [pc, #472]	@ (800702c <_dtoa_r+0x5cc>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	f7f9 fa2a 	bl	80002ac <__adddf3>
 8006e58:	4605      	mov	r5, r0
 8006e5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006e5e:	2c00      	cmp	r4, #0
 8006e60:	f040 808d 	bne.w	8006f7e <_dtoa_r+0x51e>
 8006e64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e68:	4b71      	ldr	r3, [pc, #452]	@ (8007030 <_dtoa_r+0x5d0>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f7f9 fa1c 	bl	80002a8 <__aeabi_dsub>
 8006e70:	4602      	mov	r2, r0
 8006e72:	460b      	mov	r3, r1
 8006e74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e78:	462a      	mov	r2, r5
 8006e7a:	4633      	mov	r3, r6
 8006e7c:	f7f9 fe5c 	bl	8000b38 <__aeabi_dcmpgt>
 8006e80:	2800      	cmp	r0, #0
 8006e82:	f040 828b 	bne.w	800739c <_dtoa_r+0x93c>
 8006e86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e8a:	462a      	mov	r2, r5
 8006e8c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e90:	f7f9 fe34 	bl	8000afc <__aeabi_dcmplt>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	f040 8128 	bne.w	80070ea <_dtoa_r+0x68a>
 8006e9a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006e9e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006ea2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f2c0 815a 	blt.w	800715e <_dtoa_r+0x6fe>
 8006eaa:	2f0e      	cmp	r7, #14
 8006eac:	f300 8157 	bgt.w	800715e <_dtoa_r+0x6fe>
 8006eb0:	4b5a      	ldr	r3, [pc, #360]	@ (800701c <_dtoa_r+0x5bc>)
 8006eb2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006eb6:	ed93 7b00 	vldr	d7, [r3]
 8006eba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	ed8d 7b00 	vstr	d7, [sp]
 8006ec2:	da03      	bge.n	8006ecc <_dtoa_r+0x46c>
 8006ec4:	9b07      	ldr	r3, [sp, #28]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f340 8101 	ble.w	80070ce <_dtoa_r+0x66e>
 8006ecc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ed0:	4656      	mov	r6, sl
 8006ed2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	4629      	mov	r1, r5
 8006eda:	f7f9 fcc7 	bl	800086c <__aeabi_ddiv>
 8006ede:	f7f9 fe4b 	bl	8000b78 <__aeabi_d2iz>
 8006ee2:	4680      	mov	r8, r0
 8006ee4:	f7f9 fb2e 	bl	8000544 <__aeabi_i2d>
 8006ee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006eec:	f7f9 fb94 	bl	8000618 <__aeabi_dmul>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006efc:	f7f9 f9d4 	bl	80002a8 <__aeabi_dsub>
 8006f00:	f806 4b01 	strb.w	r4, [r6], #1
 8006f04:	9d07      	ldr	r5, [sp, #28]
 8006f06:	eba6 040a 	sub.w	r4, r6, sl
 8006f0a:	42a5      	cmp	r5, r4
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	f040 8117 	bne.w	8007142 <_dtoa_r+0x6e2>
 8006f14:	f7f9 f9ca 	bl	80002ac <__adddf3>
 8006f18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f1c:	4604      	mov	r4, r0
 8006f1e:	460d      	mov	r5, r1
 8006f20:	f7f9 fe0a 	bl	8000b38 <__aeabi_dcmpgt>
 8006f24:	2800      	cmp	r0, #0
 8006f26:	f040 80f9 	bne.w	800711c <_dtoa_r+0x6bc>
 8006f2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f2e:	4620      	mov	r0, r4
 8006f30:	4629      	mov	r1, r5
 8006f32:	f7f9 fdd9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f36:	b118      	cbz	r0, 8006f40 <_dtoa_r+0x4e0>
 8006f38:	f018 0f01 	tst.w	r8, #1
 8006f3c:	f040 80ee 	bne.w	800711c <_dtoa_r+0x6bc>
 8006f40:	4649      	mov	r1, r9
 8006f42:	4658      	mov	r0, fp
 8006f44:	f000 fc90 	bl	8007868 <_Bfree>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	7033      	strb	r3, [r6, #0]
 8006f4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f4e:	3701      	adds	r7, #1
 8006f50:	601f      	str	r7, [r3, #0]
 8006f52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	f000 831d 	beq.w	8007594 <_dtoa_r+0xb34>
 8006f5a:	601e      	str	r6, [r3, #0]
 8006f5c:	e31a      	b.n	8007594 <_dtoa_r+0xb34>
 8006f5e:	07e2      	lsls	r2, r4, #31
 8006f60:	d505      	bpl.n	8006f6e <_dtoa_r+0x50e>
 8006f62:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f66:	f7f9 fb57 	bl	8000618 <__aeabi_dmul>
 8006f6a:	3601      	adds	r6, #1
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	1064      	asrs	r4, r4, #1
 8006f70:	3508      	adds	r5, #8
 8006f72:	e73f      	b.n	8006df4 <_dtoa_r+0x394>
 8006f74:	2602      	movs	r6, #2
 8006f76:	e742      	b.n	8006dfe <_dtoa_r+0x39e>
 8006f78:	9c07      	ldr	r4, [sp, #28]
 8006f7a:	9704      	str	r7, [sp, #16]
 8006f7c:	e761      	b.n	8006e42 <_dtoa_r+0x3e2>
 8006f7e:	4b27      	ldr	r3, [pc, #156]	@ (800701c <_dtoa_r+0x5bc>)
 8006f80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f86:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f8a:	4454      	add	r4, sl
 8006f8c:	2900      	cmp	r1, #0
 8006f8e:	d053      	beq.n	8007038 <_dtoa_r+0x5d8>
 8006f90:	4928      	ldr	r1, [pc, #160]	@ (8007034 <_dtoa_r+0x5d4>)
 8006f92:	2000      	movs	r0, #0
 8006f94:	f7f9 fc6a 	bl	800086c <__aeabi_ddiv>
 8006f98:	4633      	mov	r3, r6
 8006f9a:	462a      	mov	r2, r5
 8006f9c:	f7f9 f984 	bl	80002a8 <__aeabi_dsub>
 8006fa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fa4:	4656      	mov	r6, sl
 8006fa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006faa:	f7f9 fde5 	bl	8000b78 <__aeabi_d2iz>
 8006fae:	4605      	mov	r5, r0
 8006fb0:	f7f9 fac8 	bl	8000544 <__aeabi_i2d>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fbc:	f7f9 f974 	bl	80002a8 <__aeabi_dsub>
 8006fc0:	3530      	adds	r5, #48	@ 0x30
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fca:	f806 5b01 	strb.w	r5, [r6], #1
 8006fce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fd2:	f7f9 fd93 	bl	8000afc <__aeabi_dcmplt>
 8006fd6:	2800      	cmp	r0, #0
 8006fd8:	d171      	bne.n	80070be <_dtoa_r+0x65e>
 8006fda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fde:	4911      	ldr	r1, [pc, #68]	@ (8007024 <_dtoa_r+0x5c4>)
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	f7f9 f961 	bl	80002a8 <__aeabi_dsub>
 8006fe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fea:	f7f9 fd87 	bl	8000afc <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f040 8095 	bne.w	800711e <_dtoa_r+0x6be>
 8006ff4:	42a6      	cmp	r6, r4
 8006ff6:	f43f af50 	beq.w	8006e9a <_dtoa_r+0x43a>
 8006ffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8007028 <_dtoa_r+0x5c8>)
 8007000:	2200      	movs	r2, #0
 8007002:	f7f9 fb09 	bl	8000618 <__aeabi_dmul>
 8007006:	4b08      	ldr	r3, [pc, #32]	@ (8007028 <_dtoa_r+0x5c8>)
 8007008:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800700c:	2200      	movs	r2, #0
 800700e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007012:	f7f9 fb01 	bl	8000618 <__aeabi_dmul>
 8007016:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800701a:	e7c4      	b.n	8006fa6 <_dtoa_r+0x546>
 800701c:	08008bb0 	.word	0x08008bb0
 8007020:	08008b88 	.word	0x08008b88
 8007024:	3ff00000 	.word	0x3ff00000
 8007028:	40240000 	.word	0x40240000
 800702c:	401c0000 	.word	0x401c0000
 8007030:	40140000 	.word	0x40140000
 8007034:	3fe00000 	.word	0x3fe00000
 8007038:	4631      	mov	r1, r6
 800703a:	4628      	mov	r0, r5
 800703c:	f7f9 faec 	bl	8000618 <__aeabi_dmul>
 8007040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007044:	9415      	str	r4, [sp, #84]	@ 0x54
 8007046:	4656      	mov	r6, sl
 8007048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800704c:	f7f9 fd94 	bl	8000b78 <__aeabi_d2iz>
 8007050:	4605      	mov	r5, r0
 8007052:	f7f9 fa77 	bl	8000544 <__aeabi_i2d>
 8007056:	4602      	mov	r2, r0
 8007058:	460b      	mov	r3, r1
 800705a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800705e:	f7f9 f923 	bl	80002a8 <__aeabi_dsub>
 8007062:	3530      	adds	r5, #48	@ 0x30
 8007064:	f806 5b01 	strb.w	r5, [r6], #1
 8007068:	4602      	mov	r2, r0
 800706a:	460b      	mov	r3, r1
 800706c:	42a6      	cmp	r6, r4
 800706e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007072:	f04f 0200 	mov.w	r2, #0
 8007076:	d124      	bne.n	80070c2 <_dtoa_r+0x662>
 8007078:	4bac      	ldr	r3, [pc, #688]	@ (800732c <_dtoa_r+0x8cc>)
 800707a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800707e:	f7f9 f915 	bl	80002ac <__adddf3>
 8007082:	4602      	mov	r2, r0
 8007084:	460b      	mov	r3, r1
 8007086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800708a:	f7f9 fd55 	bl	8000b38 <__aeabi_dcmpgt>
 800708e:	2800      	cmp	r0, #0
 8007090:	d145      	bne.n	800711e <_dtoa_r+0x6be>
 8007092:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007096:	49a5      	ldr	r1, [pc, #660]	@ (800732c <_dtoa_r+0x8cc>)
 8007098:	2000      	movs	r0, #0
 800709a:	f7f9 f905 	bl	80002a8 <__aeabi_dsub>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070a6:	f7f9 fd29 	bl	8000afc <__aeabi_dcmplt>
 80070aa:	2800      	cmp	r0, #0
 80070ac:	f43f aef5 	beq.w	8006e9a <_dtoa_r+0x43a>
 80070b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80070b2:	1e73      	subs	r3, r6, #1
 80070b4:	9315      	str	r3, [sp, #84]	@ 0x54
 80070b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070ba:	2b30      	cmp	r3, #48	@ 0x30
 80070bc:	d0f8      	beq.n	80070b0 <_dtoa_r+0x650>
 80070be:	9f04      	ldr	r7, [sp, #16]
 80070c0:	e73e      	b.n	8006f40 <_dtoa_r+0x4e0>
 80070c2:	4b9b      	ldr	r3, [pc, #620]	@ (8007330 <_dtoa_r+0x8d0>)
 80070c4:	f7f9 faa8 	bl	8000618 <__aeabi_dmul>
 80070c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070cc:	e7bc      	b.n	8007048 <_dtoa_r+0x5e8>
 80070ce:	d10c      	bne.n	80070ea <_dtoa_r+0x68a>
 80070d0:	4b98      	ldr	r3, [pc, #608]	@ (8007334 <_dtoa_r+0x8d4>)
 80070d2:	2200      	movs	r2, #0
 80070d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070d8:	f7f9 fa9e 	bl	8000618 <__aeabi_dmul>
 80070dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070e0:	f7f9 fd20 	bl	8000b24 <__aeabi_dcmpge>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	f000 8157 	beq.w	8007398 <_dtoa_r+0x938>
 80070ea:	2400      	movs	r4, #0
 80070ec:	4625      	mov	r5, r4
 80070ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070f0:	43db      	mvns	r3, r3
 80070f2:	9304      	str	r3, [sp, #16]
 80070f4:	4656      	mov	r6, sl
 80070f6:	2700      	movs	r7, #0
 80070f8:	4621      	mov	r1, r4
 80070fa:	4658      	mov	r0, fp
 80070fc:	f000 fbb4 	bl	8007868 <_Bfree>
 8007100:	2d00      	cmp	r5, #0
 8007102:	d0dc      	beq.n	80070be <_dtoa_r+0x65e>
 8007104:	b12f      	cbz	r7, 8007112 <_dtoa_r+0x6b2>
 8007106:	42af      	cmp	r7, r5
 8007108:	d003      	beq.n	8007112 <_dtoa_r+0x6b2>
 800710a:	4639      	mov	r1, r7
 800710c:	4658      	mov	r0, fp
 800710e:	f000 fbab 	bl	8007868 <_Bfree>
 8007112:	4629      	mov	r1, r5
 8007114:	4658      	mov	r0, fp
 8007116:	f000 fba7 	bl	8007868 <_Bfree>
 800711a:	e7d0      	b.n	80070be <_dtoa_r+0x65e>
 800711c:	9704      	str	r7, [sp, #16]
 800711e:	4633      	mov	r3, r6
 8007120:	461e      	mov	r6, r3
 8007122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007126:	2a39      	cmp	r2, #57	@ 0x39
 8007128:	d107      	bne.n	800713a <_dtoa_r+0x6da>
 800712a:	459a      	cmp	sl, r3
 800712c:	d1f8      	bne.n	8007120 <_dtoa_r+0x6c0>
 800712e:	9a04      	ldr	r2, [sp, #16]
 8007130:	3201      	adds	r2, #1
 8007132:	9204      	str	r2, [sp, #16]
 8007134:	2230      	movs	r2, #48	@ 0x30
 8007136:	f88a 2000 	strb.w	r2, [sl]
 800713a:	781a      	ldrb	r2, [r3, #0]
 800713c:	3201      	adds	r2, #1
 800713e:	701a      	strb	r2, [r3, #0]
 8007140:	e7bd      	b.n	80070be <_dtoa_r+0x65e>
 8007142:	4b7b      	ldr	r3, [pc, #492]	@ (8007330 <_dtoa_r+0x8d0>)
 8007144:	2200      	movs	r2, #0
 8007146:	f7f9 fa67 	bl	8000618 <__aeabi_dmul>
 800714a:	2200      	movs	r2, #0
 800714c:	2300      	movs	r3, #0
 800714e:	4604      	mov	r4, r0
 8007150:	460d      	mov	r5, r1
 8007152:	f7f9 fcc9 	bl	8000ae8 <__aeabi_dcmpeq>
 8007156:	2800      	cmp	r0, #0
 8007158:	f43f aebb 	beq.w	8006ed2 <_dtoa_r+0x472>
 800715c:	e6f0      	b.n	8006f40 <_dtoa_r+0x4e0>
 800715e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007160:	2a00      	cmp	r2, #0
 8007162:	f000 80db 	beq.w	800731c <_dtoa_r+0x8bc>
 8007166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007168:	2a01      	cmp	r2, #1
 800716a:	f300 80bf 	bgt.w	80072ec <_dtoa_r+0x88c>
 800716e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007170:	2a00      	cmp	r2, #0
 8007172:	f000 80b7 	beq.w	80072e4 <_dtoa_r+0x884>
 8007176:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800717a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800717c:	4646      	mov	r6, r8
 800717e:	9a08      	ldr	r2, [sp, #32]
 8007180:	2101      	movs	r1, #1
 8007182:	441a      	add	r2, r3
 8007184:	4658      	mov	r0, fp
 8007186:	4498      	add	r8, r3
 8007188:	9208      	str	r2, [sp, #32]
 800718a:	f000 fc21 	bl	80079d0 <__i2b>
 800718e:	4605      	mov	r5, r0
 8007190:	b15e      	cbz	r6, 80071aa <_dtoa_r+0x74a>
 8007192:	9b08      	ldr	r3, [sp, #32]
 8007194:	2b00      	cmp	r3, #0
 8007196:	dd08      	ble.n	80071aa <_dtoa_r+0x74a>
 8007198:	42b3      	cmp	r3, r6
 800719a:	9a08      	ldr	r2, [sp, #32]
 800719c:	bfa8      	it	ge
 800719e:	4633      	movge	r3, r6
 80071a0:	eba8 0803 	sub.w	r8, r8, r3
 80071a4:	1af6      	subs	r6, r6, r3
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	9308      	str	r3, [sp, #32]
 80071aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071ac:	b1f3      	cbz	r3, 80071ec <_dtoa_r+0x78c>
 80071ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f000 80b7 	beq.w	8007324 <_dtoa_r+0x8c4>
 80071b6:	b18c      	cbz	r4, 80071dc <_dtoa_r+0x77c>
 80071b8:	4629      	mov	r1, r5
 80071ba:	4622      	mov	r2, r4
 80071bc:	4658      	mov	r0, fp
 80071be:	f000 fcc7 	bl	8007b50 <__pow5mult>
 80071c2:	464a      	mov	r2, r9
 80071c4:	4601      	mov	r1, r0
 80071c6:	4605      	mov	r5, r0
 80071c8:	4658      	mov	r0, fp
 80071ca:	f000 fc17 	bl	80079fc <__multiply>
 80071ce:	4649      	mov	r1, r9
 80071d0:	9004      	str	r0, [sp, #16]
 80071d2:	4658      	mov	r0, fp
 80071d4:	f000 fb48 	bl	8007868 <_Bfree>
 80071d8:	9b04      	ldr	r3, [sp, #16]
 80071da:	4699      	mov	r9, r3
 80071dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071de:	1b1a      	subs	r2, r3, r4
 80071e0:	d004      	beq.n	80071ec <_dtoa_r+0x78c>
 80071e2:	4649      	mov	r1, r9
 80071e4:	4658      	mov	r0, fp
 80071e6:	f000 fcb3 	bl	8007b50 <__pow5mult>
 80071ea:	4681      	mov	r9, r0
 80071ec:	2101      	movs	r1, #1
 80071ee:	4658      	mov	r0, fp
 80071f0:	f000 fbee 	bl	80079d0 <__i2b>
 80071f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f6:	4604      	mov	r4, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 81cf 	beq.w	800759c <_dtoa_r+0xb3c>
 80071fe:	461a      	mov	r2, r3
 8007200:	4601      	mov	r1, r0
 8007202:	4658      	mov	r0, fp
 8007204:	f000 fca4 	bl	8007b50 <__pow5mult>
 8007208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720a:	2b01      	cmp	r3, #1
 800720c:	4604      	mov	r4, r0
 800720e:	f300 8095 	bgt.w	800733c <_dtoa_r+0x8dc>
 8007212:	9b02      	ldr	r3, [sp, #8]
 8007214:	2b00      	cmp	r3, #0
 8007216:	f040 8087 	bne.w	8007328 <_dtoa_r+0x8c8>
 800721a:	9b03      	ldr	r3, [sp, #12]
 800721c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007220:	2b00      	cmp	r3, #0
 8007222:	f040 8089 	bne.w	8007338 <_dtoa_r+0x8d8>
 8007226:	9b03      	ldr	r3, [sp, #12]
 8007228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800722c:	0d1b      	lsrs	r3, r3, #20
 800722e:	051b      	lsls	r3, r3, #20
 8007230:	b12b      	cbz	r3, 800723e <_dtoa_r+0x7de>
 8007232:	9b08      	ldr	r3, [sp, #32]
 8007234:	3301      	adds	r3, #1
 8007236:	9308      	str	r3, [sp, #32]
 8007238:	f108 0801 	add.w	r8, r8, #1
 800723c:	2301      	movs	r3, #1
 800723e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007240:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 81b0 	beq.w	80075a8 <_dtoa_r+0xb48>
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800724e:	6918      	ldr	r0, [r3, #16]
 8007250:	f000 fb72 	bl	8007938 <__hi0bits>
 8007254:	f1c0 0020 	rsb	r0, r0, #32
 8007258:	9b08      	ldr	r3, [sp, #32]
 800725a:	4418      	add	r0, r3
 800725c:	f010 001f 	ands.w	r0, r0, #31
 8007260:	d077      	beq.n	8007352 <_dtoa_r+0x8f2>
 8007262:	f1c0 0320 	rsb	r3, r0, #32
 8007266:	2b04      	cmp	r3, #4
 8007268:	dd6b      	ble.n	8007342 <_dtoa_r+0x8e2>
 800726a:	9b08      	ldr	r3, [sp, #32]
 800726c:	f1c0 001c 	rsb	r0, r0, #28
 8007270:	4403      	add	r3, r0
 8007272:	4480      	add	r8, r0
 8007274:	4406      	add	r6, r0
 8007276:	9308      	str	r3, [sp, #32]
 8007278:	f1b8 0f00 	cmp.w	r8, #0
 800727c:	dd05      	ble.n	800728a <_dtoa_r+0x82a>
 800727e:	4649      	mov	r1, r9
 8007280:	4642      	mov	r2, r8
 8007282:	4658      	mov	r0, fp
 8007284:	f000 fcbe 	bl	8007c04 <__lshift>
 8007288:	4681      	mov	r9, r0
 800728a:	9b08      	ldr	r3, [sp, #32]
 800728c:	2b00      	cmp	r3, #0
 800728e:	dd05      	ble.n	800729c <_dtoa_r+0x83c>
 8007290:	4621      	mov	r1, r4
 8007292:	461a      	mov	r2, r3
 8007294:	4658      	mov	r0, fp
 8007296:	f000 fcb5 	bl	8007c04 <__lshift>
 800729a:	4604      	mov	r4, r0
 800729c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d059      	beq.n	8007356 <_dtoa_r+0x8f6>
 80072a2:	4621      	mov	r1, r4
 80072a4:	4648      	mov	r0, r9
 80072a6:	f000 fd19 	bl	8007cdc <__mcmp>
 80072aa:	2800      	cmp	r0, #0
 80072ac:	da53      	bge.n	8007356 <_dtoa_r+0x8f6>
 80072ae:	1e7b      	subs	r3, r7, #1
 80072b0:	9304      	str	r3, [sp, #16]
 80072b2:	4649      	mov	r1, r9
 80072b4:	2300      	movs	r3, #0
 80072b6:	220a      	movs	r2, #10
 80072b8:	4658      	mov	r0, fp
 80072ba:	f000 faf7 	bl	80078ac <__multadd>
 80072be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072c0:	4681      	mov	r9, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 8172 	beq.w	80075ac <_dtoa_r+0xb4c>
 80072c8:	2300      	movs	r3, #0
 80072ca:	4629      	mov	r1, r5
 80072cc:	220a      	movs	r2, #10
 80072ce:	4658      	mov	r0, fp
 80072d0:	f000 faec 	bl	80078ac <__multadd>
 80072d4:	9b00      	ldr	r3, [sp, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	4605      	mov	r5, r0
 80072da:	dc67      	bgt.n	80073ac <_dtoa_r+0x94c>
 80072dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072de:	2b02      	cmp	r3, #2
 80072e0:	dc41      	bgt.n	8007366 <_dtoa_r+0x906>
 80072e2:	e063      	b.n	80073ac <_dtoa_r+0x94c>
 80072e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80072e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80072ea:	e746      	b.n	800717a <_dtoa_r+0x71a>
 80072ec:	9b07      	ldr	r3, [sp, #28]
 80072ee:	1e5c      	subs	r4, r3, #1
 80072f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072f2:	42a3      	cmp	r3, r4
 80072f4:	bfbf      	itttt	lt
 80072f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80072f8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80072fa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80072fc:	1ae3      	sublt	r3, r4, r3
 80072fe:	bfb4      	ite	lt
 8007300:	18d2      	addlt	r2, r2, r3
 8007302:	1b1c      	subge	r4, r3, r4
 8007304:	9b07      	ldr	r3, [sp, #28]
 8007306:	bfbc      	itt	lt
 8007308:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800730a:	2400      	movlt	r4, #0
 800730c:	2b00      	cmp	r3, #0
 800730e:	bfb5      	itete	lt
 8007310:	eba8 0603 	sublt.w	r6, r8, r3
 8007314:	9b07      	ldrge	r3, [sp, #28]
 8007316:	2300      	movlt	r3, #0
 8007318:	4646      	movge	r6, r8
 800731a:	e730      	b.n	800717e <_dtoa_r+0x71e>
 800731c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800731e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007320:	4646      	mov	r6, r8
 8007322:	e735      	b.n	8007190 <_dtoa_r+0x730>
 8007324:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007326:	e75c      	b.n	80071e2 <_dtoa_r+0x782>
 8007328:	2300      	movs	r3, #0
 800732a:	e788      	b.n	800723e <_dtoa_r+0x7de>
 800732c:	3fe00000 	.word	0x3fe00000
 8007330:	40240000 	.word	0x40240000
 8007334:	40140000 	.word	0x40140000
 8007338:	9b02      	ldr	r3, [sp, #8]
 800733a:	e780      	b.n	800723e <_dtoa_r+0x7de>
 800733c:	2300      	movs	r3, #0
 800733e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007340:	e782      	b.n	8007248 <_dtoa_r+0x7e8>
 8007342:	d099      	beq.n	8007278 <_dtoa_r+0x818>
 8007344:	9a08      	ldr	r2, [sp, #32]
 8007346:	331c      	adds	r3, #28
 8007348:	441a      	add	r2, r3
 800734a:	4498      	add	r8, r3
 800734c:	441e      	add	r6, r3
 800734e:	9208      	str	r2, [sp, #32]
 8007350:	e792      	b.n	8007278 <_dtoa_r+0x818>
 8007352:	4603      	mov	r3, r0
 8007354:	e7f6      	b.n	8007344 <_dtoa_r+0x8e4>
 8007356:	9b07      	ldr	r3, [sp, #28]
 8007358:	9704      	str	r7, [sp, #16]
 800735a:	2b00      	cmp	r3, #0
 800735c:	dc20      	bgt.n	80073a0 <_dtoa_r+0x940>
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007362:	2b02      	cmp	r3, #2
 8007364:	dd1e      	ble.n	80073a4 <_dtoa_r+0x944>
 8007366:	9b00      	ldr	r3, [sp, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	f47f aec0 	bne.w	80070ee <_dtoa_r+0x68e>
 800736e:	4621      	mov	r1, r4
 8007370:	2205      	movs	r2, #5
 8007372:	4658      	mov	r0, fp
 8007374:	f000 fa9a 	bl	80078ac <__multadd>
 8007378:	4601      	mov	r1, r0
 800737a:	4604      	mov	r4, r0
 800737c:	4648      	mov	r0, r9
 800737e:	f000 fcad 	bl	8007cdc <__mcmp>
 8007382:	2800      	cmp	r0, #0
 8007384:	f77f aeb3 	ble.w	80070ee <_dtoa_r+0x68e>
 8007388:	4656      	mov	r6, sl
 800738a:	2331      	movs	r3, #49	@ 0x31
 800738c:	f806 3b01 	strb.w	r3, [r6], #1
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	3301      	adds	r3, #1
 8007394:	9304      	str	r3, [sp, #16]
 8007396:	e6ae      	b.n	80070f6 <_dtoa_r+0x696>
 8007398:	9c07      	ldr	r4, [sp, #28]
 800739a:	9704      	str	r7, [sp, #16]
 800739c:	4625      	mov	r5, r4
 800739e:	e7f3      	b.n	8007388 <_dtoa_r+0x928>
 80073a0:	9b07      	ldr	r3, [sp, #28]
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f000 8104 	beq.w	80075b4 <_dtoa_r+0xb54>
 80073ac:	2e00      	cmp	r6, #0
 80073ae:	dd05      	ble.n	80073bc <_dtoa_r+0x95c>
 80073b0:	4629      	mov	r1, r5
 80073b2:	4632      	mov	r2, r6
 80073b4:	4658      	mov	r0, fp
 80073b6:	f000 fc25 	bl	8007c04 <__lshift>
 80073ba:	4605      	mov	r5, r0
 80073bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d05a      	beq.n	8007478 <_dtoa_r+0xa18>
 80073c2:	6869      	ldr	r1, [r5, #4]
 80073c4:	4658      	mov	r0, fp
 80073c6:	f000 fa0f 	bl	80077e8 <_Balloc>
 80073ca:	4606      	mov	r6, r0
 80073cc:	b928      	cbnz	r0, 80073da <_dtoa_r+0x97a>
 80073ce:	4b84      	ldr	r3, [pc, #528]	@ (80075e0 <_dtoa_r+0xb80>)
 80073d0:	4602      	mov	r2, r0
 80073d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80073d6:	f7ff bb5a 	b.w	8006a8e <_dtoa_r+0x2e>
 80073da:	692a      	ldr	r2, [r5, #16]
 80073dc:	3202      	adds	r2, #2
 80073de:	0092      	lsls	r2, r2, #2
 80073e0:	f105 010c 	add.w	r1, r5, #12
 80073e4:	300c      	adds	r0, #12
 80073e6:	f000 ffaf 	bl	8008348 <memcpy>
 80073ea:	2201      	movs	r2, #1
 80073ec:	4631      	mov	r1, r6
 80073ee:	4658      	mov	r0, fp
 80073f0:	f000 fc08 	bl	8007c04 <__lshift>
 80073f4:	f10a 0301 	add.w	r3, sl, #1
 80073f8:	9307      	str	r3, [sp, #28]
 80073fa:	9b00      	ldr	r3, [sp, #0]
 80073fc:	4453      	add	r3, sl
 80073fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007400:	9b02      	ldr	r3, [sp, #8]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	462f      	mov	r7, r5
 8007408:	930a      	str	r3, [sp, #40]	@ 0x28
 800740a:	4605      	mov	r5, r0
 800740c:	9b07      	ldr	r3, [sp, #28]
 800740e:	4621      	mov	r1, r4
 8007410:	3b01      	subs	r3, #1
 8007412:	4648      	mov	r0, r9
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	f7ff fa98 	bl	800694a <quorem>
 800741a:	4639      	mov	r1, r7
 800741c:	9002      	str	r0, [sp, #8]
 800741e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007422:	4648      	mov	r0, r9
 8007424:	f000 fc5a 	bl	8007cdc <__mcmp>
 8007428:	462a      	mov	r2, r5
 800742a:	9008      	str	r0, [sp, #32]
 800742c:	4621      	mov	r1, r4
 800742e:	4658      	mov	r0, fp
 8007430:	f000 fc70 	bl	8007d14 <__mdiff>
 8007434:	68c2      	ldr	r2, [r0, #12]
 8007436:	4606      	mov	r6, r0
 8007438:	bb02      	cbnz	r2, 800747c <_dtoa_r+0xa1c>
 800743a:	4601      	mov	r1, r0
 800743c:	4648      	mov	r0, r9
 800743e:	f000 fc4d 	bl	8007cdc <__mcmp>
 8007442:	4602      	mov	r2, r0
 8007444:	4631      	mov	r1, r6
 8007446:	4658      	mov	r0, fp
 8007448:	920e      	str	r2, [sp, #56]	@ 0x38
 800744a:	f000 fa0d 	bl	8007868 <_Bfree>
 800744e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007450:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007452:	9e07      	ldr	r6, [sp, #28]
 8007454:	ea43 0102 	orr.w	r1, r3, r2
 8007458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800745a:	4319      	orrs	r1, r3
 800745c:	d110      	bne.n	8007480 <_dtoa_r+0xa20>
 800745e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007462:	d029      	beq.n	80074b8 <_dtoa_r+0xa58>
 8007464:	9b08      	ldr	r3, [sp, #32]
 8007466:	2b00      	cmp	r3, #0
 8007468:	dd02      	ble.n	8007470 <_dtoa_r+0xa10>
 800746a:	9b02      	ldr	r3, [sp, #8]
 800746c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007470:	9b00      	ldr	r3, [sp, #0]
 8007472:	f883 8000 	strb.w	r8, [r3]
 8007476:	e63f      	b.n	80070f8 <_dtoa_r+0x698>
 8007478:	4628      	mov	r0, r5
 800747a:	e7bb      	b.n	80073f4 <_dtoa_r+0x994>
 800747c:	2201      	movs	r2, #1
 800747e:	e7e1      	b.n	8007444 <_dtoa_r+0x9e4>
 8007480:	9b08      	ldr	r3, [sp, #32]
 8007482:	2b00      	cmp	r3, #0
 8007484:	db04      	blt.n	8007490 <_dtoa_r+0xa30>
 8007486:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007488:	430b      	orrs	r3, r1
 800748a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800748c:	430b      	orrs	r3, r1
 800748e:	d120      	bne.n	80074d2 <_dtoa_r+0xa72>
 8007490:	2a00      	cmp	r2, #0
 8007492:	dded      	ble.n	8007470 <_dtoa_r+0xa10>
 8007494:	4649      	mov	r1, r9
 8007496:	2201      	movs	r2, #1
 8007498:	4658      	mov	r0, fp
 800749a:	f000 fbb3 	bl	8007c04 <__lshift>
 800749e:	4621      	mov	r1, r4
 80074a0:	4681      	mov	r9, r0
 80074a2:	f000 fc1b 	bl	8007cdc <__mcmp>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	dc03      	bgt.n	80074b2 <_dtoa_r+0xa52>
 80074aa:	d1e1      	bne.n	8007470 <_dtoa_r+0xa10>
 80074ac:	f018 0f01 	tst.w	r8, #1
 80074b0:	d0de      	beq.n	8007470 <_dtoa_r+0xa10>
 80074b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074b6:	d1d8      	bne.n	800746a <_dtoa_r+0xa0a>
 80074b8:	9a00      	ldr	r2, [sp, #0]
 80074ba:	2339      	movs	r3, #57	@ 0x39
 80074bc:	7013      	strb	r3, [r2, #0]
 80074be:	4633      	mov	r3, r6
 80074c0:	461e      	mov	r6, r3
 80074c2:	3b01      	subs	r3, #1
 80074c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80074c8:	2a39      	cmp	r2, #57	@ 0x39
 80074ca:	d052      	beq.n	8007572 <_dtoa_r+0xb12>
 80074cc:	3201      	adds	r2, #1
 80074ce:	701a      	strb	r2, [r3, #0]
 80074d0:	e612      	b.n	80070f8 <_dtoa_r+0x698>
 80074d2:	2a00      	cmp	r2, #0
 80074d4:	dd07      	ble.n	80074e6 <_dtoa_r+0xa86>
 80074d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074da:	d0ed      	beq.n	80074b8 <_dtoa_r+0xa58>
 80074dc:	9a00      	ldr	r2, [sp, #0]
 80074de:	f108 0301 	add.w	r3, r8, #1
 80074e2:	7013      	strb	r3, [r2, #0]
 80074e4:	e608      	b.n	80070f8 <_dtoa_r+0x698>
 80074e6:	9b07      	ldr	r3, [sp, #28]
 80074e8:	9a07      	ldr	r2, [sp, #28]
 80074ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 80074ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d028      	beq.n	8007546 <_dtoa_r+0xae6>
 80074f4:	4649      	mov	r1, r9
 80074f6:	2300      	movs	r3, #0
 80074f8:	220a      	movs	r2, #10
 80074fa:	4658      	mov	r0, fp
 80074fc:	f000 f9d6 	bl	80078ac <__multadd>
 8007500:	42af      	cmp	r7, r5
 8007502:	4681      	mov	r9, r0
 8007504:	f04f 0300 	mov.w	r3, #0
 8007508:	f04f 020a 	mov.w	r2, #10
 800750c:	4639      	mov	r1, r7
 800750e:	4658      	mov	r0, fp
 8007510:	d107      	bne.n	8007522 <_dtoa_r+0xac2>
 8007512:	f000 f9cb 	bl	80078ac <__multadd>
 8007516:	4607      	mov	r7, r0
 8007518:	4605      	mov	r5, r0
 800751a:	9b07      	ldr	r3, [sp, #28]
 800751c:	3301      	adds	r3, #1
 800751e:	9307      	str	r3, [sp, #28]
 8007520:	e774      	b.n	800740c <_dtoa_r+0x9ac>
 8007522:	f000 f9c3 	bl	80078ac <__multadd>
 8007526:	4629      	mov	r1, r5
 8007528:	4607      	mov	r7, r0
 800752a:	2300      	movs	r3, #0
 800752c:	220a      	movs	r2, #10
 800752e:	4658      	mov	r0, fp
 8007530:	f000 f9bc 	bl	80078ac <__multadd>
 8007534:	4605      	mov	r5, r0
 8007536:	e7f0      	b.n	800751a <_dtoa_r+0xaba>
 8007538:	9b00      	ldr	r3, [sp, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	bfcc      	ite	gt
 800753e:	461e      	movgt	r6, r3
 8007540:	2601      	movle	r6, #1
 8007542:	4456      	add	r6, sl
 8007544:	2700      	movs	r7, #0
 8007546:	4649      	mov	r1, r9
 8007548:	2201      	movs	r2, #1
 800754a:	4658      	mov	r0, fp
 800754c:	f000 fb5a 	bl	8007c04 <__lshift>
 8007550:	4621      	mov	r1, r4
 8007552:	4681      	mov	r9, r0
 8007554:	f000 fbc2 	bl	8007cdc <__mcmp>
 8007558:	2800      	cmp	r0, #0
 800755a:	dcb0      	bgt.n	80074be <_dtoa_r+0xa5e>
 800755c:	d102      	bne.n	8007564 <_dtoa_r+0xb04>
 800755e:	f018 0f01 	tst.w	r8, #1
 8007562:	d1ac      	bne.n	80074be <_dtoa_r+0xa5e>
 8007564:	4633      	mov	r3, r6
 8007566:	461e      	mov	r6, r3
 8007568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800756c:	2a30      	cmp	r2, #48	@ 0x30
 800756e:	d0fa      	beq.n	8007566 <_dtoa_r+0xb06>
 8007570:	e5c2      	b.n	80070f8 <_dtoa_r+0x698>
 8007572:	459a      	cmp	sl, r3
 8007574:	d1a4      	bne.n	80074c0 <_dtoa_r+0xa60>
 8007576:	9b04      	ldr	r3, [sp, #16]
 8007578:	3301      	adds	r3, #1
 800757a:	9304      	str	r3, [sp, #16]
 800757c:	2331      	movs	r3, #49	@ 0x31
 800757e:	f88a 3000 	strb.w	r3, [sl]
 8007582:	e5b9      	b.n	80070f8 <_dtoa_r+0x698>
 8007584:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007586:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80075e4 <_dtoa_r+0xb84>
 800758a:	b11b      	cbz	r3, 8007594 <_dtoa_r+0xb34>
 800758c:	f10a 0308 	add.w	r3, sl, #8
 8007590:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007592:	6013      	str	r3, [r2, #0]
 8007594:	4650      	mov	r0, sl
 8007596:	b019      	add	sp, #100	@ 0x64
 8007598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800759c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800759e:	2b01      	cmp	r3, #1
 80075a0:	f77f ae37 	ble.w	8007212 <_dtoa_r+0x7b2>
 80075a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80075a8:	2001      	movs	r0, #1
 80075aa:	e655      	b.n	8007258 <_dtoa_r+0x7f8>
 80075ac:	9b00      	ldr	r3, [sp, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f77f aed6 	ble.w	8007360 <_dtoa_r+0x900>
 80075b4:	4656      	mov	r6, sl
 80075b6:	4621      	mov	r1, r4
 80075b8:	4648      	mov	r0, r9
 80075ba:	f7ff f9c6 	bl	800694a <quorem>
 80075be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075c2:	f806 8b01 	strb.w	r8, [r6], #1
 80075c6:	9b00      	ldr	r3, [sp, #0]
 80075c8:	eba6 020a 	sub.w	r2, r6, sl
 80075cc:	4293      	cmp	r3, r2
 80075ce:	ddb3      	ble.n	8007538 <_dtoa_r+0xad8>
 80075d0:	4649      	mov	r1, r9
 80075d2:	2300      	movs	r3, #0
 80075d4:	220a      	movs	r2, #10
 80075d6:	4658      	mov	r0, fp
 80075d8:	f000 f968 	bl	80078ac <__multadd>
 80075dc:	4681      	mov	r9, r0
 80075de:	e7ea      	b.n	80075b6 <_dtoa_r+0xb56>
 80075e0:	08008b0c 	.word	0x08008b0c
 80075e4:	08008a90 	.word	0x08008a90

080075e8 <_free_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4605      	mov	r5, r0
 80075ec:	2900      	cmp	r1, #0
 80075ee:	d041      	beq.n	8007674 <_free_r+0x8c>
 80075f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075f4:	1f0c      	subs	r4, r1, #4
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	bfb8      	it	lt
 80075fa:	18e4      	addlt	r4, r4, r3
 80075fc:	f000 f8e8 	bl	80077d0 <__malloc_lock>
 8007600:	4a1d      	ldr	r2, [pc, #116]	@ (8007678 <_free_r+0x90>)
 8007602:	6813      	ldr	r3, [r2, #0]
 8007604:	b933      	cbnz	r3, 8007614 <_free_r+0x2c>
 8007606:	6063      	str	r3, [r4, #4]
 8007608:	6014      	str	r4, [r2, #0]
 800760a:	4628      	mov	r0, r5
 800760c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007610:	f000 b8e4 	b.w	80077dc <__malloc_unlock>
 8007614:	42a3      	cmp	r3, r4
 8007616:	d908      	bls.n	800762a <_free_r+0x42>
 8007618:	6820      	ldr	r0, [r4, #0]
 800761a:	1821      	adds	r1, r4, r0
 800761c:	428b      	cmp	r3, r1
 800761e:	bf01      	itttt	eq
 8007620:	6819      	ldreq	r1, [r3, #0]
 8007622:	685b      	ldreq	r3, [r3, #4]
 8007624:	1809      	addeq	r1, r1, r0
 8007626:	6021      	streq	r1, [r4, #0]
 8007628:	e7ed      	b.n	8007606 <_free_r+0x1e>
 800762a:	461a      	mov	r2, r3
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	b10b      	cbz	r3, 8007634 <_free_r+0x4c>
 8007630:	42a3      	cmp	r3, r4
 8007632:	d9fa      	bls.n	800762a <_free_r+0x42>
 8007634:	6811      	ldr	r1, [r2, #0]
 8007636:	1850      	adds	r0, r2, r1
 8007638:	42a0      	cmp	r0, r4
 800763a:	d10b      	bne.n	8007654 <_free_r+0x6c>
 800763c:	6820      	ldr	r0, [r4, #0]
 800763e:	4401      	add	r1, r0
 8007640:	1850      	adds	r0, r2, r1
 8007642:	4283      	cmp	r3, r0
 8007644:	6011      	str	r1, [r2, #0]
 8007646:	d1e0      	bne.n	800760a <_free_r+0x22>
 8007648:	6818      	ldr	r0, [r3, #0]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	6053      	str	r3, [r2, #4]
 800764e:	4408      	add	r0, r1
 8007650:	6010      	str	r0, [r2, #0]
 8007652:	e7da      	b.n	800760a <_free_r+0x22>
 8007654:	d902      	bls.n	800765c <_free_r+0x74>
 8007656:	230c      	movs	r3, #12
 8007658:	602b      	str	r3, [r5, #0]
 800765a:	e7d6      	b.n	800760a <_free_r+0x22>
 800765c:	6820      	ldr	r0, [r4, #0]
 800765e:	1821      	adds	r1, r4, r0
 8007660:	428b      	cmp	r3, r1
 8007662:	bf04      	itt	eq
 8007664:	6819      	ldreq	r1, [r3, #0]
 8007666:	685b      	ldreq	r3, [r3, #4]
 8007668:	6063      	str	r3, [r4, #4]
 800766a:	bf04      	itt	eq
 800766c:	1809      	addeq	r1, r1, r0
 800766e:	6021      	streq	r1, [r4, #0]
 8007670:	6054      	str	r4, [r2, #4]
 8007672:	e7ca      	b.n	800760a <_free_r+0x22>
 8007674:	bd38      	pop	{r3, r4, r5, pc}
 8007676:	bf00      	nop
 8007678:	200004a0 	.word	0x200004a0

0800767c <malloc>:
 800767c:	4b02      	ldr	r3, [pc, #8]	@ (8007688 <malloc+0xc>)
 800767e:	4601      	mov	r1, r0
 8007680:	6818      	ldr	r0, [r3, #0]
 8007682:	f000 b825 	b.w	80076d0 <_malloc_r>
 8007686:	bf00      	nop
 8007688:	20000018 	.word	0x20000018

0800768c <sbrk_aligned>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	4e0f      	ldr	r6, [pc, #60]	@ (80076cc <sbrk_aligned+0x40>)
 8007690:	460c      	mov	r4, r1
 8007692:	6831      	ldr	r1, [r6, #0]
 8007694:	4605      	mov	r5, r0
 8007696:	b911      	cbnz	r1, 800769e <sbrk_aligned+0x12>
 8007698:	f000 fe46 	bl	8008328 <_sbrk_r>
 800769c:	6030      	str	r0, [r6, #0]
 800769e:	4621      	mov	r1, r4
 80076a0:	4628      	mov	r0, r5
 80076a2:	f000 fe41 	bl	8008328 <_sbrk_r>
 80076a6:	1c43      	adds	r3, r0, #1
 80076a8:	d103      	bne.n	80076b2 <sbrk_aligned+0x26>
 80076aa:	f04f 34ff 	mov.w	r4, #4294967295
 80076ae:	4620      	mov	r0, r4
 80076b0:	bd70      	pop	{r4, r5, r6, pc}
 80076b2:	1cc4      	adds	r4, r0, #3
 80076b4:	f024 0403 	bic.w	r4, r4, #3
 80076b8:	42a0      	cmp	r0, r4
 80076ba:	d0f8      	beq.n	80076ae <sbrk_aligned+0x22>
 80076bc:	1a21      	subs	r1, r4, r0
 80076be:	4628      	mov	r0, r5
 80076c0:	f000 fe32 	bl	8008328 <_sbrk_r>
 80076c4:	3001      	adds	r0, #1
 80076c6:	d1f2      	bne.n	80076ae <sbrk_aligned+0x22>
 80076c8:	e7ef      	b.n	80076aa <sbrk_aligned+0x1e>
 80076ca:	bf00      	nop
 80076cc:	2000049c 	.word	0x2000049c

080076d0 <_malloc_r>:
 80076d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d4:	1ccd      	adds	r5, r1, #3
 80076d6:	f025 0503 	bic.w	r5, r5, #3
 80076da:	3508      	adds	r5, #8
 80076dc:	2d0c      	cmp	r5, #12
 80076de:	bf38      	it	cc
 80076e0:	250c      	movcc	r5, #12
 80076e2:	2d00      	cmp	r5, #0
 80076e4:	4606      	mov	r6, r0
 80076e6:	db01      	blt.n	80076ec <_malloc_r+0x1c>
 80076e8:	42a9      	cmp	r1, r5
 80076ea:	d904      	bls.n	80076f6 <_malloc_r+0x26>
 80076ec:	230c      	movs	r3, #12
 80076ee:	6033      	str	r3, [r6, #0]
 80076f0:	2000      	movs	r0, #0
 80076f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077cc <_malloc_r+0xfc>
 80076fa:	f000 f869 	bl	80077d0 <__malloc_lock>
 80076fe:	f8d8 3000 	ldr.w	r3, [r8]
 8007702:	461c      	mov	r4, r3
 8007704:	bb44      	cbnz	r4, 8007758 <_malloc_r+0x88>
 8007706:	4629      	mov	r1, r5
 8007708:	4630      	mov	r0, r6
 800770a:	f7ff ffbf 	bl	800768c <sbrk_aligned>
 800770e:	1c43      	adds	r3, r0, #1
 8007710:	4604      	mov	r4, r0
 8007712:	d158      	bne.n	80077c6 <_malloc_r+0xf6>
 8007714:	f8d8 4000 	ldr.w	r4, [r8]
 8007718:	4627      	mov	r7, r4
 800771a:	2f00      	cmp	r7, #0
 800771c:	d143      	bne.n	80077a6 <_malloc_r+0xd6>
 800771e:	2c00      	cmp	r4, #0
 8007720:	d04b      	beq.n	80077ba <_malloc_r+0xea>
 8007722:	6823      	ldr	r3, [r4, #0]
 8007724:	4639      	mov	r1, r7
 8007726:	4630      	mov	r0, r6
 8007728:	eb04 0903 	add.w	r9, r4, r3
 800772c:	f000 fdfc 	bl	8008328 <_sbrk_r>
 8007730:	4581      	cmp	r9, r0
 8007732:	d142      	bne.n	80077ba <_malloc_r+0xea>
 8007734:	6821      	ldr	r1, [r4, #0]
 8007736:	1a6d      	subs	r5, r5, r1
 8007738:	4629      	mov	r1, r5
 800773a:	4630      	mov	r0, r6
 800773c:	f7ff ffa6 	bl	800768c <sbrk_aligned>
 8007740:	3001      	adds	r0, #1
 8007742:	d03a      	beq.n	80077ba <_malloc_r+0xea>
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	442b      	add	r3, r5
 8007748:	6023      	str	r3, [r4, #0]
 800774a:	f8d8 3000 	ldr.w	r3, [r8]
 800774e:	685a      	ldr	r2, [r3, #4]
 8007750:	bb62      	cbnz	r2, 80077ac <_malloc_r+0xdc>
 8007752:	f8c8 7000 	str.w	r7, [r8]
 8007756:	e00f      	b.n	8007778 <_malloc_r+0xa8>
 8007758:	6822      	ldr	r2, [r4, #0]
 800775a:	1b52      	subs	r2, r2, r5
 800775c:	d420      	bmi.n	80077a0 <_malloc_r+0xd0>
 800775e:	2a0b      	cmp	r2, #11
 8007760:	d917      	bls.n	8007792 <_malloc_r+0xc2>
 8007762:	1961      	adds	r1, r4, r5
 8007764:	42a3      	cmp	r3, r4
 8007766:	6025      	str	r5, [r4, #0]
 8007768:	bf18      	it	ne
 800776a:	6059      	strne	r1, [r3, #4]
 800776c:	6863      	ldr	r3, [r4, #4]
 800776e:	bf08      	it	eq
 8007770:	f8c8 1000 	streq.w	r1, [r8]
 8007774:	5162      	str	r2, [r4, r5]
 8007776:	604b      	str	r3, [r1, #4]
 8007778:	4630      	mov	r0, r6
 800777a:	f000 f82f 	bl	80077dc <__malloc_unlock>
 800777e:	f104 000b 	add.w	r0, r4, #11
 8007782:	1d23      	adds	r3, r4, #4
 8007784:	f020 0007 	bic.w	r0, r0, #7
 8007788:	1ac2      	subs	r2, r0, r3
 800778a:	bf1c      	itt	ne
 800778c:	1a1b      	subne	r3, r3, r0
 800778e:	50a3      	strne	r3, [r4, r2]
 8007790:	e7af      	b.n	80076f2 <_malloc_r+0x22>
 8007792:	6862      	ldr	r2, [r4, #4]
 8007794:	42a3      	cmp	r3, r4
 8007796:	bf0c      	ite	eq
 8007798:	f8c8 2000 	streq.w	r2, [r8]
 800779c:	605a      	strne	r2, [r3, #4]
 800779e:	e7eb      	b.n	8007778 <_malloc_r+0xa8>
 80077a0:	4623      	mov	r3, r4
 80077a2:	6864      	ldr	r4, [r4, #4]
 80077a4:	e7ae      	b.n	8007704 <_malloc_r+0x34>
 80077a6:	463c      	mov	r4, r7
 80077a8:	687f      	ldr	r7, [r7, #4]
 80077aa:	e7b6      	b.n	800771a <_malloc_r+0x4a>
 80077ac:	461a      	mov	r2, r3
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	42a3      	cmp	r3, r4
 80077b2:	d1fb      	bne.n	80077ac <_malloc_r+0xdc>
 80077b4:	2300      	movs	r3, #0
 80077b6:	6053      	str	r3, [r2, #4]
 80077b8:	e7de      	b.n	8007778 <_malloc_r+0xa8>
 80077ba:	230c      	movs	r3, #12
 80077bc:	6033      	str	r3, [r6, #0]
 80077be:	4630      	mov	r0, r6
 80077c0:	f000 f80c 	bl	80077dc <__malloc_unlock>
 80077c4:	e794      	b.n	80076f0 <_malloc_r+0x20>
 80077c6:	6005      	str	r5, [r0, #0]
 80077c8:	e7d6      	b.n	8007778 <_malloc_r+0xa8>
 80077ca:	bf00      	nop
 80077cc:	200004a0 	.word	0x200004a0

080077d0 <__malloc_lock>:
 80077d0:	4801      	ldr	r0, [pc, #4]	@ (80077d8 <__malloc_lock+0x8>)
 80077d2:	f7ff b8b8 	b.w	8006946 <__retarget_lock_acquire_recursive>
 80077d6:	bf00      	nop
 80077d8:	20000498 	.word	0x20000498

080077dc <__malloc_unlock>:
 80077dc:	4801      	ldr	r0, [pc, #4]	@ (80077e4 <__malloc_unlock+0x8>)
 80077de:	f7ff b8b3 	b.w	8006948 <__retarget_lock_release_recursive>
 80077e2:	bf00      	nop
 80077e4:	20000498 	.word	0x20000498

080077e8 <_Balloc>:
 80077e8:	b570      	push	{r4, r5, r6, lr}
 80077ea:	69c6      	ldr	r6, [r0, #28]
 80077ec:	4604      	mov	r4, r0
 80077ee:	460d      	mov	r5, r1
 80077f0:	b976      	cbnz	r6, 8007810 <_Balloc+0x28>
 80077f2:	2010      	movs	r0, #16
 80077f4:	f7ff ff42 	bl	800767c <malloc>
 80077f8:	4602      	mov	r2, r0
 80077fa:	61e0      	str	r0, [r4, #28]
 80077fc:	b920      	cbnz	r0, 8007808 <_Balloc+0x20>
 80077fe:	4b18      	ldr	r3, [pc, #96]	@ (8007860 <_Balloc+0x78>)
 8007800:	4818      	ldr	r0, [pc, #96]	@ (8007864 <_Balloc+0x7c>)
 8007802:	216b      	movs	r1, #107	@ 0x6b
 8007804:	f000 fdae 	bl	8008364 <__assert_func>
 8007808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800780c:	6006      	str	r6, [r0, #0]
 800780e:	60c6      	str	r6, [r0, #12]
 8007810:	69e6      	ldr	r6, [r4, #28]
 8007812:	68f3      	ldr	r3, [r6, #12]
 8007814:	b183      	cbz	r3, 8007838 <_Balloc+0x50>
 8007816:	69e3      	ldr	r3, [r4, #28]
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800781e:	b9b8      	cbnz	r0, 8007850 <_Balloc+0x68>
 8007820:	2101      	movs	r1, #1
 8007822:	fa01 f605 	lsl.w	r6, r1, r5
 8007826:	1d72      	adds	r2, r6, #5
 8007828:	0092      	lsls	r2, r2, #2
 800782a:	4620      	mov	r0, r4
 800782c:	f000 fdb8 	bl	80083a0 <_calloc_r>
 8007830:	b160      	cbz	r0, 800784c <_Balloc+0x64>
 8007832:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007836:	e00e      	b.n	8007856 <_Balloc+0x6e>
 8007838:	2221      	movs	r2, #33	@ 0x21
 800783a:	2104      	movs	r1, #4
 800783c:	4620      	mov	r0, r4
 800783e:	f000 fdaf 	bl	80083a0 <_calloc_r>
 8007842:	69e3      	ldr	r3, [r4, #28]
 8007844:	60f0      	str	r0, [r6, #12]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1e4      	bne.n	8007816 <_Balloc+0x2e>
 800784c:	2000      	movs	r0, #0
 800784e:	bd70      	pop	{r4, r5, r6, pc}
 8007850:	6802      	ldr	r2, [r0, #0]
 8007852:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007856:	2300      	movs	r3, #0
 8007858:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800785c:	e7f7      	b.n	800784e <_Balloc+0x66>
 800785e:	bf00      	nop
 8007860:	08008a9d 	.word	0x08008a9d
 8007864:	08008b1d 	.word	0x08008b1d

08007868 <_Bfree>:
 8007868:	b570      	push	{r4, r5, r6, lr}
 800786a:	69c6      	ldr	r6, [r0, #28]
 800786c:	4605      	mov	r5, r0
 800786e:	460c      	mov	r4, r1
 8007870:	b976      	cbnz	r6, 8007890 <_Bfree+0x28>
 8007872:	2010      	movs	r0, #16
 8007874:	f7ff ff02 	bl	800767c <malloc>
 8007878:	4602      	mov	r2, r0
 800787a:	61e8      	str	r0, [r5, #28]
 800787c:	b920      	cbnz	r0, 8007888 <_Bfree+0x20>
 800787e:	4b09      	ldr	r3, [pc, #36]	@ (80078a4 <_Bfree+0x3c>)
 8007880:	4809      	ldr	r0, [pc, #36]	@ (80078a8 <_Bfree+0x40>)
 8007882:	218f      	movs	r1, #143	@ 0x8f
 8007884:	f000 fd6e 	bl	8008364 <__assert_func>
 8007888:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800788c:	6006      	str	r6, [r0, #0]
 800788e:	60c6      	str	r6, [r0, #12]
 8007890:	b13c      	cbz	r4, 80078a2 <_Bfree+0x3a>
 8007892:	69eb      	ldr	r3, [r5, #28]
 8007894:	6862      	ldr	r2, [r4, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800789c:	6021      	str	r1, [r4, #0]
 800789e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
 80078a4:	08008a9d 	.word	0x08008a9d
 80078a8:	08008b1d 	.word	0x08008b1d

080078ac <__multadd>:
 80078ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b0:	690d      	ldr	r5, [r1, #16]
 80078b2:	4607      	mov	r7, r0
 80078b4:	460c      	mov	r4, r1
 80078b6:	461e      	mov	r6, r3
 80078b8:	f101 0c14 	add.w	ip, r1, #20
 80078bc:	2000      	movs	r0, #0
 80078be:	f8dc 3000 	ldr.w	r3, [ip]
 80078c2:	b299      	uxth	r1, r3
 80078c4:	fb02 6101 	mla	r1, r2, r1, r6
 80078c8:	0c1e      	lsrs	r6, r3, #16
 80078ca:	0c0b      	lsrs	r3, r1, #16
 80078cc:	fb02 3306 	mla	r3, r2, r6, r3
 80078d0:	b289      	uxth	r1, r1
 80078d2:	3001      	adds	r0, #1
 80078d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078d8:	4285      	cmp	r5, r0
 80078da:	f84c 1b04 	str.w	r1, [ip], #4
 80078de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078e2:	dcec      	bgt.n	80078be <__multadd+0x12>
 80078e4:	b30e      	cbz	r6, 800792a <__multadd+0x7e>
 80078e6:	68a3      	ldr	r3, [r4, #8]
 80078e8:	42ab      	cmp	r3, r5
 80078ea:	dc19      	bgt.n	8007920 <__multadd+0x74>
 80078ec:	6861      	ldr	r1, [r4, #4]
 80078ee:	4638      	mov	r0, r7
 80078f0:	3101      	adds	r1, #1
 80078f2:	f7ff ff79 	bl	80077e8 <_Balloc>
 80078f6:	4680      	mov	r8, r0
 80078f8:	b928      	cbnz	r0, 8007906 <__multadd+0x5a>
 80078fa:	4602      	mov	r2, r0
 80078fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007930 <__multadd+0x84>)
 80078fe:	480d      	ldr	r0, [pc, #52]	@ (8007934 <__multadd+0x88>)
 8007900:	21ba      	movs	r1, #186	@ 0xba
 8007902:	f000 fd2f 	bl	8008364 <__assert_func>
 8007906:	6922      	ldr	r2, [r4, #16]
 8007908:	3202      	adds	r2, #2
 800790a:	f104 010c 	add.w	r1, r4, #12
 800790e:	0092      	lsls	r2, r2, #2
 8007910:	300c      	adds	r0, #12
 8007912:	f000 fd19 	bl	8008348 <memcpy>
 8007916:	4621      	mov	r1, r4
 8007918:	4638      	mov	r0, r7
 800791a:	f7ff ffa5 	bl	8007868 <_Bfree>
 800791e:	4644      	mov	r4, r8
 8007920:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007924:	3501      	adds	r5, #1
 8007926:	615e      	str	r6, [r3, #20]
 8007928:	6125      	str	r5, [r4, #16]
 800792a:	4620      	mov	r0, r4
 800792c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007930:	08008b0c 	.word	0x08008b0c
 8007934:	08008b1d 	.word	0x08008b1d

08007938 <__hi0bits>:
 8007938:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800793c:	4603      	mov	r3, r0
 800793e:	bf36      	itet	cc
 8007940:	0403      	lslcc	r3, r0, #16
 8007942:	2000      	movcs	r0, #0
 8007944:	2010      	movcc	r0, #16
 8007946:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800794a:	bf3c      	itt	cc
 800794c:	021b      	lslcc	r3, r3, #8
 800794e:	3008      	addcc	r0, #8
 8007950:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007954:	bf3c      	itt	cc
 8007956:	011b      	lslcc	r3, r3, #4
 8007958:	3004      	addcc	r0, #4
 800795a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795e:	bf3c      	itt	cc
 8007960:	009b      	lslcc	r3, r3, #2
 8007962:	3002      	addcc	r0, #2
 8007964:	2b00      	cmp	r3, #0
 8007966:	db05      	blt.n	8007974 <__hi0bits+0x3c>
 8007968:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800796c:	f100 0001 	add.w	r0, r0, #1
 8007970:	bf08      	it	eq
 8007972:	2020      	moveq	r0, #32
 8007974:	4770      	bx	lr

08007976 <__lo0bits>:
 8007976:	6803      	ldr	r3, [r0, #0]
 8007978:	4602      	mov	r2, r0
 800797a:	f013 0007 	ands.w	r0, r3, #7
 800797e:	d00b      	beq.n	8007998 <__lo0bits+0x22>
 8007980:	07d9      	lsls	r1, r3, #31
 8007982:	d421      	bmi.n	80079c8 <__lo0bits+0x52>
 8007984:	0798      	lsls	r0, r3, #30
 8007986:	bf49      	itett	mi
 8007988:	085b      	lsrmi	r3, r3, #1
 800798a:	089b      	lsrpl	r3, r3, #2
 800798c:	2001      	movmi	r0, #1
 800798e:	6013      	strmi	r3, [r2, #0]
 8007990:	bf5c      	itt	pl
 8007992:	6013      	strpl	r3, [r2, #0]
 8007994:	2002      	movpl	r0, #2
 8007996:	4770      	bx	lr
 8007998:	b299      	uxth	r1, r3
 800799a:	b909      	cbnz	r1, 80079a0 <__lo0bits+0x2a>
 800799c:	0c1b      	lsrs	r3, r3, #16
 800799e:	2010      	movs	r0, #16
 80079a0:	b2d9      	uxtb	r1, r3
 80079a2:	b909      	cbnz	r1, 80079a8 <__lo0bits+0x32>
 80079a4:	3008      	adds	r0, #8
 80079a6:	0a1b      	lsrs	r3, r3, #8
 80079a8:	0719      	lsls	r1, r3, #28
 80079aa:	bf04      	itt	eq
 80079ac:	091b      	lsreq	r3, r3, #4
 80079ae:	3004      	addeq	r0, #4
 80079b0:	0799      	lsls	r1, r3, #30
 80079b2:	bf04      	itt	eq
 80079b4:	089b      	lsreq	r3, r3, #2
 80079b6:	3002      	addeq	r0, #2
 80079b8:	07d9      	lsls	r1, r3, #31
 80079ba:	d403      	bmi.n	80079c4 <__lo0bits+0x4e>
 80079bc:	085b      	lsrs	r3, r3, #1
 80079be:	f100 0001 	add.w	r0, r0, #1
 80079c2:	d003      	beq.n	80079cc <__lo0bits+0x56>
 80079c4:	6013      	str	r3, [r2, #0]
 80079c6:	4770      	bx	lr
 80079c8:	2000      	movs	r0, #0
 80079ca:	4770      	bx	lr
 80079cc:	2020      	movs	r0, #32
 80079ce:	4770      	bx	lr

080079d0 <__i2b>:
 80079d0:	b510      	push	{r4, lr}
 80079d2:	460c      	mov	r4, r1
 80079d4:	2101      	movs	r1, #1
 80079d6:	f7ff ff07 	bl	80077e8 <_Balloc>
 80079da:	4602      	mov	r2, r0
 80079dc:	b928      	cbnz	r0, 80079ea <__i2b+0x1a>
 80079de:	4b05      	ldr	r3, [pc, #20]	@ (80079f4 <__i2b+0x24>)
 80079e0:	4805      	ldr	r0, [pc, #20]	@ (80079f8 <__i2b+0x28>)
 80079e2:	f240 1145 	movw	r1, #325	@ 0x145
 80079e6:	f000 fcbd 	bl	8008364 <__assert_func>
 80079ea:	2301      	movs	r3, #1
 80079ec:	6144      	str	r4, [r0, #20]
 80079ee:	6103      	str	r3, [r0, #16]
 80079f0:	bd10      	pop	{r4, pc}
 80079f2:	bf00      	nop
 80079f4:	08008b0c 	.word	0x08008b0c
 80079f8:	08008b1d 	.word	0x08008b1d

080079fc <__multiply>:
 80079fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a00:	4614      	mov	r4, r2
 8007a02:	690a      	ldr	r2, [r1, #16]
 8007a04:	6923      	ldr	r3, [r4, #16]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	bfa8      	it	ge
 8007a0a:	4623      	movge	r3, r4
 8007a0c:	460f      	mov	r7, r1
 8007a0e:	bfa4      	itt	ge
 8007a10:	460c      	movge	r4, r1
 8007a12:	461f      	movge	r7, r3
 8007a14:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a18:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a1c:	68a3      	ldr	r3, [r4, #8]
 8007a1e:	6861      	ldr	r1, [r4, #4]
 8007a20:	eb0a 0609 	add.w	r6, sl, r9
 8007a24:	42b3      	cmp	r3, r6
 8007a26:	b085      	sub	sp, #20
 8007a28:	bfb8      	it	lt
 8007a2a:	3101      	addlt	r1, #1
 8007a2c:	f7ff fedc 	bl	80077e8 <_Balloc>
 8007a30:	b930      	cbnz	r0, 8007a40 <__multiply+0x44>
 8007a32:	4602      	mov	r2, r0
 8007a34:	4b44      	ldr	r3, [pc, #272]	@ (8007b48 <__multiply+0x14c>)
 8007a36:	4845      	ldr	r0, [pc, #276]	@ (8007b4c <__multiply+0x150>)
 8007a38:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a3c:	f000 fc92 	bl	8008364 <__assert_func>
 8007a40:	f100 0514 	add.w	r5, r0, #20
 8007a44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a48:	462b      	mov	r3, r5
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	4543      	cmp	r3, r8
 8007a4e:	d321      	bcc.n	8007a94 <__multiply+0x98>
 8007a50:	f107 0114 	add.w	r1, r7, #20
 8007a54:	f104 0214 	add.w	r2, r4, #20
 8007a58:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a5c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a60:	9302      	str	r3, [sp, #8]
 8007a62:	1b13      	subs	r3, r2, r4
 8007a64:	3b15      	subs	r3, #21
 8007a66:	f023 0303 	bic.w	r3, r3, #3
 8007a6a:	3304      	adds	r3, #4
 8007a6c:	f104 0715 	add.w	r7, r4, #21
 8007a70:	42ba      	cmp	r2, r7
 8007a72:	bf38      	it	cc
 8007a74:	2304      	movcc	r3, #4
 8007a76:	9301      	str	r3, [sp, #4]
 8007a78:	9b02      	ldr	r3, [sp, #8]
 8007a7a:	9103      	str	r1, [sp, #12]
 8007a7c:	428b      	cmp	r3, r1
 8007a7e:	d80c      	bhi.n	8007a9a <__multiply+0x9e>
 8007a80:	2e00      	cmp	r6, #0
 8007a82:	dd03      	ble.n	8007a8c <__multiply+0x90>
 8007a84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d05b      	beq.n	8007b44 <__multiply+0x148>
 8007a8c:	6106      	str	r6, [r0, #16]
 8007a8e:	b005      	add	sp, #20
 8007a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a94:	f843 2b04 	str.w	r2, [r3], #4
 8007a98:	e7d8      	b.n	8007a4c <__multiply+0x50>
 8007a9a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a9e:	f1ba 0f00 	cmp.w	sl, #0
 8007aa2:	d024      	beq.n	8007aee <__multiply+0xf2>
 8007aa4:	f104 0e14 	add.w	lr, r4, #20
 8007aa8:	46a9      	mov	r9, r5
 8007aaa:	f04f 0c00 	mov.w	ip, #0
 8007aae:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ab2:	f8d9 3000 	ldr.w	r3, [r9]
 8007ab6:	fa1f fb87 	uxth.w	fp, r7
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ac0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007ac4:	f8d9 7000 	ldr.w	r7, [r9]
 8007ac8:	4463      	add	r3, ip
 8007aca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ace:	fb0a c70b 	mla	r7, sl, fp, ip
 8007ad2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007adc:	4572      	cmp	r2, lr
 8007ade:	f849 3b04 	str.w	r3, [r9], #4
 8007ae2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ae6:	d8e2      	bhi.n	8007aae <__multiply+0xb2>
 8007ae8:	9b01      	ldr	r3, [sp, #4]
 8007aea:	f845 c003 	str.w	ip, [r5, r3]
 8007aee:	9b03      	ldr	r3, [sp, #12]
 8007af0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007af4:	3104      	adds	r1, #4
 8007af6:	f1b9 0f00 	cmp.w	r9, #0
 8007afa:	d021      	beq.n	8007b40 <__multiply+0x144>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	f104 0c14 	add.w	ip, r4, #20
 8007b02:	46ae      	mov	lr, r5
 8007b04:	f04f 0a00 	mov.w	sl, #0
 8007b08:	f8bc b000 	ldrh.w	fp, [ip]
 8007b0c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b10:	fb09 770b 	mla	r7, r9, fp, r7
 8007b14:	4457      	add	r7, sl
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b1c:	f84e 3b04 	str.w	r3, [lr], #4
 8007b20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b28:	f8be 3000 	ldrh.w	r3, [lr]
 8007b2c:	fb09 330a 	mla	r3, r9, sl, r3
 8007b30:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b34:	4562      	cmp	r2, ip
 8007b36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b3a:	d8e5      	bhi.n	8007b08 <__multiply+0x10c>
 8007b3c:	9f01      	ldr	r7, [sp, #4]
 8007b3e:	51eb      	str	r3, [r5, r7]
 8007b40:	3504      	adds	r5, #4
 8007b42:	e799      	b.n	8007a78 <__multiply+0x7c>
 8007b44:	3e01      	subs	r6, #1
 8007b46:	e79b      	b.n	8007a80 <__multiply+0x84>
 8007b48:	08008b0c 	.word	0x08008b0c
 8007b4c:	08008b1d 	.word	0x08008b1d

08007b50 <__pow5mult>:
 8007b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b54:	4615      	mov	r5, r2
 8007b56:	f012 0203 	ands.w	r2, r2, #3
 8007b5a:	4607      	mov	r7, r0
 8007b5c:	460e      	mov	r6, r1
 8007b5e:	d007      	beq.n	8007b70 <__pow5mult+0x20>
 8007b60:	4c25      	ldr	r4, [pc, #148]	@ (8007bf8 <__pow5mult+0xa8>)
 8007b62:	3a01      	subs	r2, #1
 8007b64:	2300      	movs	r3, #0
 8007b66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b6a:	f7ff fe9f 	bl	80078ac <__multadd>
 8007b6e:	4606      	mov	r6, r0
 8007b70:	10ad      	asrs	r5, r5, #2
 8007b72:	d03d      	beq.n	8007bf0 <__pow5mult+0xa0>
 8007b74:	69fc      	ldr	r4, [r7, #28]
 8007b76:	b97c      	cbnz	r4, 8007b98 <__pow5mult+0x48>
 8007b78:	2010      	movs	r0, #16
 8007b7a:	f7ff fd7f 	bl	800767c <malloc>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	61f8      	str	r0, [r7, #28]
 8007b82:	b928      	cbnz	r0, 8007b90 <__pow5mult+0x40>
 8007b84:	4b1d      	ldr	r3, [pc, #116]	@ (8007bfc <__pow5mult+0xac>)
 8007b86:	481e      	ldr	r0, [pc, #120]	@ (8007c00 <__pow5mult+0xb0>)
 8007b88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b8c:	f000 fbea 	bl	8008364 <__assert_func>
 8007b90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b94:	6004      	str	r4, [r0, #0]
 8007b96:	60c4      	str	r4, [r0, #12]
 8007b98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ba0:	b94c      	cbnz	r4, 8007bb6 <__pow5mult+0x66>
 8007ba2:	f240 2171 	movw	r1, #625	@ 0x271
 8007ba6:	4638      	mov	r0, r7
 8007ba8:	f7ff ff12 	bl	80079d0 <__i2b>
 8007bac:	2300      	movs	r3, #0
 8007bae:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	6003      	str	r3, [r0, #0]
 8007bb6:	f04f 0900 	mov.w	r9, #0
 8007bba:	07eb      	lsls	r3, r5, #31
 8007bbc:	d50a      	bpl.n	8007bd4 <__pow5mult+0x84>
 8007bbe:	4631      	mov	r1, r6
 8007bc0:	4622      	mov	r2, r4
 8007bc2:	4638      	mov	r0, r7
 8007bc4:	f7ff ff1a 	bl	80079fc <__multiply>
 8007bc8:	4631      	mov	r1, r6
 8007bca:	4680      	mov	r8, r0
 8007bcc:	4638      	mov	r0, r7
 8007bce:	f7ff fe4b 	bl	8007868 <_Bfree>
 8007bd2:	4646      	mov	r6, r8
 8007bd4:	106d      	asrs	r5, r5, #1
 8007bd6:	d00b      	beq.n	8007bf0 <__pow5mult+0xa0>
 8007bd8:	6820      	ldr	r0, [r4, #0]
 8007bda:	b938      	cbnz	r0, 8007bec <__pow5mult+0x9c>
 8007bdc:	4622      	mov	r2, r4
 8007bde:	4621      	mov	r1, r4
 8007be0:	4638      	mov	r0, r7
 8007be2:	f7ff ff0b 	bl	80079fc <__multiply>
 8007be6:	6020      	str	r0, [r4, #0]
 8007be8:	f8c0 9000 	str.w	r9, [r0]
 8007bec:	4604      	mov	r4, r0
 8007bee:	e7e4      	b.n	8007bba <__pow5mult+0x6a>
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bf6:	bf00      	nop
 8007bf8:	08008b78 	.word	0x08008b78
 8007bfc:	08008a9d 	.word	0x08008a9d
 8007c00:	08008b1d 	.word	0x08008b1d

08007c04 <__lshift>:
 8007c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c08:	460c      	mov	r4, r1
 8007c0a:	6849      	ldr	r1, [r1, #4]
 8007c0c:	6923      	ldr	r3, [r4, #16]
 8007c0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c12:	68a3      	ldr	r3, [r4, #8]
 8007c14:	4607      	mov	r7, r0
 8007c16:	4691      	mov	r9, r2
 8007c18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c1c:	f108 0601 	add.w	r6, r8, #1
 8007c20:	42b3      	cmp	r3, r6
 8007c22:	db0b      	blt.n	8007c3c <__lshift+0x38>
 8007c24:	4638      	mov	r0, r7
 8007c26:	f7ff fddf 	bl	80077e8 <_Balloc>
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	b948      	cbnz	r0, 8007c42 <__lshift+0x3e>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	4b28      	ldr	r3, [pc, #160]	@ (8007cd4 <__lshift+0xd0>)
 8007c32:	4829      	ldr	r0, [pc, #164]	@ (8007cd8 <__lshift+0xd4>)
 8007c34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c38:	f000 fb94 	bl	8008364 <__assert_func>
 8007c3c:	3101      	adds	r1, #1
 8007c3e:	005b      	lsls	r3, r3, #1
 8007c40:	e7ee      	b.n	8007c20 <__lshift+0x1c>
 8007c42:	2300      	movs	r3, #0
 8007c44:	f100 0114 	add.w	r1, r0, #20
 8007c48:	f100 0210 	add.w	r2, r0, #16
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	4553      	cmp	r3, sl
 8007c50:	db33      	blt.n	8007cba <__lshift+0xb6>
 8007c52:	6920      	ldr	r0, [r4, #16]
 8007c54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c58:	f104 0314 	add.w	r3, r4, #20
 8007c5c:	f019 091f 	ands.w	r9, r9, #31
 8007c60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c68:	d02b      	beq.n	8007cc2 <__lshift+0xbe>
 8007c6a:	f1c9 0e20 	rsb	lr, r9, #32
 8007c6e:	468a      	mov	sl, r1
 8007c70:	2200      	movs	r2, #0
 8007c72:	6818      	ldr	r0, [r3, #0]
 8007c74:	fa00 f009 	lsl.w	r0, r0, r9
 8007c78:	4310      	orrs	r0, r2
 8007c7a:	f84a 0b04 	str.w	r0, [sl], #4
 8007c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c82:	459c      	cmp	ip, r3
 8007c84:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c88:	d8f3      	bhi.n	8007c72 <__lshift+0x6e>
 8007c8a:	ebac 0304 	sub.w	r3, ip, r4
 8007c8e:	3b15      	subs	r3, #21
 8007c90:	f023 0303 	bic.w	r3, r3, #3
 8007c94:	3304      	adds	r3, #4
 8007c96:	f104 0015 	add.w	r0, r4, #21
 8007c9a:	4584      	cmp	ip, r0
 8007c9c:	bf38      	it	cc
 8007c9e:	2304      	movcc	r3, #4
 8007ca0:	50ca      	str	r2, [r1, r3]
 8007ca2:	b10a      	cbz	r2, 8007ca8 <__lshift+0xa4>
 8007ca4:	f108 0602 	add.w	r6, r8, #2
 8007ca8:	3e01      	subs	r6, #1
 8007caa:	4638      	mov	r0, r7
 8007cac:	612e      	str	r6, [r5, #16]
 8007cae:	4621      	mov	r1, r4
 8007cb0:	f7ff fdda 	bl	8007868 <_Bfree>
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cba:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	e7c5      	b.n	8007c4e <__lshift+0x4a>
 8007cc2:	3904      	subs	r1, #4
 8007cc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ccc:	459c      	cmp	ip, r3
 8007cce:	d8f9      	bhi.n	8007cc4 <__lshift+0xc0>
 8007cd0:	e7ea      	b.n	8007ca8 <__lshift+0xa4>
 8007cd2:	bf00      	nop
 8007cd4:	08008b0c 	.word	0x08008b0c
 8007cd8:	08008b1d 	.word	0x08008b1d

08007cdc <__mcmp>:
 8007cdc:	690a      	ldr	r2, [r1, #16]
 8007cde:	4603      	mov	r3, r0
 8007ce0:	6900      	ldr	r0, [r0, #16]
 8007ce2:	1a80      	subs	r0, r0, r2
 8007ce4:	b530      	push	{r4, r5, lr}
 8007ce6:	d10e      	bne.n	8007d06 <__mcmp+0x2a>
 8007ce8:	3314      	adds	r3, #20
 8007cea:	3114      	adds	r1, #20
 8007cec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007cf0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cf4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cf8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cfc:	4295      	cmp	r5, r2
 8007cfe:	d003      	beq.n	8007d08 <__mcmp+0x2c>
 8007d00:	d205      	bcs.n	8007d0e <__mcmp+0x32>
 8007d02:	f04f 30ff 	mov.w	r0, #4294967295
 8007d06:	bd30      	pop	{r4, r5, pc}
 8007d08:	42a3      	cmp	r3, r4
 8007d0a:	d3f3      	bcc.n	8007cf4 <__mcmp+0x18>
 8007d0c:	e7fb      	b.n	8007d06 <__mcmp+0x2a>
 8007d0e:	2001      	movs	r0, #1
 8007d10:	e7f9      	b.n	8007d06 <__mcmp+0x2a>
	...

08007d14 <__mdiff>:
 8007d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d18:	4689      	mov	r9, r1
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	4611      	mov	r1, r2
 8007d1e:	4648      	mov	r0, r9
 8007d20:	4614      	mov	r4, r2
 8007d22:	f7ff ffdb 	bl	8007cdc <__mcmp>
 8007d26:	1e05      	subs	r5, r0, #0
 8007d28:	d112      	bne.n	8007d50 <__mdiff+0x3c>
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	4630      	mov	r0, r6
 8007d2e:	f7ff fd5b 	bl	80077e8 <_Balloc>
 8007d32:	4602      	mov	r2, r0
 8007d34:	b928      	cbnz	r0, 8007d42 <__mdiff+0x2e>
 8007d36:	4b3f      	ldr	r3, [pc, #252]	@ (8007e34 <__mdiff+0x120>)
 8007d38:	f240 2137 	movw	r1, #567	@ 0x237
 8007d3c:	483e      	ldr	r0, [pc, #248]	@ (8007e38 <__mdiff+0x124>)
 8007d3e:	f000 fb11 	bl	8008364 <__assert_func>
 8007d42:	2301      	movs	r3, #1
 8007d44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d48:	4610      	mov	r0, r2
 8007d4a:	b003      	add	sp, #12
 8007d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d50:	bfbc      	itt	lt
 8007d52:	464b      	movlt	r3, r9
 8007d54:	46a1      	movlt	r9, r4
 8007d56:	4630      	mov	r0, r6
 8007d58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d5c:	bfba      	itte	lt
 8007d5e:	461c      	movlt	r4, r3
 8007d60:	2501      	movlt	r5, #1
 8007d62:	2500      	movge	r5, #0
 8007d64:	f7ff fd40 	bl	80077e8 <_Balloc>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	b918      	cbnz	r0, 8007d74 <__mdiff+0x60>
 8007d6c:	4b31      	ldr	r3, [pc, #196]	@ (8007e34 <__mdiff+0x120>)
 8007d6e:	f240 2145 	movw	r1, #581	@ 0x245
 8007d72:	e7e3      	b.n	8007d3c <__mdiff+0x28>
 8007d74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d78:	6926      	ldr	r6, [r4, #16]
 8007d7a:	60c5      	str	r5, [r0, #12]
 8007d7c:	f109 0310 	add.w	r3, r9, #16
 8007d80:	f109 0514 	add.w	r5, r9, #20
 8007d84:	f104 0e14 	add.w	lr, r4, #20
 8007d88:	f100 0b14 	add.w	fp, r0, #20
 8007d8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d94:	9301      	str	r3, [sp, #4]
 8007d96:	46d9      	mov	r9, fp
 8007d98:	f04f 0c00 	mov.w	ip, #0
 8007d9c:	9b01      	ldr	r3, [sp, #4]
 8007d9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007da2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	fa1f f38a 	uxth.w	r3, sl
 8007dac:	4619      	mov	r1, r3
 8007dae:	b283      	uxth	r3, r0
 8007db0:	1acb      	subs	r3, r1, r3
 8007db2:	0c00      	lsrs	r0, r0, #16
 8007db4:	4463      	add	r3, ip
 8007db6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007dba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007dc4:	4576      	cmp	r6, lr
 8007dc6:	f849 3b04 	str.w	r3, [r9], #4
 8007dca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007dce:	d8e5      	bhi.n	8007d9c <__mdiff+0x88>
 8007dd0:	1b33      	subs	r3, r6, r4
 8007dd2:	3b15      	subs	r3, #21
 8007dd4:	f023 0303 	bic.w	r3, r3, #3
 8007dd8:	3415      	adds	r4, #21
 8007dda:	3304      	adds	r3, #4
 8007ddc:	42a6      	cmp	r6, r4
 8007dde:	bf38      	it	cc
 8007de0:	2304      	movcc	r3, #4
 8007de2:	441d      	add	r5, r3
 8007de4:	445b      	add	r3, fp
 8007de6:	461e      	mov	r6, r3
 8007de8:	462c      	mov	r4, r5
 8007dea:	4544      	cmp	r4, r8
 8007dec:	d30e      	bcc.n	8007e0c <__mdiff+0xf8>
 8007dee:	f108 0103 	add.w	r1, r8, #3
 8007df2:	1b49      	subs	r1, r1, r5
 8007df4:	f021 0103 	bic.w	r1, r1, #3
 8007df8:	3d03      	subs	r5, #3
 8007dfa:	45a8      	cmp	r8, r5
 8007dfc:	bf38      	it	cc
 8007dfe:	2100      	movcc	r1, #0
 8007e00:	440b      	add	r3, r1
 8007e02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e06:	b191      	cbz	r1, 8007e2e <__mdiff+0x11a>
 8007e08:	6117      	str	r7, [r2, #16]
 8007e0a:	e79d      	b.n	8007d48 <__mdiff+0x34>
 8007e0c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e10:	46e6      	mov	lr, ip
 8007e12:	0c08      	lsrs	r0, r1, #16
 8007e14:	fa1c fc81 	uxtah	ip, ip, r1
 8007e18:	4471      	add	r1, lr
 8007e1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e1e:	b289      	uxth	r1, r1
 8007e20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e24:	f846 1b04 	str.w	r1, [r6], #4
 8007e28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e2c:	e7dd      	b.n	8007dea <__mdiff+0xd6>
 8007e2e:	3f01      	subs	r7, #1
 8007e30:	e7e7      	b.n	8007e02 <__mdiff+0xee>
 8007e32:	bf00      	nop
 8007e34:	08008b0c 	.word	0x08008b0c
 8007e38:	08008b1d 	.word	0x08008b1d

08007e3c <__d2b>:
 8007e3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e40:	460f      	mov	r7, r1
 8007e42:	2101      	movs	r1, #1
 8007e44:	ec59 8b10 	vmov	r8, r9, d0
 8007e48:	4616      	mov	r6, r2
 8007e4a:	f7ff fccd 	bl	80077e8 <_Balloc>
 8007e4e:	4604      	mov	r4, r0
 8007e50:	b930      	cbnz	r0, 8007e60 <__d2b+0x24>
 8007e52:	4602      	mov	r2, r0
 8007e54:	4b23      	ldr	r3, [pc, #140]	@ (8007ee4 <__d2b+0xa8>)
 8007e56:	4824      	ldr	r0, [pc, #144]	@ (8007ee8 <__d2b+0xac>)
 8007e58:	f240 310f 	movw	r1, #783	@ 0x30f
 8007e5c:	f000 fa82 	bl	8008364 <__assert_func>
 8007e60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e68:	b10d      	cbz	r5, 8007e6e <__d2b+0x32>
 8007e6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e6e:	9301      	str	r3, [sp, #4]
 8007e70:	f1b8 0300 	subs.w	r3, r8, #0
 8007e74:	d023      	beq.n	8007ebe <__d2b+0x82>
 8007e76:	4668      	mov	r0, sp
 8007e78:	9300      	str	r3, [sp, #0]
 8007e7a:	f7ff fd7c 	bl	8007976 <__lo0bits>
 8007e7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e82:	b1d0      	cbz	r0, 8007eba <__d2b+0x7e>
 8007e84:	f1c0 0320 	rsb	r3, r0, #32
 8007e88:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8c:	430b      	orrs	r3, r1
 8007e8e:	40c2      	lsrs	r2, r0
 8007e90:	6163      	str	r3, [r4, #20]
 8007e92:	9201      	str	r2, [sp, #4]
 8007e94:	9b01      	ldr	r3, [sp, #4]
 8007e96:	61a3      	str	r3, [r4, #24]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	bf0c      	ite	eq
 8007e9c:	2201      	moveq	r2, #1
 8007e9e:	2202      	movne	r2, #2
 8007ea0:	6122      	str	r2, [r4, #16]
 8007ea2:	b1a5      	cbz	r5, 8007ece <__d2b+0x92>
 8007ea4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ea8:	4405      	add	r5, r0
 8007eaa:	603d      	str	r5, [r7, #0]
 8007eac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007eb0:	6030      	str	r0, [r6, #0]
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	b003      	add	sp, #12
 8007eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eba:	6161      	str	r1, [r4, #20]
 8007ebc:	e7ea      	b.n	8007e94 <__d2b+0x58>
 8007ebe:	a801      	add	r0, sp, #4
 8007ec0:	f7ff fd59 	bl	8007976 <__lo0bits>
 8007ec4:	9b01      	ldr	r3, [sp, #4]
 8007ec6:	6163      	str	r3, [r4, #20]
 8007ec8:	3020      	adds	r0, #32
 8007eca:	2201      	movs	r2, #1
 8007ecc:	e7e8      	b.n	8007ea0 <__d2b+0x64>
 8007ece:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ed2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ed6:	6038      	str	r0, [r7, #0]
 8007ed8:	6918      	ldr	r0, [r3, #16]
 8007eda:	f7ff fd2d 	bl	8007938 <__hi0bits>
 8007ede:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ee2:	e7e5      	b.n	8007eb0 <__d2b+0x74>
 8007ee4:	08008b0c 	.word	0x08008b0c
 8007ee8:	08008b1d 	.word	0x08008b1d

08007eec <__ssputs_r>:
 8007eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ef0:	688e      	ldr	r6, [r1, #8]
 8007ef2:	461f      	mov	r7, r3
 8007ef4:	42be      	cmp	r6, r7
 8007ef6:	680b      	ldr	r3, [r1, #0]
 8007ef8:	4682      	mov	sl, r0
 8007efa:	460c      	mov	r4, r1
 8007efc:	4690      	mov	r8, r2
 8007efe:	d82d      	bhi.n	8007f5c <__ssputs_r+0x70>
 8007f00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f08:	d026      	beq.n	8007f58 <__ssputs_r+0x6c>
 8007f0a:	6965      	ldr	r5, [r4, #20]
 8007f0c:	6909      	ldr	r1, [r1, #16]
 8007f0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f12:	eba3 0901 	sub.w	r9, r3, r1
 8007f16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f1a:	1c7b      	adds	r3, r7, #1
 8007f1c:	444b      	add	r3, r9
 8007f1e:	106d      	asrs	r5, r5, #1
 8007f20:	429d      	cmp	r5, r3
 8007f22:	bf38      	it	cc
 8007f24:	461d      	movcc	r5, r3
 8007f26:	0553      	lsls	r3, r2, #21
 8007f28:	d527      	bpl.n	8007f7a <__ssputs_r+0x8e>
 8007f2a:	4629      	mov	r1, r5
 8007f2c:	f7ff fbd0 	bl	80076d0 <_malloc_r>
 8007f30:	4606      	mov	r6, r0
 8007f32:	b360      	cbz	r0, 8007f8e <__ssputs_r+0xa2>
 8007f34:	6921      	ldr	r1, [r4, #16]
 8007f36:	464a      	mov	r2, r9
 8007f38:	f000 fa06 	bl	8008348 <memcpy>
 8007f3c:	89a3      	ldrh	r3, [r4, #12]
 8007f3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f46:	81a3      	strh	r3, [r4, #12]
 8007f48:	6126      	str	r6, [r4, #16]
 8007f4a:	6165      	str	r5, [r4, #20]
 8007f4c:	444e      	add	r6, r9
 8007f4e:	eba5 0509 	sub.w	r5, r5, r9
 8007f52:	6026      	str	r6, [r4, #0]
 8007f54:	60a5      	str	r5, [r4, #8]
 8007f56:	463e      	mov	r6, r7
 8007f58:	42be      	cmp	r6, r7
 8007f5a:	d900      	bls.n	8007f5e <__ssputs_r+0x72>
 8007f5c:	463e      	mov	r6, r7
 8007f5e:	6820      	ldr	r0, [r4, #0]
 8007f60:	4632      	mov	r2, r6
 8007f62:	4641      	mov	r1, r8
 8007f64:	f000 f9c6 	bl	80082f4 <memmove>
 8007f68:	68a3      	ldr	r3, [r4, #8]
 8007f6a:	1b9b      	subs	r3, r3, r6
 8007f6c:	60a3      	str	r3, [r4, #8]
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	4433      	add	r3, r6
 8007f72:	6023      	str	r3, [r4, #0]
 8007f74:	2000      	movs	r0, #0
 8007f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f7a:	462a      	mov	r2, r5
 8007f7c:	f000 fa36 	bl	80083ec <_realloc_r>
 8007f80:	4606      	mov	r6, r0
 8007f82:	2800      	cmp	r0, #0
 8007f84:	d1e0      	bne.n	8007f48 <__ssputs_r+0x5c>
 8007f86:	6921      	ldr	r1, [r4, #16]
 8007f88:	4650      	mov	r0, sl
 8007f8a:	f7ff fb2d 	bl	80075e8 <_free_r>
 8007f8e:	230c      	movs	r3, #12
 8007f90:	f8ca 3000 	str.w	r3, [sl]
 8007f94:	89a3      	ldrh	r3, [r4, #12]
 8007f96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f9a:	81a3      	strh	r3, [r4, #12]
 8007f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa0:	e7e9      	b.n	8007f76 <__ssputs_r+0x8a>
	...

08007fa4 <_svfiprintf_r>:
 8007fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa8:	4698      	mov	r8, r3
 8007faa:	898b      	ldrh	r3, [r1, #12]
 8007fac:	061b      	lsls	r3, r3, #24
 8007fae:	b09d      	sub	sp, #116	@ 0x74
 8007fb0:	4607      	mov	r7, r0
 8007fb2:	460d      	mov	r5, r1
 8007fb4:	4614      	mov	r4, r2
 8007fb6:	d510      	bpl.n	8007fda <_svfiprintf_r+0x36>
 8007fb8:	690b      	ldr	r3, [r1, #16]
 8007fba:	b973      	cbnz	r3, 8007fda <_svfiprintf_r+0x36>
 8007fbc:	2140      	movs	r1, #64	@ 0x40
 8007fbe:	f7ff fb87 	bl	80076d0 <_malloc_r>
 8007fc2:	6028      	str	r0, [r5, #0]
 8007fc4:	6128      	str	r0, [r5, #16]
 8007fc6:	b930      	cbnz	r0, 8007fd6 <_svfiprintf_r+0x32>
 8007fc8:	230c      	movs	r3, #12
 8007fca:	603b      	str	r3, [r7, #0]
 8007fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd0:	b01d      	add	sp, #116	@ 0x74
 8007fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd6:	2340      	movs	r3, #64	@ 0x40
 8007fd8:	616b      	str	r3, [r5, #20]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fde:	2320      	movs	r3, #32
 8007fe0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fe4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fe8:	2330      	movs	r3, #48	@ 0x30
 8007fea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008188 <_svfiprintf_r+0x1e4>
 8007fee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ff2:	f04f 0901 	mov.w	r9, #1
 8007ff6:	4623      	mov	r3, r4
 8007ff8:	469a      	mov	sl, r3
 8007ffa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ffe:	b10a      	cbz	r2, 8008004 <_svfiprintf_r+0x60>
 8008000:	2a25      	cmp	r2, #37	@ 0x25
 8008002:	d1f9      	bne.n	8007ff8 <_svfiprintf_r+0x54>
 8008004:	ebba 0b04 	subs.w	fp, sl, r4
 8008008:	d00b      	beq.n	8008022 <_svfiprintf_r+0x7e>
 800800a:	465b      	mov	r3, fp
 800800c:	4622      	mov	r2, r4
 800800e:	4629      	mov	r1, r5
 8008010:	4638      	mov	r0, r7
 8008012:	f7ff ff6b 	bl	8007eec <__ssputs_r>
 8008016:	3001      	adds	r0, #1
 8008018:	f000 80a7 	beq.w	800816a <_svfiprintf_r+0x1c6>
 800801c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800801e:	445a      	add	r2, fp
 8008020:	9209      	str	r2, [sp, #36]	@ 0x24
 8008022:	f89a 3000 	ldrb.w	r3, [sl]
 8008026:	2b00      	cmp	r3, #0
 8008028:	f000 809f 	beq.w	800816a <_svfiprintf_r+0x1c6>
 800802c:	2300      	movs	r3, #0
 800802e:	f04f 32ff 	mov.w	r2, #4294967295
 8008032:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008036:	f10a 0a01 	add.w	sl, sl, #1
 800803a:	9304      	str	r3, [sp, #16]
 800803c:	9307      	str	r3, [sp, #28]
 800803e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008042:	931a      	str	r3, [sp, #104]	@ 0x68
 8008044:	4654      	mov	r4, sl
 8008046:	2205      	movs	r2, #5
 8008048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800804c:	484e      	ldr	r0, [pc, #312]	@ (8008188 <_svfiprintf_r+0x1e4>)
 800804e:	f7f8 f8cf 	bl	80001f0 <memchr>
 8008052:	9a04      	ldr	r2, [sp, #16]
 8008054:	b9d8      	cbnz	r0, 800808e <_svfiprintf_r+0xea>
 8008056:	06d0      	lsls	r0, r2, #27
 8008058:	bf44      	itt	mi
 800805a:	2320      	movmi	r3, #32
 800805c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008060:	0711      	lsls	r1, r2, #28
 8008062:	bf44      	itt	mi
 8008064:	232b      	movmi	r3, #43	@ 0x2b
 8008066:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800806a:	f89a 3000 	ldrb.w	r3, [sl]
 800806e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008070:	d015      	beq.n	800809e <_svfiprintf_r+0xfa>
 8008072:	9a07      	ldr	r2, [sp, #28]
 8008074:	4654      	mov	r4, sl
 8008076:	2000      	movs	r0, #0
 8008078:	f04f 0c0a 	mov.w	ip, #10
 800807c:	4621      	mov	r1, r4
 800807e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008082:	3b30      	subs	r3, #48	@ 0x30
 8008084:	2b09      	cmp	r3, #9
 8008086:	d94b      	bls.n	8008120 <_svfiprintf_r+0x17c>
 8008088:	b1b0      	cbz	r0, 80080b8 <_svfiprintf_r+0x114>
 800808a:	9207      	str	r2, [sp, #28]
 800808c:	e014      	b.n	80080b8 <_svfiprintf_r+0x114>
 800808e:	eba0 0308 	sub.w	r3, r0, r8
 8008092:	fa09 f303 	lsl.w	r3, r9, r3
 8008096:	4313      	orrs	r3, r2
 8008098:	9304      	str	r3, [sp, #16]
 800809a:	46a2      	mov	sl, r4
 800809c:	e7d2      	b.n	8008044 <_svfiprintf_r+0xa0>
 800809e:	9b03      	ldr	r3, [sp, #12]
 80080a0:	1d19      	adds	r1, r3, #4
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	9103      	str	r1, [sp, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	bfbb      	ittet	lt
 80080aa:	425b      	neglt	r3, r3
 80080ac:	f042 0202 	orrlt.w	r2, r2, #2
 80080b0:	9307      	strge	r3, [sp, #28]
 80080b2:	9307      	strlt	r3, [sp, #28]
 80080b4:	bfb8      	it	lt
 80080b6:	9204      	strlt	r2, [sp, #16]
 80080b8:	7823      	ldrb	r3, [r4, #0]
 80080ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80080bc:	d10a      	bne.n	80080d4 <_svfiprintf_r+0x130>
 80080be:	7863      	ldrb	r3, [r4, #1]
 80080c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80080c2:	d132      	bne.n	800812a <_svfiprintf_r+0x186>
 80080c4:	9b03      	ldr	r3, [sp, #12]
 80080c6:	1d1a      	adds	r2, r3, #4
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	9203      	str	r2, [sp, #12]
 80080cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080d0:	3402      	adds	r4, #2
 80080d2:	9305      	str	r3, [sp, #20]
 80080d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008198 <_svfiprintf_r+0x1f4>
 80080d8:	7821      	ldrb	r1, [r4, #0]
 80080da:	2203      	movs	r2, #3
 80080dc:	4650      	mov	r0, sl
 80080de:	f7f8 f887 	bl	80001f0 <memchr>
 80080e2:	b138      	cbz	r0, 80080f4 <_svfiprintf_r+0x150>
 80080e4:	9b04      	ldr	r3, [sp, #16]
 80080e6:	eba0 000a 	sub.w	r0, r0, sl
 80080ea:	2240      	movs	r2, #64	@ 0x40
 80080ec:	4082      	lsls	r2, r0
 80080ee:	4313      	orrs	r3, r2
 80080f0:	3401      	adds	r4, #1
 80080f2:	9304      	str	r3, [sp, #16]
 80080f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080f8:	4824      	ldr	r0, [pc, #144]	@ (800818c <_svfiprintf_r+0x1e8>)
 80080fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080fe:	2206      	movs	r2, #6
 8008100:	f7f8 f876 	bl	80001f0 <memchr>
 8008104:	2800      	cmp	r0, #0
 8008106:	d036      	beq.n	8008176 <_svfiprintf_r+0x1d2>
 8008108:	4b21      	ldr	r3, [pc, #132]	@ (8008190 <_svfiprintf_r+0x1ec>)
 800810a:	bb1b      	cbnz	r3, 8008154 <_svfiprintf_r+0x1b0>
 800810c:	9b03      	ldr	r3, [sp, #12]
 800810e:	3307      	adds	r3, #7
 8008110:	f023 0307 	bic.w	r3, r3, #7
 8008114:	3308      	adds	r3, #8
 8008116:	9303      	str	r3, [sp, #12]
 8008118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800811a:	4433      	add	r3, r6
 800811c:	9309      	str	r3, [sp, #36]	@ 0x24
 800811e:	e76a      	b.n	8007ff6 <_svfiprintf_r+0x52>
 8008120:	fb0c 3202 	mla	r2, ip, r2, r3
 8008124:	460c      	mov	r4, r1
 8008126:	2001      	movs	r0, #1
 8008128:	e7a8      	b.n	800807c <_svfiprintf_r+0xd8>
 800812a:	2300      	movs	r3, #0
 800812c:	3401      	adds	r4, #1
 800812e:	9305      	str	r3, [sp, #20]
 8008130:	4619      	mov	r1, r3
 8008132:	f04f 0c0a 	mov.w	ip, #10
 8008136:	4620      	mov	r0, r4
 8008138:	f810 2b01 	ldrb.w	r2, [r0], #1
 800813c:	3a30      	subs	r2, #48	@ 0x30
 800813e:	2a09      	cmp	r2, #9
 8008140:	d903      	bls.n	800814a <_svfiprintf_r+0x1a6>
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0c6      	beq.n	80080d4 <_svfiprintf_r+0x130>
 8008146:	9105      	str	r1, [sp, #20]
 8008148:	e7c4      	b.n	80080d4 <_svfiprintf_r+0x130>
 800814a:	fb0c 2101 	mla	r1, ip, r1, r2
 800814e:	4604      	mov	r4, r0
 8008150:	2301      	movs	r3, #1
 8008152:	e7f0      	b.n	8008136 <_svfiprintf_r+0x192>
 8008154:	ab03      	add	r3, sp, #12
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	462a      	mov	r2, r5
 800815a:	4b0e      	ldr	r3, [pc, #56]	@ (8008194 <_svfiprintf_r+0x1f0>)
 800815c:	a904      	add	r1, sp, #16
 800815e:	4638      	mov	r0, r7
 8008160:	f7fd fe96 	bl	8005e90 <_printf_float>
 8008164:	1c42      	adds	r2, r0, #1
 8008166:	4606      	mov	r6, r0
 8008168:	d1d6      	bne.n	8008118 <_svfiprintf_r+0x174>
 800816a:	89ab      	ldrh	r3, [r5, #12]
 800816c:	065b      	lsls	r3, r3, #25
 800816e:	f53f af2d 	bmi.w	8007fcc <_svfiprintf_r+0x28>
 8008172:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008174:	e72c      	b.n	8007fd0 <_svfiprintf_r+0x2c>
 8008176:	ab03      	add	r3, sp, #12
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	462a      	mov	r2, r5
 800817c:	4b05      	ldr	r3, [pc, #20]	@ (8008194 <_svfiprintf_r+0x1f0>)
 800817e:	a904      	add	r1, sp, #16
 8008180:	4638      	mov	r0, r7
 8008182:	f7fe f91d 	bl	80063c0 <_printf_i>
 8008186:	e7ed      	b.n	8008164 <_svfiprintf_r+0x1c0>
 8008188:	08008c78 	.word	0x08008c78
 800818c:	08008c82 	.word	0x08008c82
 8008190:	08005e91 	.word	0x08005e91
 8008194:	08007eed 	.word	0x08007eed
 8008198:	08008c7e 	.word	0x08008c7e

0800819c <__sflush_r>:
 800819c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a4:	0716      	lsls	r6, r2, #28
 80081a6:	4605      	mov	r5, r0
 80081a8:	460c      	mov	r4, r1
 80081aa:	d454      	bmi.n	8008256 <__sflush_r+0xba>
 80081ac:	684b      	ldr	r3, [r1, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	dc02      	bgt.n	80081b8 <__sflush_r+0x1c>
 80081b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	dd48      	ble.n	800824a <__sflush_r+0xae>
 80081b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081ba:	2e00      	cmp	r6, #0
 80081bc:	d045      	beq.n	800824a <__sflush_r+0xae>
 80081be:	2300      	movs	r3, #0
 80081c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081c4:	682f      	ldr	r7, [r5, #0]
 80081c6:	6a21      	ldr	r1, [r4, #32]
 80081c8:	602b      	str	r3, [r5, #0]
 80081ca:	d030      	beq.n	800822e <__sflush_r+0x92>
 80081cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081ce:	89a3      	ldrh	r3, [r4, #12]
 80081d0:	0759      	lsls	r1, r3, #29
 80081d2:	d505      	bpl.n	80081e0 <__sflush_r+0x44>
 80081d4:	6863      	ldr	r3, [r4, #4]
 80081d6:	1ad2      	subs	r2, r2, r3
 80081d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081da:	b10b      	cbz	r3, 80081e0 <__sflush_r+0x44>
 80081dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081de:	1ad2      	subs	r2, r2, r3
 80081e0:	2300      	movs	r3, #0
 80081e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081e4:	6a21      	ldr	r1, [r4, #32]
 80081e6:	4628      	mov	r0, r5
 80081e8:	47b0      	blx	r6
 80081ea:	1c43      	adds	r3, r0, #1
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	d106      	bne.n	80081fe <__sflush_r+0x62>
 80081f0:	6829      	ldr	r1, [r5, #0]
 80081f2:	291d      	cmp	r1, #29
 80081f4:	d82b      	bhi.n	800824e <__sflush_r+0xb2>
 80081f6:	4a2a      	ldr	r2, [pc, #168]	@ (80082a0 <__sflush_r+0x104>)
 80081f8:	410a      	asrs	r2, r1
 80081fa:	07d6      	lsls	r6, r2, #31
 80081fc:	d427      	bmi.n	800824e <__sflush_r+0xb2>
 80081fe:	2200      	movs	r2, #0
 8008200:	6062      	str	r2, [r4, #4]
 8008202:	04d9      	lsls	r1, r3, #19
 8008204:	6922      	ldr	r2, [r4, #16]
 8008206:	6022      	str	r2, [r4, #0]
 8008208:	d504      	bpl.n	8008214 <__sflush_r+0x78>
 800820a:	1c42      	adds	r2, r0, #1
 800820c:	d101      	bne.n	8008212 <__sflush_r+0x76>
 800820e:	682b      	ldr	r3, [r5, #0]
 8008210:	b903      	cbnz	r3, 8008214 <__sflush_r+0x78>
 8008212:	6560      	str	r0, [r4, #84]	@ 0x54
 8008214:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008216:	602f      	str	r7, [r5, #0]
 8008218:	b1b9      	cbz	r1, 800824a <__sflush_r+0xae>
 800821a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800821e:	4299      	cmp	r1, r3
 8008220:	d002      	beq.n	8008228 <__sflush_r+0x8c>
 8008222:	4628      	mov	r0, r5
 8008224:	f7ff f9e0 	bl	80075e8 <_free_r>
 8008228:	2300      	movs	r3, #0
 800822a:	6363      	str	r3, [r4, #52]	@ 0x34
 800822c:	e00d      	b.n	800824a <__sflush_r+0xae>
 800822e:	2301      	movs	r3, #1
 8008230:	4628      	mov	r0, r5
 8008232:	47b0      	blx	r6
 8008234:	4602      	mov	r2, r0
 8008236:	1c50      	adds	r0, r2, #1
 8008238:	d1c9      	bne.n	80081ce <__sflush_r+0x32>
 800823a:	682b      	ldr	r3, [r5, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d0c6      	beq.n	80081ce <__sflush_r+0x32>
 8008240:	2b1d      	cmp	r3, #29
 8008242:	d001      	beq.n	8008248 <__sflush_r+0xac>
 8008244:	2b16      	cmp	r3, #22
 8008246:	d11e      	bne.n	8008286 <__sflush_r+0xea>
 8008248:	602f      	str	r7, [r5, #0]
 800824a:	2000      	movs	r0, #0
 800824c:	e022      	b.n	8008294 <__sflush_r+0xf8>
 800824e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008252:	b21b      	sxth	r3, r3
 8008254:	e01b      	b.n	800828e <__sflush_r+0xf2>
 8008256:	690f      	ldr	r7, [r1, #16]
 8008258:	2f00      	cmp	r7, #0
 800825a:	d0f6      	beq.n	800824a <__sflush_r+0xae>
 800825c:	0793      	lsls	r3, r2, #30
 800825e:	680e      	ldr	r6, [r1, #0]
 8008260:	bf08      	it	eq
 8008262:	694b      	ldreq	r3, [r1, #20]
 8008264:	600f      	str	r7, [r1, #0]
 8008266:	bf18      	it	ne
 8008268:	2300      	movne	r3, #0
 800826a:	eba6 0807 	sub.w	r8, r6, r7
 800826e:	608b      	str	r3, [r1, #8]
 8008270:	f1b8 0f00 	cmp.w	r8, #0
 8008274:	dde9      	ble.n	800824a <__sflush_r+0xae>
 8008276:	6a21      	ldr	r1, [r4, #32]
 8008278:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800827a:	4643      	mov	r3, r8
 800827c:	463a      	mov	r2, r7
 800827e:	4628      	mov	r0, r5
 8008280:	47b0      	blx	r6
 8008282:	2800      	cmp	r0, #0
 8008284:	dc08      	bgt.n	8008298 <__sflush_r+0xfc>
 8008286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800828a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800828e:	81a3      	strh	r3, [r4, #12]
 8008290:	f04f 30ff 	mov.w	r0, #4294967295
 8008294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008298:	4407      	add	r7, r0
 800829a:	eba8 0800 	sub.w	r8, r8, r0
 800829e:	e7e7      	b.n	8008270 <__sflush_r+0xd4>
 80082a0:	dfbffffe 	.word	0xdfbffffe

080082a4 <_fflush_r>:
 80082a4:	b538      	push	{r3, r4, r5, lr}
 80082a6:	690b      	ldr	r3, [r1, #16]
 80082a8:	4605      	mov	r5, r0
 80082aa:	460c      	mov	r4, r1
 80082ac:	b913      	cbnz	r3, 80082b4 <_fflush_r+0x10>
 80082ae:	2500      	movs	r5, #0
 80082b0:	4628      	mov	r0, r5
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
 80082b4:	b118      	cbz	r0, 80082be <_fflush_r+0x1a>
 80082b6:	6a03      	ldr	r3, [r0, #32]
 80082b8:	b90b      	cbnz	r3, 80082be <_fflush_r+0x1a>
 80082ba:	f7fe fa2d 	bl	8006718 <__sinit>
 80082be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d0f3      	beq.n	80082ae <_fflush_r+0xa>
 80082c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082c8:	07d0      	lsls	r0, r2, #31
 80082ca:	d404      	bmi.n	80082d6 <_fflush_r+0x32>
 80082cc:	0599      	lsls	r1, r3, #22
 80082ce:	d402      	bmi.n	80082d6 <_fflush_r+0x32>
 80082d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082d2:	f7fe fb38 	bl	8006946 <__retarget_lock_acquire_recursive>
 80082d6:	4628      	mov	r0, r5
 80082d8:	4621      	mov	r1, r4
 80082da:	f7ff ff5f 	bl	800819c <__sflush_r>
 80082de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082e0:	07da      	lsls	r2, r3, #31
 80082e2:	4605      	mov	r5, r0
 80082e4:	d4e4      	bmi.n	80082b0 <_fflush_r+0xc>
 80082e6:	89a3      	ldrh	r3, [r4, #12]
 80082e8:	059b      	lsls	r3, r3, #22
 80082ea:	d4e1      	bmi.n	80082b0 <_fflush_r+0xc>
 80082ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ee:	f7fe fb2b 	bl	8006948 <__retarget_lock_release_recursive>
 80082f2:	e7dd      	b.n	80082b0 <_fflush_r+0xc>

080082f4 <memmove>:
 80082f4:	4288      	cmp	r0, r1
 80082f6:	b510      	push	{r4, lr}
 80082f8:	eb01 0402 	add.w	r4, r1, r2
 80082fc:	d902      	bls.n	8008304 <memmove+0x10>
 80082fe:	4284      	cmp	r4, r0
 8008300:	4623      	mov	r3, r4
 8008302:	d807      	bhi.n	8008314 <memmove+0x20>
 8008304:	1e43      	subs	r3, r0, #1
 8008306:	42a1      	cmp	r1, r4
 8008308:	d008      	beq.n	800831c <memmove+0x28>
 800830a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800830e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008312:	e7f8      	b.n	8008306 <memmove+0x12>
 8008314:	4402      	add	r2, r0
 8008316:	4601      	mov	r1, r0
 8008318:	428a      	cmp	r2, r1
 800831a:	d100      	bne.n	800831e <memmove+0x2a>
 800831c:	bd10      	pop	{r4, pc}
 800831e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008322:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008326:	e7f7      	b.n	8008318 <memmove+0x24>

08008328 <_sbrk_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4d06      	ldr	r5, [pc, #24]	@ (8008344 <_sbrk_r+0x1c>)
 800832c:	2300      	movs	r3, #0
 800832e:	4604      	mov	r4, r0
 8008330:	4608      	mov	r0, r1
 8008332:	602b      	str	r3, [r5, #0]
 8008334:	f7f9 f9a8 	bl	8001688 <_sbrk>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d102      	bne.n	8008342 <_sbrk_r+0x1a>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b103      	cbz	r3, 8008342 <_sbrk_r+0x1a>
 8008340:	6023      	str	r3, [r4, #0]
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	20000494 	.word	0x20000494

08008348 <memcpy>:
 8008348:	440a      	add	r2, r1
 800834a:	4291      	cmp	r1, r2
 800834c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008350:	d100      	bne.n	8008354 <memcpy+0xc>
 8008352:	4770      	bx	lr
 8008354:	b510      	push	{r4, lr}
 8008356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800835a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800835e:	4291      	cmp	r1, r2
 8008360:	d1f9      	bne.n	8008356 <memcpy+0xe>
 8008362:	bd10      	pop	{r4, pc}

08008364 <__assert_func>:
 8008364:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008366:	4614      	mov	r4, r2
 8008368:	461a      	mov	r2, r3
 800836a:	4b09      	ldr	r3, [pc, #36]	@ (8008390 <__assert_func+0x2c>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4605      	mov	r5, r0
 8008370:	68d8      	ldr	r0, [r3, #12]
 8008372:	b954      	cbnz	r4, 800838a <__assert_func+0x26>
 8008374:	4b07      	ldr	r3, [pc, #28]	@ (8008394 <__assert_func+0x30>)
 8008376:	461c      	mov	r4, r3
 8008378:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800837c:	9100      	str	r1, [sp, #0]
 800837e:	462b      	mov	r3, r5
 8008380:	4905      	ldr	r1, [pc, #20]	@ (8008398 <__assert_func+0x34>)
 8008382:	f000 f86f 	bl	8008464 <fiprintf>
 8008386:	f000 f87f 	bl	8008488 <abort>
 800838a:	4b04      	ldr	r3, [pc, #16]	@ (800839c <__assert_func+0x38>)
 800838c:	e7f4      	b.n	8008378 <__assert_func+0x14>
 800838e:	bf00      	nop
 8008390:	20000018 	.word	0x20000018
 8008394:	08008cce 	.word	0x08008cce
 8008398:	08008ca0 	.word	0x08008ca0
 800839c:	08008c93 	.word	0x08008c93

080083a0 <_calloc_r>:
 80083a0:	b570      	push	{r4, r5, r6, lr}
 80083a2:	fba1 5402 	umull	r5, r4, r1, r2
 80083a6:	b93c      	cbnz	r4, 80083b8 <_calloc_r+0x18>
 80083a8:	4629      	mov	r1, r5
 80083aa:	f7ff f991 	bl	80076d0 <_malloc_r>
 80083ae:	4606      	mov	r6, r0
 80083b0:	b928      	cbnz	r0, 80083be <_calloc_r+0x1e>
 80083b2:	2600      	movs	r6, #0
 80083b4:	4630      	mov	r0, r6
 80083b6:	bd70      	pop	{r4, r5, r6, pc}
 80083b8:	220c      	movs	r2, #12
 80083ba:	6002      	str	r2, [r0, #0]
 80083bc:	e7f9      	b.n	80083b2 <_calloc_r+0x12>
 80083be:	462a      	mov	r2, r5
 80083c0:	4621      	mov	r1, r4
 80083c2:	f7fe fa42 	bl	800684a <memset>
 80083c6:	e7f5      	b.n	80083b4 <_calloc_r+0x14>

080083c8 <__ascii_mbtowc>:
 80083c8:	b082      	sub	sp, #8
 80083ca:	b901      	cbnz	r1, 80083ce <__ascii_mbtowc+0x6>
 80083cc:	a901      	add	r1, sp, #4
 80083ce:	b142      	cbz	r2, 80083e2 <__ascii_mbtowc+0x1a>
 80083d0:	b14b      	cbz	r3, 80083e6 <__ascii_mbtowc+0x1e>
 80083d2:	7813      	ldrb	r3, [r2, #0]
 80083d4:	600b      	str	r3, [r1, #0]
 80083d6:	7812      	ldrb	r2, [r2, #0]
 80083d8:	1e10      	subs	r0, r2, #0
 80083da:	bf18      	it	ne
 80083dc:	2001      	movne	r0, #1
 80083de:	b002      	add	sp, #8
 80083e0:	4770      	bx	lr
 80083e2:	4610      	mov	r0, r2
 80083e4:	e7fb      	b.n	80083de <__ascii_mbtowc+0x16>
 80083e6:	f06f 0001 	mvn.w	r0, #1
 80083ea:	e7f8      	b.n	80083de <__ascii_mbtowc+0x16>

080083ec <_realloc_r>:
 80083ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083f0:	4680      	mov	r8, r0
 80083f2:	4615      	mov	r5, r2
 80083f4:	460c      	mov	r4, r1
 80083f6:	b921      	cbnz	r1, 8008402 <_realloc_r+0x16>
 80083f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083fc:	4611      	mov	r1, r2
 80083fe:	f7ff b967 	b.w	80076d0 <_malloc_r>
 8008402:	b92a      	cbnz	r2, 8008410 <_realloc_r+0x24>
 8008404:	f7ff f8f0 	bl	80075e8 <_free_r>
 8008408:	2400      	movs	r4, #0
 800840a:	4620      	mov	r0, r4
 800840c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008410:	f000 f841 	bl	8008496 <_malloc_usable_size_r>
 8008414:	4285      	cmp	r5, r0
 8008416:	4606      	mov	r6, r0
 8008418:	d802      	bhi.n	8008420 <_realloc_r+0x34>
 800841a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800841e:	d8f4      	bhi.n	800840a <_realloc_r+0x1e>
 8008420:	4629      	mov	r1, r5
 8008422:	4640      	mov	r0, r8
 8008424:	f7ff f954 	bl	80076d0 <_malloc_r>
 8008428:	4607      	mov	r7, r0
 800842a:	2800      	cmp	r0, #0
 800842c:	d0ec      	beq.n	8008408 <_realloc_r+0x1c>
 800842e:	42b5      	cmp	r5, r6
 8008430:	462a      	mov	r2, r5
 8008432:	4621      	mov	r1, r4
 8008434:	bf28      	it	cs
 8008436:	4632      	movcs	r2, r6
 8008438:	f7ff ff86 	bl	8008348 <memcpy>
 800843c:	4621      	mov	r1, r4
 800843e:	4640      	mov	r0, r8
 8008440:	f7ff f8d2 	bl	80075e8 <_free_r>
 8008444:	463c      	mov	r4, r7
 8008446:	e7e0      	b.n	800840a <_realloc_r+0x1e>

08008448 <__ascii_wctomb>:
 8008448:	4603      	mov	r3, r0
 800844a:	4608      	mov	r0, r1
 800844c:	b141      	cbz	r1, 8008460 <__ascii_wctomb+0x18>
 800844e:	2aff      	cmp	r2, #255	@ 0xff
 8008450:	d904      	bls.n	800845c <__ascii_wctomb+0x14>
 8008452:	228a      	movs	r2, #138	@ 0x8a
 8008454:	601a      	str	r2, [r3, #0]
 8008456:	f04f 30ff 	mov.w	r0, #4294967295
 800845a:	4770      	bx	lr
 800845c:	700a      	strb	r2, [r1, #0]
 800845e:	2001      	movs	r0, #1
 8008460:	4770      	bx	lr
	...

08008464 <fiprintf>:
 8008464:	b40e      	push	{r1, r2, r3}
 8008466:	b503      	push	{r0, r1, lr}
 8008468:	4601      	mov	r1, r0
 800846a:	ab03      	add	r3, sp, #12
 800846c:	4805      	ldr	r0, [pc, #20]	@ (8008484 <fiprintf+0x20>)
 800846e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008472:	6800      	ldr	r0, [r0, #0]
 8008474:	9301      	str	r3, [sp, #4]
 8008476:	f000 f83f 	bl	80084f8 <_vfiprintf_r>
 800847a:	b002      	add	sp, #8
 800847c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008480:	b003      	add	sp, #12
 8008482:	4770      	bx	lr
 8008484:	20000018 	.word	0x20000018

08008488 <abort>:
 8008488:	b508      	push	{r3, lr}
 800848a:	2006      	movs	r0, #6
 800848c:	f000 fa08 	bl	80088a0 <raise>
 8008490:	2001      	movs	r0, #1
 8008492:	f7f9 f881 	bl	8001598 <_exit>

08008496 <_malloc_usable_size_r>:
 8008496:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800849a:	1f18      	subs	r0, r3, #4
 800849c:	2b00      	cmp	r3, #0
 800849e:	bfbc      	itt	lt
 80084a0:	580b      	ldrlt	r3, [r1, r0]
 80084a2:	18c0      	addlt	r0, r0, r3
 80084a4:	4770      	bx	lr

080084a6 <__sfputc_r>:
 80084a6:	6893      	ldr	r3, [r2, #8]
 80084a8:	3b01      	subs	r3, #1
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	b410      	push	{r4}
 80084ae:	6093      	str	r3, [r2, #8]
 80084b0:	da08      	bge.n	80084c4 <__sfputc_r+0x1e>
 80084b2:	6994      	ldr	r4, [r2, #24]
 80084b4:	42a3      	cmp	r3, r4
 80084b6:	db01      	blt.n	80084bc <__sfputc_r+0x16>
 80084b8:	290a      	cmp	r1, #10
 80084ba:	d103      	bne.n	80084c4 <__sfputc_r+0x1e>
 80084bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084c0:	f000 b932 	b.w	8008728 <__swbuf_r>
 80084c4:	6813      	ldr	r3, [r2, #0]
 80084c6:	1c58      	adds	r0, r3, #1
 80084c8:	6010      	str	r0, [r2, #0]
 80084ca:	7019      	strb	r1, [r3, #0]
 80084cc:	4608      	mov	r0, r1
 80084ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <__sfputs_r>:
 80084d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d6:	4606      	mov	r6, r0
 80084d8:	460f      	mov	r7, r1
 80084da:	4614      	mov	r4, r2
 80084dc:	18d5      	adds	r5, r2, r3
 80084de:	42ac      	cmp	r4, r5
 80084e0:	d101      	bne.n	80084e6 <__sfputs_r+0x12>
 80084e2:	2000      	movs	r0, #0
 80084e4:	e007      	b.n	80084f6 <__sfputs_r+0x22>
 80084e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ea:	463a      	mov	r2, r7
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7ff ffda 	bl	80084a6 <__sfputc_r>
 80084f2:	1c43      	adds	r3, r0, #1
 80084f4:	d1f3      	bne.n	80084de <__sfputs_r+0xa>
 80084f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080084f8 <_vfiprintf_r>:
 80084f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fc:	460d      	mov	r5, r1
 80084fe:	b09d      	sub	sp, #116	@ 0x74
 8008500:	4614      	mov	r4, r2
 8008502:	4698      	mov	r8, r3
 8008504:	4606      	mov	r6, r0
 8008506:	b118      	cbz	r0, 8008510 <_vfiprintf_r+0x18>
 8008508:	6a03      	ldr	r3, [r0, #32]
 800850a:	b90b      	cbnz	r3, 8008510 <_vfiprintf_r+0x18>
 800850c:	f7fe f904 	bl	8006718 <__sinit>
 8008510:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008512:	07d9      	lsls	r1, r3, #31
 8008514:	d405      	bmi.n	8008522 <_vfiprintf_r+0x2a>
 8008516:	89ab      	ldrh	r3, [r5, #12]
 8008518:	059a      	lsls	r2, r3, #22
 800851a:	d402      	bmi.n	8008522 <_vfiprintf_r+0x2a>
 800851c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800851e:	f7fe fa12 	bl	8006946 <__retarget_lock_acquire_recursive>
 8008522:	89ab      	ldrh	r3, [r5, #12]
 8008524:	071b      	lsls	r3, r3, #28
 8008526:	d501      	bpl.n	800852c <_vfiprintf_r+0x34>
 8008528:	692b      	ldr	r3, [r5, #16]
 800852a:	b99b      	cbnz	r3, 8008554 <_vfiprintf_r+0x5c>
 800852c:	4629      	mov	r1, r5
 800852e:	4630      	mov	r0, r6
 8008530:	f000 f938 	bl	80087a4 <__swsetup_r>
 8008534:	b170      	cbz	r0, 8008554 <_vfiprintf_r+0x5c>
 8008536:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008538:	07dc      	lsls	r4, r3, #31
 800853a:	d504      	bpl.n	8008546 <_vfiprintf_r+0x4e>
 800853c:	f04f 30ff 	mov.w	r0, #4294967295
 8008540:	b01d      	add	sp, #116	@ 0x74
 8008542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008546:	89ab      	ldrh	r3, [r5, #12]
 8008548:	0598      	lsls	r0, r3, #22
 800854a:	d4f7      	bmi.n	800853c <_vfiprintf_r+0x44>
 800854c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800854e:	f7fe f9fb 	bl	8006948 <__retarget_lock_release_recursive>
 8008552:	e7f3      	b.n	800853c <_vfiprintf_r+0x44>
 8008554:	2300      	movs	r3, #0
 8008556:	9309      	str	r3, [sp, #36]	@ 0x24
 8008558:	2320      	movs	r3, #32
 800855a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800855e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008562:	2330      	movs	r3, #48	@ 0x30
 8008564:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008714 <_vfiprintf_r+0x21c>
 8008568:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800856c:	f04f 0901 	mov.w	r9, #1
 8008570:	4623      	mov	r3, r4
 8008572:	469a      	mov	sl, r3
 8008574:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008578:	b10a      	cbz	r2, 800857e <_vfiprintf_r+0x86>
 800857a:	2a25      	cmp	r2, #37	@ 0x25
 800857c:	d1f9      	bne.n	8008572 <_vfiprintf_r+0x7a>
 800857e:	ebba 0b04 	subs.w	fp, sl, r4
 8008582:	d00b      	beq.n	800859c <_vfiprintf_r+0xa4>
 8008584:	465b      	mov	r3, fp
 8008586:	4622      	mov	r2, r4
 8008588:	4629      	mov	r1, r5
 800858a:	4630      	mov	r0, r6
 800858c:	f7ff ffa2 	bl	80084d4 <__sfputs_r>
 8008590:	3001      	adds	r0, #1
 8008592:	f000 80a7 	beq.w	80086e4 <_vfiprintf_r+0x1ec>
 8008596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008598:	445a      	add	r2, fp
 800859a:	9209      	str	r2, [sp, #36]	@ 0x24
 800859c:	f89a 3000 	ldrb.w	r3, [sl]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 809f 	beq.w	80086e4 <_vfiprintf_r+0x1ec>
 80085a6:	2300      	movs	r3, #0
 80085a8:	f04f 32ff 	mov.w	r2, #4294967295
 80085ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085b0:	f10a 0a01 	add.w	sl, sl, #1
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	9307      	str	r3, [sp, #28]
 80085b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80085be:	4654      	mov	r4, sl
 80085c0:	2205      	movs	r2, #5
 80085c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085c6:	4853      	ldr	r0, [pc, #332]	@ (8008714 <_vfiprintf_r+0x21c>)
 80085c8:	f7f7 fe12 	bl	80001f0 <memchr>
 80085cc:	9a04      	ldr	r2, [sp, #16]
 80085ce:	b9d8      	cbnz	r0, 8008608 <_vfiprintf_r+0x110>
 80085d0:	06d1      	lsls	r1, r2, #27
 80085d2:	bf44      	itt	mi
 80085d4:	2320      	movmi	r3, #32
 80085d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085da:	0713      	lsls	r3, r2, #28
 80085dc:	bf44      	itt	mi
 80085de:	232b      	movmi	r3, #43	@ 0x2b
 80085e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085e4:	f89a 3000 	ldrb.w	r3, [sl]
 80085e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80085ea:	d015      	beq.n	8008618 <_vfiprintf_r+0x120>
 80085ec:	9a07      	ldr	r2, [sp, #28]
 80085ee:	4654      	mov	r4, sl
 80085f0:	2000      	movs	r0, #0
 80085f2:	f04f 0c0a 	mov.w	ip, #10
 80085f6:	4621      	mov	r1, r4
 80085f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085fc:	3b30      	subs	r3, #48	@ 0x30
 80085fe:	2b09      	cmp	r3, #9
 8008600:	d94b      	bls.n	800869a <_vfiprintf_r+0x1a2>
 8008602:	b1b0      	cbz	r0, 8008632 <_vfiprintf_r+0x13a>
 8008604:	9207      	str	r2, [sp, #28]
 8008606:	e014      	b.n	8008632 <_vfiprintf_r+0x13a>
 8008608:	eba0 0308 	sub.w	r3, r0, r8
 800860c:	fa09 f303 	lsl.w	r3, r9, r3
 8008610:	4313      	orrs	r3, r2
 8008612:	9304      	str	r3, [sp, #16]
 8008614:	46a2      	mov	sl, r4
 8008616:	e7d2      	b.n	80085be <_vfiprintf_r+0xc6>
 8008618:	9b03      	ldr	r3, [sp, #12]
 800861a:	1d19      	adds	r1, r3, #4
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	9103      	str	r1, [sp, #12]
 8008620:	2b00      	cmp	r3, #0
 8008622:	bfbb      	ittet	lt
 8008624:	425b      	neglt	r3, r3
 8008626:	f042 0202 	orrlt.w	r2, r2, #2
 800862a:	9307      	strge	r3, [sp, #28]
 800862c:	9307      	strlt	r3, [sp, #28]
 800862e:	bfb8      	it	lt
 8008630:	9204      	strlt	r2, [sp, #16]
 8008632:	7823      	ldrb	r3, [r4, #0]
 8008634:	2b2e      	cmp	r3, #46	@ 0x2e
 8008636:	d10a      	bne.n	800864e <_vfiprintf_r+0x156>
 8008638:	7863      	ldrb	r3, [r4, #1]
 800863a:	2b2a      	cmp	r3, #42	@ 0x2a
 800863c:	d132      	bne.n	80086a4 <_vfiprintf_r+0x1ac>
 800863e:	9b03      	ldr	r3, [sp, #12]
 8008640:	1d1a      	adds	r2, r3, #4
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	9203      	str	r2, [sp, #12]
 8008646:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800864a:	3402      	adds	r4, #2
 800864c:	9305      	str	r3, [sp, #20]
 800864e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008724 <_vfiprintf_r+0x22c>
 8008652:	7821      	ldrb	r1, [r4, #0]
 8008654:	2203      	movs	r2, #3
 8008656:	4650      	mov	r0, sl
 8008658:	f7f7 fdca 	bl	80001f0 <memchr>
 800865c:	b138      	cbz	r0, 800866e <_vfiprintf_r+0x176>
 800865e:	9b04      	ldr	r3, [sp, #16]
 8008660:	eba0 000a 	sub.w	r0, r0, sl
 8008664:	2240      	movs	r2, #64	@ 0x40
 8008666:	4082      	lsls	r2, r0
 8008668:	4313      	orrs	r3, r2
 800866a:	3401      	adds	r4, #1
 800866c:	9304      	str	r3, [sp, #16]
 800866e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008672:	4829      	ldr	r0, [pc, #164]	@ (8008718 <_vfiprintf_r+0x220>)
 8008674:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008678:	2206      	movs	r2, #6
 800867a:	f7f7 fdb9 	bl	80001f0 <memchr>
 800867e:	2800      	cmp	r0, #0
 8008680:	d03f      	beq.n	8008702 <_vfiprintf_r+0x20a>
 8008682:	4b26      	ldr	r3, [pc, #152]	@ (800871c <_vfiprintf_r+0x224>)
 8008684:	bb1b      	cbnz	r3, 80086ce <_vfiprintf_r+0x1d6>
 8008686:	9b03      	ldr	r3, [sp, #12]
 8008688:	3307      	adds	r3, #7
 800868a:	f023 0307 	bic.w	r3, r3, #7
 800868e:	3308      	adds	r3, #8
 8008690:	9303      	str	r3, [sp, #12]
 8008692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008694:	443b      	add	r3, r7
 8008696:	9309      	str	r3, [sp, #36]	@ 0x24
 8008698:	e76a      	b.n	8008570 <_vfiprintf_r+0x78>
 800869a:	fb0c 3202 	mla	r2, ip, r2, r3
 800869e:	460c      	mov	r4, r1
 80086a0:	2001      	movs	r0, #1
 80086a2:	e7a8      	b.n	80085f6 <_vfiprintf_r+0xfe>
 80086a4:	2300      	movs	r3, #0
 80086a6:	3401      	adds	r4, #1
 80086a8:	9305      	str	r3, [sp, #20]
 80086aa:	4619      	mov	r1, r3
 80086ac:	f04f 0c0a 	mov.w	ip, #10
 80086b0:	4620      	mov	r0, r4
 80086b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086b6:	3a30      	subs	r2, #48	@ 0x30
 80086b8:	2a09      	cmp	r2, #9
 80086ba:	d903      	bls.n	80086c4 <_vfiprintf_r+0x1cc>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d0c6      	beq.n	800864e <_vfiprintf_r+0x156>
 80086c0:	9105      	str	r1, [sp, #20]
 80086c2:	e7c4      	b.n	800864e <_vfiprintf_r+0x156>
 80086c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80086c8:	4604      	mov	r4, r0
 80086ca:	2301      	movs	r3, #1
 80086cc:	e7f0      	b.n	80086b0 <_vfiprintf_r+0x1b8>
 80086ce:	ab03      	add	r3, sp, #12
 80086d0:	9300      	str	r3, [sp, #0]
 80086d2:	462a      	mov	r2, r5
 80086d4:	4b12      	ldr	r3, [pc, #72]	@ (8008720 <_vfiprintf_r+0x228>)
 80086d6:	a904      	add	r1, sp, #16
 80086d8:	4630      	mov	r0, r6
 80086da:	f7fd fbd9 	bl	8005e90 <_printf_float>
 80086de:	4607      	mov	r7, r0
 80086e0:	1c78      	adds	r0, r7, #1
 80086e2:	d1d6      	bne.n	8008692 <_vfiprintf_r+0x19a>
 80086e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086e6:	07d9      	lsls	r1, r3, #31
 80086e8:	d405      	bmi.n	80086f6 <_vfiprintf_r+0x1fe>
 80086ea:	89ab      	ldrh	r3, [r5, #12]
 80086ec:	059a      	lsls	r2, r3, #22
 80086ee:	d402      	bmi.n	80086f6 <_vfiprintf_r+0x1fe>
 80086f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086f2:	f7fe f929 	bl	8006948 <__retarget_lock_release_recursive>
 80086f6:	89ab      	ldrh	r3, [r5, #12]
 80086f8:	065b      	lsls	r3, r3, #25
 80086fa:	f53f af1f 	bmi.w	800853c <_vfiprintf_r+0x44>
 80086fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008700:	e71e      	b.n	8008540 <_vfiprintf_r+0x48>
 8008702:	ab03      	add	r3, sp, #12
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	462a      	mov	r2, r5
 8008708:	4b05      	ldr	r3, [pc, #20]	@ (8008720 <_vfiprintf_r+0x228>)
 800870a:	a904      	add	r1, sp, #16
 800870c:	4630      	mov	r0, r6
 800870e:	f7fd fe57 	bl	80063c0 <_printf_i>
 8008712:	e7e4      	b.n	80086de <_vfiprintf_r+0x1e6>
 8008714:	08008c78 	.word	0x08008c78
 8008718:	08008c82 	.word	0x08008c82
 800871c:	08005e91 	.word	0x08005e91
 8008720:	080084d5 	.word	0x080084d5
 8008724:	08008c7e 	.word	0x08008c7e

08008728 <__swbuf_r>:
 8008728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872a:	460e      	mov	r6, r1
 800872c:	4614      	mov	r4, r2
 800872e:	4605      	mov	r5, r0
 8008730:	b118      	cbz	r0, 800873a <__swbuf_r+0x12>
 8008732:	6a03      	ldr	r3, [r0, #32]
 8008734:	b90b      	cbnz	r3, 800873a <__swbuf_r+0x12>
 8008736:	f7fd ffef 	bl	8006718 <__sinit>
 800873a:	69a3      	ldr	r3, [r4, #24]
 800873c:	60a3      	str	r3, [r4, #8]
 800873e:	89a3      	ldrh	r3, [r4, #12]
 8008740:	071a      	lsls	r2, r3, #28
 8008742:	d501      	bpl.n	8008748 <__swbuf_r+0x20>
 8008744:	6923      	ldr	r3, [r4, #16]
 8008746:	b943      	cbnz	r3, 800875a <__swbuf_r+0x32>
 8008748:	4621      	mov	r1, r4
 800874a:	4628      	mov	r0, r5
 800874c:	f000 f82a 	bl	80087a4 <__swsetup_r>
 8008750:	b118      	cbz	r0, 800875a <__swbuf_r+0x32>
 8008752:	f04f 37ff 	mov.w	r7, #4294967295
 8008756:	4638      	mov	r0, r7
 8008758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800875a:	6823      	ldr	r3, [r4, #0]
 800875c:	6922      	ldr	r2, [r4, #16]
 800875e:	1a98      	subs	r0, r3, r2
 8008760:	6963      	ldr	r3, [r4, #20]
 8008762:	b2f6      	uxtb	r6, r6
 8008764:	4283      	cmp	r3, r0
 8008766:	4637      	mov	r7, r6
 8008768:	dc05      	bgt.n	8008776 <__swbuf_r+0x4e>
 800876a:	4621      	mov	r1, r4
 800876c:	4628      	mov	r0, r5
 800876e:	f7ff fd99 	bl	80082a4 <_fflush_r>
 8008772:	2800      	cmp	r0, #0
 8008774:	d1ed      	bne.n	8008752 <__swbuf_r+0x2a>
 8008776:	68a3      	ldr	r3, [r4, #8]
 8008778:	3b01      	subs	r3, #1
 800877a:	60a3      	str	r3, [r4, #8]
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	1c5a      	adds	r2, r3, #1
 8008780:	6022      	str	r2, [r4, #0]
 8008782:	701e      	strb	r6, [r3, #0]
 8008784:	6962      	ldr	r2, [r4, #20]
 8008786:	1c43      	adds	r3, r0, #1
 8008788:	429a      	cmp	r2, r3
 800878a:	d004      	beq.n	8008796 <__swbuf_r+0x6e>
 800878c:	89a3      	ldrh	r3, [r4, #12]
 800878e:	07db      	lsls	r3, r3, #31
 8008790:	d5e1      	bpl.n	8008756 <__swbuf_r+0x2e>
 8008792:	2e0a      	cmp	r6, #10
 8008794:	d1df      	bne.n	8008756 <__swbuf_r+0x2e>
 8008796:	4621      	mov	r1, r4
 8008798:	4628      	mov	r0, r5
 800879a:	f7ff fd83 	bl	80082a4 <_fflush_r>
 800879e:	2800      	cmp	r0, #0
 80087a0:	d0d9      	beq.n	8008756 <__swbuf_r+0x2e>
 80087a2:	e7d6      	b.n	8008752 <__swbuf_r+0x2a>

080087a4 <__swsetup_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4b29      	ldr	r3, [pc, #164]	@ (800884c <__swsetup_r+0xa8>)
 80087a8:	4605      	mov	r5, r0
 80087aa:	6818      	ldr	r0, [r3, #0]
 80087ac:	460c      	mov	r4, r1
 80087ae:	b118      	cbz	r0, 80087b8 <__swsetup_r+0x14>
 80087b0:	6a03      	ldr	r3, [r0, #32]
 80087b2:	b90b      	cbnz	r3, 80087b8 <__swsetup_r+0x14>
 80087b4:	f7fd ffb0 	bl	8006718 <__sinit>
 80087b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087bc:	0719      	lsls	r1, r3, #28
 80087be:	d422      	bmi.n	8008806 <__swsetup_r+0x62>
 80087c0:	06da      	lsls	r2, r3, #27
 80087c2:	d407      	bmi.n	80087d4 <__swsetup_r+0x30>
 80087c4:	2209      	movs	r2, #9
 80087c6:	602a      	str	r2, [r5, #0]
 80087c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087cc:	81a3      	strh	r3, [r4, #12]
 80087ce:	f04f 30ff 	mov.w	r0, #4294967295
 80087d2:	e033      	b.n	800883c <__swsetup_r+0x98>
 80087d4:	0758      	lsls	r0, r3, #29
 80087d6:	d512      	bpl.n	80087fe <__swsetup_r+0x5a>
 80087d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087da:	b141      	cbz	r1, 80087ee <__swsetup_r+0x4a>
 80087dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087e0:	4299      	cmp	r1, r3
 80087e2:	d002      	beq.n	80087ea <__swsetup_r+0x46>
 80087e4:	4628      	mov	r0, r5
 80087e6:	f7fe feff 	bl	80075e8 <_free_r>
 80087ea:	2300      	movs	r3, #0
 80087ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80087ee:	89a3      	ldrh	r3, [r4, #12]
 80087f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087f4:	81a3      	strh	r3, [r4, #12]
 80087f6:	2300      	movs	r3, #0
 80087f8:	6063      	str	r3, [r4, #4]
 80087fa:	6923      	ldr	r3, [r4, #16]
 80087fc:	6023      	str	r3, [r4, #0]
 80087fe:	89a3      	ldrh	r3, [r4, #12]
 8008800:	f043 0308 	orr.w	r3, r3, #8
 8008804:	81a3      	strh	r3, [r4, #12]
 8008806:	6923      	ldr	r3, [r4, #16]
 8008808:	b94b      	cbnz	r3, 800881e <__swsetup_r+0x7a>
 800880a:	89a3      	ldrh	r3, [r4, #12]
 800880c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008814:	d003      	beq.n	800881e <__swsetup_r+0x7a>
 8008816:	4621      	mov	r1, r4
 8008818:	4628      	mov	r0, r5
 800881a:	f000 f883 	bl	8008924 <__smakebuf_r>
 800881e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008822:	f013 0201 	ands.w	r2, r3, #1
 8008826:	d00a      	beq.n	800883e <__swsetup_r+0x9a>
 8008828:	2200      	movs	r2, #0
 800882a:	60a2      	str	r2, [r4, #8]
 800882c:	6962      	ldr	r2, [r4, #20]
 800882e:	4252      	negs	r2, r2
 8008830:	61a2      	str	r2, [r4, #24]
 8008832:	6922      	ldr	r2, [r4, #16]
 8008834:	b942      	cbnz	r2, 8008848 <__swsetup_r+0xa4>
 8008836:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800883a:	d1c5      	bne.n	80087c8 <__swsetup_r+0x24>
 800883c:	bd38      	pop	{r3, r4, r5, pc}
 800883e:	0799      	lsls	r1, r3, #30
 8008840:	bf58      	it	pl
 8008842:	6962      	ldrpl	r2, [r4, #20]
 8008844:	60a2      	str	r2, [r4, #8]
 8008846:	e7f4      	b.n	8008832 <__swsetup_r+0x8e>
 8008848:	2000      	movs	r0, #0
 800884a:	e7f7      	b.n	800883c <__swsetup_r+0x98>
 800884c:	20000018 	.word	0x20000018

08008850 <_raise_r>:
 8008850:	291f      	cmp	r1, #31
 8008852:	b538      	push	{r3, r4, r5, lr}
 8008854:	4605      	mov	r5, r0
 8008856:	460c      	mov	r4, r1
 8008858:	d904      	bls.n	8008864 <_raise_r+0x14>
 800885a:	2316      	movs	r3, #22
 800885c:	6003      	str	r3, [r0, #0]
 800885e:	f04f 30ff 	mov.w	r0, #4294967295
 8008862:	bd38      	pop	{r3, r4, r5, pc}
 8008864:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008866:	b112      	cbz	r2, 800886e <_raise_r+0x1e>
 8008868:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800886c:	b94b      	cbnz	r3, 8008882 <_raise_r+0x32>
 800886e:	4628      	mov	r0, r5
 8008870:	f000 f830 	bl	80088d4 <_getpid_r>
 8008874:	4622      	mov	r2, r4
 8008876:	4601      	mov	r1, r0
 8008878:	4628      	mov	r0, r5
 800887a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800887e:	f000 b817 	b.w	80088b0 <_kill_r>
 8008882:	2b01      	cmp	r3, #1
 8008884:	d00a      	beq.n	800889c <_raise_r+0x4c>
 8008886:	1c59      	adds	r1, r3, #1
 8008888:	d103      	bne.n	8008892 <_raise_r+0x42>
 800888a:	2316      	movs	r3, #22
 800888c:	6003      	str	r3, [r0, #0]
 800888e:	2001      	movs	r0, #1
 8008890:	e7e7      	b.n	8008862 <_raise_r+0x12>
 8008892:	2100      	movs	r1, #0
 8008894:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008898:	4620      	mov	r0, r4
 800889a:	4798      	blx	r3
 800889c:	2000      	movs	r0, #0
 800889e:	e7e0      	b.n	8008862 <_raise_r+0x12>

080088a0 <raise>:
 80088a0:	4b02      	ldr	r3, [pc, #8]	@ (80088ac <raise+0xc>)
 80088a2:	4601      	mov	r1, r0
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	f7ff bfd3 	b.w	8008850 <_raise_r>
 80088aa:	bf00      	nop
 80088ac:	20000018 	.word	0x20000018

080088b0 <_kill_r>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	4d07      	ldr	r5, [pc, #28]	@ (80088d0 <_kill_r+0x20>)
 80088b4:	2300      	movs	r3, #0
 80088b6:	4604      	mov	r4, r0
 80088b8:	4608      	mov	r0, r1
 80088ba:	4611      	mov	r1, r2
 80088bc:	602b      	str	r3, [r5, #0]
 80088be:	f7f8 fe5b 	bl	8001578 <_kill>
 80088c2:	1c43      	adds	r3, r0, #1
 80088c4:	d102      	bne.n	80088cc <_kill_r+0x1c>
 80088c6:	682b      	ldr	r3, [r5, #0]
 80088c8:	b103      	cbz	r3, 80088cc <_kill_r+0x1c>
 80088ca:	6023      	str	r3, [r4, #0]
 80088cc:	bd38      	pop	{r3, r4, r5, pc}
 80088ce:	bf00      	nop
 80088d0:	20000494 	.word	0x20000494

080088d4 <_getpid_r>:
 80088d4:	f7f8 be48 	b.w	8001568 <_getpid>

080088d8 <__swhatbuf_r>:
 80088d8:	b570      	push	{r4, r5, r6, lr}
 80088da:	460c      	mov	r4, r1
 80088dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e0:	2900      	cmp	r1, #0
 80088e2:	b096      	sub	sp, #88	@ 0x58
 80088e4:	4615      	mov	r5, r2
 80088e6:	461e      	mov	r6, r3
 80088e8:	da0d      	bge.n	8008906 <__swhatbuf_r+0x2e>
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088f0:	f04f 0100 	mov.w	r1, #0
 80088f4:	bf14      	ite	ne
 80088f6:	2340      	movne	r3, #64	@ 0x40
 80088f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80088fc:	2000      	movs	r0, #0
 80088fe:	6031      	str	r1, [r6, #0]
 8008900:	602b      	str	r3, [r5, #0]
 8008902:	b016      	add	sp, #88	@ 0x58
 8008904:	bd70      	pop	{r4, r5, r6, pc}
 8008906:	466a      	mov	r2, sp
 8008908:	f000 f848 	bl	800899c <_fstat_r>
 800890c:	2800      	cmp	r0, #0
 800890e:	dbec      	blt.n	80088ea <__swhatbuf_r+0x12>
 8008910:	9901      	ldr	r1, [sp, #4]
 8008912:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008916:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800891a:	4259      	negs	r1, r3
 800891c:	4159      	adcs	r1, r3
 800891e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008922:	e7eb      	b.n	80088fc <__swhatbuf_r+0x24>

08008924 <__smakebuf_r>:
 8008924:	898b      	ldrh	r3, [r1, #12]
 8008926:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008928:	079d      	lsls	r5, r3, #30
 800892a:	4606      	mov	r6, r0
 800892c:	460c      	mov	r4, r1
 800892e:	d507      	bpl.n	8008940 <__smakebuf_r+0x1c>
 8008930:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008934:	6023      	str	r3, [r4, #0]
 8008936:	6123      	str	r3, [r4, #16]
 8008938:	2301      	movs	r3, #1
 800893a:	6163      	str	r3, [r4, #20]
 800893c:	b003      	add	sp, #12
 800893e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008940:	ab01      	add	r3, sp, #4
 8008942:	466a      	mov	r2, sp
 8008944:	f7ff ffc8 	bl	80088d8 <__swhatbuf_r>
 8008948:	9f00      	ldr	r7, [sp, #0]
 800894a:	4605      	mov	r5, r0
 800894c:	4639      	mov	r1, r7
 800894e:	4630      	mov	r0, r6
 8008950:	f7fe febe 	bl	80076d0 <_malloc_r>
 8008954:	b948      	cbnz	r0, 800896a <__smakebuf_r+0x46>
 8008956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800895a:	059a      	lsls	r2, r3, #22
 800895c:	d4ee      	bmi.n	800893c <__smakebuf_r+0x18>
 800895e:	f023 0303 	bic.w	r3, r3, #3
 8008962:	f043 0302 	orr.w	r3, r3, #2
 8008966:	81a3      	strh	r3, [r4, #12]
 8008968:	e7e2      	b.n	8008930 <__smakebuf_r+0xc>
 800896a:	89a3      	ldrh	r3, [r4, #12]
 800896c:	6020      	str	r0, [r4, #0]
 800896e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008972:	81a3      	strh	r3, [r4, #12]
 8008974:	9b01      	ldr	r3, [sp, #4]
 8008976:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800897a:	b15b      	cbz	r3, 8008994 <__smakebuf_r+0x70>
 800897c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008980:	4630      	mov	r0, r6
 8008982:	f000 f81d 	bl	80089c0 <_isatty_r>
 8008986:	b128      	cbz	r0, 8008994 <__smakebuf_r+0x70>
 8008988:	89a3      	ldrh	r3, [r4, #12]
 800898a:	f023 0303 	bic.w	r3, r3, #3
 800898e:	f043 0301 	orr.w	r3, r3, #1
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	431d      	orrs	r5, r3
 8008998:	81a5      	strh	r5, [r4, #12]
 800899a:	e7cf      	b.n	800893c <__smakebuf_r+0x18>

0800899c <_fstat_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	4d07      	ldr	r5, [pc, #28]	@ (80089bc <_fstat_r+0x20>)
 80089a0:	2300      	movs	r3, #0
 80089a2:	4604      	mov	r4, r0
 80089a4:	4608      	mov	r0, r1
 80089a6:	4611      	mov	r1, r2
 80089a8:	602b      	str	r3, [r5, #0]
 80089aa:	f7f8 fe45 	bl	8001638 <_fstat>
 80089ae:	1c43      	adds	r3, r0, #1
 80089b0:	d102      	bne.n	80089b8 <_fstat_r+0x1c>
 80089b2:	682b      	ldr	r3, [r5, #0]
 80089b4:	b103      	cbz	r3, 80089b8 <_fstat_r+0x1c>
 80089b6:	6023      	str	r3, [r4, #0]
 80089b8:	bd38      	pop	{r3, r4, r5, pc}
 80089ba:	bf00      	nop
 80089bc:	20000494 	.word	0x20000494

080089c0 <_isatty_r>:
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	4d06      	ldr	r5, [pc, #24]	@ (80089dc <_isatty_r+0x1c>)
 80089c4:	2300      	movs	r3, #0
 80089c6:	4604      	mov	r4, r0
 80089c8:	4608      	mov	r0, r1
 80089ca:	602b      	str	r3, [r5, #0]
 80089cc:	f7f8 fe44 	bl	8001658 <_isatty>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	d102      	bne.n	80089da <_isatty_r+0x1a>
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	b103      	cbz	r3, 80089da <_isatty_r+0x1a>
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	bd38      	pop	{r3, r4, r5, pc}
 80089dc:	20000494 	.word	0x20000494

080089e0 <_init>:
 80089e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089e2:	bf00      	nop
 80089e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089e6:	bc08      	pop	{r3}
 80089e8:	469e      	mov	lr, r3
 80089ea:	4770      	bx	lr

080089ec <_fini>:
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ee:	bf00      	nop
 80089f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089f2:	bc08      	pop	{r3}
 80089f4:	469e      	mov	lr, r3
 80089f6:	4770      	bx	lr
