

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_2'
================================================================
* Date:           Fri Jun  5 20:14:25 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.346 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      379|      421| 1.137 us | 1.263 us |  379|  421|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mul_I_O_fu_180  |mul_I_O  |      356|      398| 1.068 us | 1.194 us |  356|  398|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 2  |        9|        9|         3|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     600|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|      1|     2064|    1965|    -|
|Memory           |        0|      -|      256|      16|    0|
|Multiplexer      |        -|      -|        -|     179|    -|
|Register         |        -|      -|      435|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      1|     2755|    2760|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_mul_I_O_fu_180  |mul_I_O  |        0|      1|  2064|  1965|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |        0|      1|  2064|  1965|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |add0_digits_data_V_U  |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |add1_digits_data_V_U  |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0|  256|  16|    0|    16|  128|     2|         1024|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add0_digits_data_V_d0    |     +    |      0|  0|  64|          64|          64|
    |add1_digits_data_V_d0    |     +    |      0|  0|  64|          64|          64|
    |add_ln209_12_fu_241_p2   |     +    |      0|  0|  64|          64|          64|
    |add_ln209_13_fu_311_p2   |     +    |      0|  0|  64|          64|          64|
    |add_ln700_13_fu_288_p2   |     +    |      0|  0|  72|          65|          65|
    |add_ln700_fu_218_p2      |     +    |      0|  0|  72|          65|          65|
    |i_21_fu_268_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_198_p2              |     +    |      0|  0|  12|           4|           1|
    |tmp_V_12_fu_305_p2       |     +    |      0|  0|  73|          66|          66|
    |tmp_V_fu_235_p2          |     +    |      0|  0|  73|          66|          66|
    |icmp_ln53_1_fu_262_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln53_fu_192_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 600|         540|         536|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |add0_digits_data_V_address0  |  15|          3|    3|          9|
    |add0_digits_data_V_ce0       |  15|          3|    1|          3|
    |add1_digits_data_V_address0  |  15|          3|    3|          9|
    |add1_digits_data_V_ce0       |  15|          3|    1|          3|
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2      |   9|          2|    1|          2|
    |ap_return                    |   9|          2|    4|          8|
    |i_0_i2_reg_169               |   9|          2|    4|          8|
    |i_0_i_reg_146                |   9|          2|    4|          8|
    |p_088_0_i1_reg_157           |   9|          2|    2|          4|
    |p_088_0_i_reg_134            |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 179|         37|   29|         71|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln700_13_reg_410               |  65|   0|   65|          0|
    |add_ln700_reg_366                  |  65|   0|   65|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_return_preg                     |   4|   0|    4|          0|
    |grp_mul_I_O_fu_180_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i2_reg_169                     |   4|   0|    4|          0|
    |i_0_i_reg_146                      |   4|   0|    4|          0|
    |icmp_ln53_1_reg_376                |   1|   0|    1|          0|
    |icmp_ln53_1_reg_376_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln53_reg_332                  |   1|   0|    1|          0|
    |icmp_ln53_reg_332_pp0_iter1_reg    |   1|   0|    1|          0|
    |lhs0_tmp_digits_data_4_reg_356     |  64|   0|   64|          0|
    |lhs1_tmp_digits_data_4_reg_361     |  64|   0|   64|          0|
    |p_088_0_i1_reg_157                 |   2|   0|    2|          0|
    |p_088_0_i_reg_134                  |   2|   0|    2|          0|
    |rhs0_tmp_digits_data_4_reg_400     |  64|   0|   64|          0|
    |rhs1_tmp_digits_data_4_reg_405     |  64|   0|   64|          0|
    |zext_ln58_1_reg_385                |   4|   0|   64|         60|
    |zext_ln58_1_reg_385_pp1_iter1_reg  |   4|   0|   64|         60|
    |zext_ln58_reg_341                  |   4|   0|   64|         60|
    |zext_ln58_reg_341_pp0_iter1_reg    |   4|   0|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 435|   0|  675|        240|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_return                         | out |    4| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|lhs0_tmp_digits_data_V_address0   | out |    3|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_address0   | out |    3|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_address0   | out |    3|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_address0   | out |    3|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|cross_mul_digits_data_V_address0  | out |    4|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d0        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_address1  | out |    4|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce1       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we1       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d1        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q1        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:232]   --->   Operation 11 'alloca' 'add0_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:233]   --->   Operation 12 'alloca' 'add1_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:237]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_15 ], [ 0, %0 ]" [multest.cc:61->multest.cc:237]   --->   Operation 14 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %hls_label_15 ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.82ns)   --->   "%icmp_ln53 = icmp eq i4 %i_0_i, -8" [multest.cc:53->multest.cc:237]   --->   Operation 16 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%i = add i4 %i_0_i, 1" [multest.cc:53->multest.cc:237]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.preheader.i4.preheader, label %hls_label_15" [multest.cc:53->multest.cc:237]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %i_0_i to i64" [multest.cc:58->multest.cc:237]   --->   Operation 20 'zext' 'zext_ln58' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = getelementptr [8 x i64]* %lhs0_tmp_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:58->multest.cc:237]   --->   Operation 21 'getelementptr' 'lhs0_tmp_digits_data' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_4 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:237]   --->   Operation 22 'load' 'lhs0_tmp_digits_data_4' <Predicate = (!icmp_ln53)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = getelementptr [8 x i64]* %lhs1_tmp_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:59->multest.cc:237]   --->   Operation 23 'getelementptr' 'lhs1_tmp_digits_data' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_4 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:237]   --->   Operation 24 'load' 'lhs1_tmp_digits_data_4' <Predicate = (!icmp_ln53)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 25 [1/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_4 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:237]   --->   Operation 25 'load' 'lhs0_tmp_digits_data_4' <Predicate = (!icmp_ln53)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %lhs0_tmp_digits_data_4 to i65" [multest.cc:59->multest.cc:237]   --->   Operation 26 'zext' 'zext_ln209' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_4 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:237]   --->   Operation 27 'load' 'lhs1_tmp_digits_data_4' <Predicate = (!icmp_ln53)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %lhs1_tmp_digits_data_4 to i65" [multest.cc:58->multest.cc:237]   --->   Operation 28 'zext' 'zext_ln700' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:59->multest.cc:237]   --->   Operation 29 'add' 'add_ln700' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %p_088_0_i to i66" [multest.cc:53->multest.cc:237]   --->   Operation 30 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [multest.cc:54->multest.cc:237]   --->   Operation 31 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:55->multest.cc:237]   --->   Operation 32 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i2 %p_088_0_i to i64" [multest.cc:58->multest.cc:237]   --->   Operation 33 'zext' 'zext_ln700_19' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:237]   --->   Operation 34 'zext' 'zext_ln700_20' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_20, %zext_ln53" [multest.cc:59->multest.cc:237]   --->   Operation 35 'add' 'tmp_V' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_12 = add i64 %lhs1_tmp_digits_data_4, %zext_ln700_19" [multest.cc:60->multest.cc:237]   --->   Operation 36 'add' 'add_ln209_12' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_12, %lhs0_tmp_digits_data_4" [multest.cc:60->multest.cc:237]   --->   Operation 37 'add' 'add_ln209' <Predicate = (!icmp_ln53)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add0_digits_data_V_a = getelementptr [8 x i64]* %add0_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:60->multest.cc:237]   --->   Operation 38 'getelementptr' 'add0_digits_data_V_a' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "store i64 %add_ln209, i64* %add0_digits_data_V_a, align 8" [multest.cc:60->multest.cc:237]   --->   Operation 39 'store' <Predicate = (!icmp_ln53)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:61->multest.cc:237]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_i)" [multest.cc:62->multest.cc:237]   --->   Operation 41 'specregionend' 'empty_46' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:237]   --->   Operation 42 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 43 [1/1] (0.95ns)   --->   "br label %.preheader.i4" [multest.cc:53->multest.cc:238]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 0.96>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_088_0_i1 = phi i2 [ %trunc_ln858_5, %hls_label_151 ], [ 0, %.preheader.i4.preheader ]" [multest.cc:61->multest.cc:238]   --->   Operation 44 'phi' 'p_088_0_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i4 [ %i_21, %hls_label_151 ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 45 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.82ns)   --->   "%icmp_ln53_1 = icmp eq i4 %i_0_i2, -8" [multest.cc:53->multest.cc:238]   --->   Operation 46 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.87ns)   --->   "%i_21 = add i4 %i_0_i2, 1" [multest.cc:53->multest.cc:238]   --->   Operation 48 'add' 'i_21' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53_1, label %"add_I_O<Bignum<8, 64>, Bignum<8, 64> >.exit23", label %hls_label_151" [multest.cc:53->multest.cc:238]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i4 %i_0_i2 to i64" [multest.cc:58->multest.cc:238]   --->   Operation 50 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = getelementptr [8 x i64]* %rhs0_tmp_digits_data_V, i64 0, i64 %zext_ln58_1" [multest.cc:58->multest.cc:238]   --->   Operation 51 'getelementptr' 'rhs0_tmp_digits_data' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_4 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:238]   --->   Operation 52 'load' 'rhs0_tmp_digits_data_4' <Predicate = (!icmp_ln53_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = getelementptr [8 x i64]* %rhs1_tmp_digits_data_V, i64 0, i64 %zext_ln58_1" [multest.cc:59->multest.cc:238]   --->   Operation 53 'getelementptr' 'rhs1_tmp_digits_data' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_4 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 54 'load' 'rhs1_tmp_digits_data_4' <Predicate = (!icmp_ln53_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 2.34>
ST_7 : Operation 55 [1/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_4 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:238]   --->   Operation 55 'load' 'rhs0_tmp_digits_data_4' <Predicate = (!icmp_ln53_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i64 %rhs0_tmp_digits_data_4 to i65" [multest.cc:59->multest.cc:238]   --->   Operation 56 'zext' 'zext_ln209_1' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_7 : Operation 57 [1/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_4 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 57 'load' 'rhs1_tmp_digits_data_4' <Predicate = (!icmp_ln53_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i64 %rhs1_tmp_digits_data_4 to i65" [multest.cc:58->multest.cc:238]   --->   Operation 58 'zext' 'zext_ln700_21' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.64ns)   --->   "%add_ln700_13 = add i65 %zext_ln209_1, %zext_ln700_21" [multest.cc:59->multest.cc:238]   --->   Operation 59 'add' 'add_ln700_13' <Predicate = (!icmp_ln53_1)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 1.91>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i2 %p_088_0_i1 to i66" [multest.cc:53->multest.cc:238]   --->   Operation 60 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [multest.cc:54->multest.cc:238]   --->   Operation 61 'specregionbegin' 'tmp_i5' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:55->multest.cc:238]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i2 %p_088_0_i1 to i64" [multest.cc:58->multest.cc:238]   --->   Operation 63 'zext' 'zext_ln700_22' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i65 %add_ln700_13 to i66" [multest.cc:59->multest.cc:238]   --->   Operation 64 'zext' 'zext_ln700_23' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.64ns)   --->   "%tmp_V_12 = add i66 %zext_ln700_23, %zext_ln53_1" [multest.cc:59->multest.cc:238]   --->   Operation 65 'add' 'tmp_V_12' <Predicate = (!icmp_ln53_1)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_13 = add i64 %rhs1_tmp_digits_data_4, %zext_ln700_22" [multest.cc:60->multest.cc:238]   --->   Operation 66 'add' 'add_ln209_13' <Predicate = (!icmp_ln53_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 67 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i64 %add_ln209_13, %rhs0_tmp_digits_data_4" [multest.cc:60->multest.cc:238]   --->   Operation 67 'add' 'add_ln209_4' <Predicate = (!icmp_ln53_1)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%add1_digits_data_V_a = getelementptr [8 x i64]* %add1_digits_data_V, i64 0, i64 %zext_ln58_1" [multest.cc:60->multest.cc:238]   --->   Operation 68 'getelementptr' 'add1_digits_data_V_a' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "store i64 %add_ln209_4, i64* %add1_digits_data_V_a, align 8" [multest.cc:60->multest.cc:238]   --->   Operation 69 'store' <Predicate = (!icmp_ln53_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln858_5 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_12, i32 64, i32 65)" [multest.cc:61->multest.cc:238]   --->   Operation 70 'partselect' 'trunc_ln858_5' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_i5)" [multest.cc:62->multest.cc:238]   --->   Operation 71 'specregionend' 'empty_48' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [multest.cc:53->multest.cc:238]   --->   Operation 72 'br' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %p_088_0_i, [8 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [8 x i64]* %add1_digits_data_V, [16 x i64]* %cross_mul_digits_data_V)" [multest.cc:219->multest.cc:240]   --->   Operation 73 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 74 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %p_088_0_i, [8 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [8 x i64]* %add1_digits_data_V, [16 x i64]* %cross_mul_digits_data_V)" [multest.cc:219->multest.cc:240]   --->   Operation 74 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "ret i4 %res_tmp_bits_write_a" [multest.cc:241]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs0_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs1_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs0_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs1_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cross_mul_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add0_digits_data_V     (alloca           ) [ 00111111111]
add1_digits_data_V     (alloca           ) [ 00111111111]
br_ln53                (br               ) [ 01111000000]
p_088_0_i              (phi              ) [ 00111111111]
i_0_i                  (phi              ) [ 00100000000]
icmp_ln53              (icmp             ) [ 00111000000]
empty                  (speclooptripcount) [ 00000000000]
i                      (add              ) [ 01111000000]
br_ln53                (br               ) [ 00000000000]
zext_ln58              (zext             ) [ 00111000000]
lhs0_tmp_digits_data   (getelementptr    ) [ 00110000000]
lhs1_tmp_digits_data   (getelementptr    ) [ 00110000000]
lhs0_tmp_digits_data_4 (load             ) [ 00101000000]
zext_ln209             (zext             ) [ 00000000000]
lhs1_tmp_digits_data_4 (load             ) [ 00101000000]
zext_ln700             (zext             ) [ 00000000000]
add_ln700              (add              ) [ 00101000000]
zext_ln53              (zext             ) [ 00000000000]
tmp_i                  (specregionbegin  ) [ 00000000000]
specpipeline_ln55      (specpipeline     ) [ 00000000000]
zext_ln700_19          (zext             ) [ 00000000000]
zext_ln700_20          (zext             ) [ 00000000000]
tmp_V                  (add              ) [ 00000000000]
add_ln209_12           (add              ) [ 00000000000]
add_ln209              (add              ) [ 00000000000]
add0_digits_data_V_a   (getelementptr    ) [ 00000000000]
store_ln60             (store            ) [ 00000000000]
trunc_ln               (partselect       ) [ 01111000000]
empty_46               (specregionend    ) [ 00000000000]
br_ln53                (br               ) [ 01111000000]
br_ln53                (br               ) [ 00000111100]
p_088_0_i1             (phi              ) [ 00000011111]
i_0_i2                 (phi              ) [ 00000010000]
icmp_ln53_1            (icmp             ) [ 00000011100]
empty_47               (speclooptripcount) [ 00000000000]
i_21                   (add              ) [ 00000111100]
br_ln53                (br               ) [ 00000000000]
zext_ln58_1            (zext             ) [ 00000011100]
rhs0_tmp_digits_data   (getelementptr    ) [ 00000011000]
rhs1_tmp_digits_data   (getelementptr    ) [ 00000011000]
rhs0_tmp_digits_data_4 (load             ) [ 00000010100]
zext_ln209_1           (zext             ) [ 00000000000]
rhs1_tmp_digits_data_4 (load             ) [ 00000010100]
zext_ln700_21          (zext             ) [ 00000000000]
add_ln700_13           (add              ) [ 00000010100]
zext_ln53_1            (zext             ) [ 00000000000]
tmp_i5                 (specregionbegin  ) [ 00000000000]
specpipeline_ln55      (specpipeline     ) [ 00000000000]
zext_ln700_22          (zext             ) [ 00000000000]
zext_ln700_23          (zext             ) [ 00000000000]
tmp_V_12               (add              ) [ 00000000000]
add_ln209_13           (add              ) [ 00000000000]
add_ln209_4            (add              ) [ 00000000000]
add1_digits_data_V_a   (getelementptr    ) [ 00000000000]
store_ln60             (store            ) [ 00000000000]
trunc_ln858_5          (partselect       ) [ 00000111100]
empty_48               (specregionend    ) [ 00000000000]
br_ln53                (br               ) [ 00000111100]
res_tmp_bits_write_a   (call             ) [ 00000000000]
ret_ln241              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs0_tmp_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs0_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs1_tmp_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs1_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs0_tmp_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs0_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs1_tmp_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs1_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cross_mul_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_I_O"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="add0_digits_data_V_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add1_digits_data_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="lhs0_tmp_digits_data_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs0_tmp_digits_data_4/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="lhs1_tmp_digits_data_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs1_tmp_digits_data_4/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add0_digits_data_V_a_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="2"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add0_digits_data_V_a/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln60_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rhs0_tmp_digits_data_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs0_tmp_digits_data_4/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rhs1_tmp_digits_data_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs1_tmp_digits_data_4/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add1_digits_data_V_a_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="2"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add1_digits_data_V_a/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln60_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/8 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_088_0_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_088_0_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_088_0_i1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_088_0_i1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i1/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_mul_I_O_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="3"/>
<pin id="183" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="2" slack="1"/>
<pin id="185" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="64" slack="0"/>
<pin id="187" dir="1" index="6" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln53_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln58_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln209_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln700_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln700_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln53_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="2"/>
<pin id="226" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln700_19_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="2"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_19/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln700_20_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="65" slack="1"/>
<pin id="234" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_20/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="65" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln209_12_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_12/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln209_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="66" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="0" index="3" bw="8" slack="0"/>
<pin id="257" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln53_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_21_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln58_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln209_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln700_21_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_21/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln700_13_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_13/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln53_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="2"/>
<pin id="296" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln700_22_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="2"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_22/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln700_23_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="65" slack="1"/>
<pin id="304" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_23/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_V_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="65" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_12/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln209_13_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_13/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln209_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="1"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln858_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="66" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="8" slack="0"/>
<pin id="327" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_5/8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln53_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln58_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2"/>
<pin id="343" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="346" class="1005" name="lhs0_tmp_digits_data_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data "/>
</bind>
</comp>

<comp id="351" class="1005" name="lhs1_tmp_digits_data_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data "/>
</bind>
</comp>

<comp id="356" class="1005" name="lhs0_tmp_digits_data_4_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data_4 "/>
</bind>
</comp>

<comp id="361" class="1005" name="lhs1_tmp_digits_data_4_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data_4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln700_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="65" slack="1"/>
<pin id="368" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln53_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_21_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln58_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="2"/>
<pin id="387" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln58_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="rhs0_tmp_digits_data_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="1"/>
<pin id="392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data "/>
</bind>
</comp>

<comp id="395" class="1005" name="rhs1_tmp_digits_data_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data "/>
</bind>
</comp>

<comp id="400" class="1005" name="rhs0_tmp_digits_data_4_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data_4 "/>
</bind>
</comp>

<comp id="405" class="1005" name="rhs1_tmp_digits_data_4_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data_4 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln700_13_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="65" slack="1"/>
<pin id="412" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_13 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln858_5_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="134" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="157" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="150" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="150" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="213"><net_src comp="65" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="78" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="134" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="134" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="224" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="228" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="246" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="235" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="266"><net_src comp="173" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="173" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="173" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="283"><net_src comp="103" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="116" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="157" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="157" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="316" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="305" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="192" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="198" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="344"><net_src comp="204" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="349"><net_src comp="58" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="354"><net_src comp="71" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="359"><net_src comp="65" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="364"><net_src comp="78" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="369"><net_src comp="218" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="374"><net_src comp="252" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="379"><net_src comp="262" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="268" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="388"><net_src comp="274" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="393"><net_src comp="96" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="398"><net_src comp="109" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="403"><net_src comp="103" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="408"><net_src comp="116" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="413"><net_src comp="288" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="418"><net_src comp="322" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cross_mul_digits_data_V | {9 10 }
 - Input state : 
	Port: karastuba_mul_templa.2 : lhs0_tmp_digits_data_V | {2 3 }
	Port: karastuba_mul_templa.2 : lhs1_tmp_digits_data_V | {2 3 }
	Port: karastuba_mul_templa.2 : rhs0_tmp_digits_data_V | {6 7 }
	Port: karastuba_mul_templa.2 : rhs1_tmp_digits_data_V | {6 7 }
	Port: karastuba_mul_templa.2 : cross_mul_digits_data_V | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln53 : 1
		i : 1
		br_ln53 : 2
		zext_ln58 : 1
		lhs0_tmp_digits_data : 2
		lhs0_tmp_digits_data_4 : 3
		lhs1_tmp_digits_data : 2
		lhs1_tmp_digits_data_4 : 3
	State 3
		zext_ln209 : 1
		zext_ln700 : 1
		add_ln700 : 2
	State 4
		tmp_V : 1
		add_ln209_12 : 1
		add_ln209 : 2
		store_ln60 : 3
		trunc_ln : 2
		empty_46 : 1
	State 5
	State 6
		icmp_ln53_1 : 1
		i_21 : 1
		br_ln53 : 2
		zext_ln58_1 : 1
		rhs0_tmp_digits_data : 2
		rhs0_tmp_digits_data_4 : 3
		rhs1_tmp_digits_data : 2
		rhs1_tmp_digits_data_4 : 3
	State 7
		zext_ln209_1 : 1
		zext_ln700_21 : 1
		add_ln700_13 : 2
	State 8
		tmp_V_12 : 1
		add_ln209_13 : 1
		add_ln209_4 : 2
		store_ln60 : 3
		trunc_ln858_5 : 2
		empty_48 : 1
	State 9
	State 10
		ret_ln241 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   |  grp_mul_I_O_fu_180  |    1    | 13.7999 |   1933  |   1556  |
|----------|----------------------|---------|---------|---------|---------|
|          |       i_fu_198       |    0    |    0    |    0    |    12   |
|          |   add_ln700_fu_218   |    0    |    0    |    0    |    71   |
|          |     tmp_V_fu_235     |    0    |    0    |    0    |    72   |
|          |  add_ln209_12_fu_241 |    0    |    0    |    0    |    64   |
|    add   |   add_ln209_fu_246   |    0    |    0    |    0    |    64   |
|          |      i_21_fu_268     |    0    |    0    |    0    |    12   |
|          |  add_ln700_13_fu_288 |    0    |    0    |    0    |    71   |
|          |    tmp_V_12_fu_305   |    0    |    0    |    0    |    72   |
|          |  add_ln209_13_fu_311 |    0    |    0    |    0    |    64   |
|          |  add_ln209_4_fu_316  |    0    |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|---------|
|   icmp   |   icmp_ln53_fu_192   |    0    |    0    |    0    |    9    |
|          |  icmp_ln53_1_fu_262  |    0    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|---------|
|          |   zext_ln58_fu_204   |    0    |    0    |    0    |    0    |
|          |   zext_ln209_fu_210  |    0    |    0    |    0    |    0    |
|          |   zext_ln700_fu_214  |    0    |    0    |    0    |    0    |
|          |   zext_ln53_fu_224   |    0    |    0    |    0    |    0    |
|          | zext_ln700_19_fu_228 |    0    |    0    |    0    |    0    |
|   zext   | zext_ln700_20_fu_232 |    0    |    0    |    0    |    0    |
|          |  zext_ln58_1_fu_274  |    0    |    0    |    0    |    0    |
|          |  zext_ln209_1_fu_280 |    0    |    0    |    0    |    0    |
|          | zext_ln700_21_fu_284 |    0    |    0    |    0    |    0    |
|          |  zext_ln53_1_fu_294  |    0    |    0    |    0    |    0    |
|          | zext_ln700_22_fu_298 |    0    |    0    |    0    |    0    |
|          | zext_ln700_23_fu_302 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|partselect|    trunc_ln_fu_252   |    0    |    0    |    0    |    0    |
|          | trunc_ln858_5_fu_322 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    1    | 13.7999 |   1933  |   2140  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|add0_digits_data_V|    0   |   128  |    8   |    0   |
|add1_digits_data_V|    0   |   128  |    8   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    0   |   256  |   16   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln700_13_reg_410     |   65   |
|       add_ln700_reg_366      |   65   |
|        i_0_i2_reg_169        |    4   |
|         i_0_i_reg_146        |    4   |
|         i_21_reg_380         |    4   |
|           i_reg_336          |    4   |
|      icmp_ln53_1_reg_376     |    1   |
|       icmp_ln53_reg_332      |    1   |
|lhs0_tmp_digits_data_4_reg_356|   64   |
| lhs0_tmp_digits_data_reg_346 |    3   |
|lhs1_tmp_digits_data_4_reg_361|   64   |
| lhs1_tmp_digits_data_reg_351 |    3   |
|      p_088_0_i1_reg_157      |    2   |
|       p_088_0_i_reg_134      |    2   |
|rhs0_tmp_digits_data_4_reg_400|   64   |
| rhs0_tmp_digits_data_reg_390 |    3   |
|rhs1_tmp_digits_data_4_reg_405|   64   |
| rhs1_tmp_digits_data_reg_395 |    3   |
|     trunc_ln858_5_reg_415    |    2   |
|       trunc_ln_reg_371       |    2   |
|      zext_ln58_1_reg_385     |   64   |
|       zext_ln58_reg_341      |   64   |
+------------------------------+--------+
|             Total            |   552  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_78  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_116 |  p0  |   2  |   3  |    6   ||    9    |
|  p_088_0_i_reg_134 |  p0  |   2  |   2  |    4   ||    9    |
| p_088_0_i1_reg_157 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   32   ||  5.712  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   13   |  1933  |  2140  |    -   |
|   Memory  |    0   |    -   |    -   |   256  |   16   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   552  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   19   |  2741  |  2210  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
