INFO-FLOW: Workspace C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1 opened at Thu Apr 25 22:46:10 -0400 2019
Execute     config_clock -quiet -name default -period 6.6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.214 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 6.6 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling hls_video_processor/hls_video_processor.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted hls_video_processor/hls_video_processor.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "hls_video_processor/hls_video_processor.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E hls_video_processor/hls_video_processor.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp
Command       clang done; 0.717 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.664 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp"  -o "C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
Command       clang done; 2.621 sec.
INFO-FLOW: Done: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp std=gnu++98 -directive=C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.603 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp std=gnu++98 -directive=C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.603 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/xilinx-dataflow-lawyer.hls_video_processor.pp.0.cpp.diag.yml C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/xilinx-dataflow-lawyer.hls_video_processor.pp.0.cpp.out.log 2> C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/xilinx-dataflow-lawyer.hls_video_processor.pp.0.cpp.err.log 
Command       ap_eval done; 0.583 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/tidy-3.1.hls_video_processor.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/tidy-3.1.hls_video_processor.pp.0.cpp.out.log 2> C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/tidy-3.1.hls_video_processor.pp.0.cpp.err.log 
Command         ap_eval done; 0.756 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/xilinx-legacy-rewriter.hls_video_processor.pp.0.cpp.out.log 2> C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/xilinx-legacy-rewriter.hls_video_processor.pp.0.cpp.err.log 
Command         ap_eval done; 0.6 sec.
Command       tidy_31 done; 1.367 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.311 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.bc
Command       clang done; 2.717 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.g.bc -hls-opt -except-internalize hls_video_processor -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.003 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.969 ; gain = 19.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.969 ; gain = 19.008
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.pp.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.132 sec.
Execute         llvm-ld C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.588 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_video_processor -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.0.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:375).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:295).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:422).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:357).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:287).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:431).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.484 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 153.719 ; gain = 67.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.1.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.483 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.159 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 187.699 ; gain = 101.738
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.g.1.bc to C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.1.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:327) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:237) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:280) in function 'brightness_color_adjust' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:358) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:369) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.2' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:235) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 9 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc55'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc5759'
	 'video_scale'
	 'brightness_color_adjust'
	 'Loop_loop_height_proc5860'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
Command         transform done; 1.682 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:327:54) to (hls_video_processor/hls_video_processor.cpp:365:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hls_video_processor/hls_video_processor.cpp:279:36) in function 'brightness_color_adjust'... converting 3 basic blocks.
Command         transform done; 0.802 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 250.930 ; gain = 164.969
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.2.bc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'brightness_color_adjust' to 'brightness_color_adj' (hls_video_processor/hls_video_processor.cpp:270:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5860' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5759' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:235:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:309).
Command         transform done; 1.429 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 344.891 ; gain = 258.930
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.805 sec.
Command     elaborate done; 18.384 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
Execute       ap_set_top_model hls_video_processor 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc55' to 'Block_proc55'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
Execute       get_model_list hls_video_processor -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_video_processor 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Loop_loop_height_pro 
Execute       preproc_iomode -model brightness_color_adj 
Execute       preproc_iomode -model video_scale 
Execute       preproc_iomode -model Loop_loop_height_pro.1 
Execute       preproc_iomode -model Loop_loop_height_pro.2 
Execute       preproc_iomode -model Block__proc55 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list hls_video_processor -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Block__proc55 ...
Execute       set_default_model Block__proc55 
Execute       apply_spec_resource_limit Block__proc55 
INFO-FLOW: Configuring Module : Loop_loop_height_pro.2 ...
Execute       set_default_model Loop_loop_height_pro.2 
Execute       apply_spec_resource_limit Loop_loop_height_pro.2 
INFO-FLOW: Configuring Module : Loop_loop_height_pro.1 ...
Execute       set_default_model Loop_loop_height_pro.1 
Execute       apply_spec_resource_limit Loop_loop_height_pro.1 
INFO-FLOW: Configuring Module : video_scale ...
Execute       set_default_model video_scale 
Execute       apply_spec_resource_limit video_scale 
INFO-FLOW: Configuring Module : brightness_color_adj ...
Execute       set_default_model brightness_color_adj 
Execute       apply_spec_resource_limit brightness_color_adj 
INFO-FLOW: Configuring Module : Loop_loop_height_pro ...
Execute       set_default_model Loop_loop_height_pro 
Execute       apply_spec_resource_limit Loop_loop_height_pro 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : hls_video_processor ...
Execute       set_default_model hls_video_processor 
Execute       apply_spec_resource_limit hls_video_processor 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Block__proc55 ...
Execute       set_default_model Block__proc55 
Execute       cdfg_preprocess -model Block__proc55 
Execute       rtl_gen_preprocess Block__proc55 
INFO-FLOW: Preprocessing Module: Loop_loop_height_pro.2 ...
Execute       set_default_model Loop_loop_height_pro.2 
Execute       cdfg_preprocess -model Loop_loop_height_pro.2 
Execute       rtl_gen_preprocess Loop_loop_height_pro.2 
INFO-FLOW: Preprocessing Module: Loop_loop_height_pro.1 ...
Execute       set_default_model Loop_loop_height_pro.1 
Execute       cdfg_preprocess -model Loop_loop_height_pro.1 
Execute       rtl_gen_preprocess Loop_loop_height_pro.1 
INFO-FLOW: Preprocessing Module: video_scale ...
Execute       set_default_model video_scale 
Execute       cdfg_preprocess -model video_scale 
Execute       rtl_gen_preprocess video_scale 
INFO-FLOW: Preprocessing Module: brightness_color_adj ...
Execute       set_default_model brightness_color_adj 
Execute       cdfg_preprocess -model brightness_color_adj 
Execute       rtl_gen_preprocess brightness_color_adj 
INFO-FLOW: Preprocessing Module: Loop_loop_height_pro ...
Execute       set_default_model Loop_loop_height_pro 
Execute       cdfg_preprocess -model Loop_loop_height_pro 
Execute       rtl_gen_preprocess Loop_loop_height_pro 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: hls_video_processor ...
Execute       set_default_model hls_video_processor 
Execute       cdfg_preprocess -model hls_video_processor 
Execute       rtl_gen_preprocess hls_video_processor 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 19.379 seconds; current allocated memory: 286.945 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 287.010 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 287.224 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 287.564 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc55 
Execute       schedule -model Block__proc55 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 287.588 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc55.
Execute       set_default_model Block__proc55 
Execute       bind -model Block__proc55 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc55
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 287.626 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.bind.adb -f 
INFO-FLOW: Finish binding Block__proc55.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_loop_height_pro.2 
Execute       schedule -model Loop_loop_height_pro.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.238 sec.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 287.728 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_loop_height_pro.2.
Execute       set_default_model Loop_loop_height_pro.2 
Execute       bind -model Loop_loop_height_pro.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Loop_loop_height_pro.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 287.908 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.bind.adb -f 
INFO-FLOW: Finish binding Loop_loop_height_pro.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_loop_height_pro.1 
Execute       schedule -model Loop_loop_height_pro.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.213 sec.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 288.106 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_loop_height_pro.1.
Execute       set_default_model Loop_loop_height_pro.1 
Execute       bind -model Loop_loop_height_pro.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Loop_loop_height_pro.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 288.296 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.bind.adb -f 
INFO-FLOW: Finish binding Loop_loop_height_pro.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model video_scale 
Execute       schedule -model video_scale 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 288.533 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.sched.adb -f 
INFO-FLOW: Finish scheduling video_scale.
Execute       set_default_model video_scale 
Execute       bind -model video_scale 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=video_scale
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 288.916 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.bind.adb -f 
INFO-FLOW: Finish binding video_scale.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model brightness_color_adj 
Execute       schedule -model brightness_color_adj 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 32, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.262 sec.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 289.288 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.sched.adb -f 
INFO-FLOW: Finish scheduling brightness_color_adj.
Execute       set_default_model brightness_color_adj 
Execute       bind -model brightness_color_adj 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=brightness_color_adj
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.563 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.bind.adb -f 
INFO-FLOW: Finish binding brightness_color_adj.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_loop_height_pro 
Execute       schedule -model Loop_loop_height_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.204 sec.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 289.668 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_loop_height_pro.
Execute       set_default_model Loop_loop_height_pro 
Execute       bind -model Loop_loop_height_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Loop_loop_height_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 289.826 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.bind.adb -f 
INFO-FLOW: Finish binding Loop_loop_height_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 289.917 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 290.087 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_video_processor 
Execute       schedule -model hls_video_processor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 290.326 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.sched.adb -f 
INFO-FLOW: Finish scheduling hls_video_processor.
Execute       set_default_model hls_video_processor 
Execute       bind -model hls_video_processor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hls_video_processor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 290.884 MB.
Execute       report -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.bind.adb -f 
INFO-FLOW: Finish binding hls_video_processor.
Execute       get_model_list hls_video_processor -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Block__proc55 
Execute       rtl_gen_preprocess Loop_loop_height_pro.2 
Execute       rtl_gen_preprocess Loop_loop_height_pro.1 
Execute       rtl_gen_preprocess video_scale 
Execute       rtl_gen_preprocess brightness_color_adj 
Execute       rtl_gen_preprocess Loop_loop_height_pro 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess hls_video_processor 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 291.055 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model Block__proc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 292.029 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc55 -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc55'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 292.159 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc55 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/Block_proc55 -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl Block__proc55 -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/Block_proc55 
Execute       gen_rtl Block__proc55 -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/Block_proc55 
Execute       gen_tb_info Block__proc55 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55 -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model Block__proc55 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Block_proc55_csynth.rpt -f 
Execute       report -model Block__proc55 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Block_proc55_csynth.xml -f -x 
Execute       report -model Block__proc55 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc55 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Loop_loop_height_pro.2 -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 292.499 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_loop_height_pro.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/Loop_loop_height_pro_2 -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl Loop_loop_height_pro.2 -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/Loop_loop_height_pro_2 
Execute       gen_rtl Loop_loop_height_pro.2 -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/Loop_loop_height_pro_2 
Execute       gen_tb_info Loop_loop_height_pro.2 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2 -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model Loop_loop_height_pro.2 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Loop_loop_height_pro_2_csynth.rpt -f 
Execute       report -model Loop_loop_height_pro.2 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Loop_loop_height_pro_2_csynth.xml -f -x 
Execute       report -model Loop_loop_height_pro.2 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.verbose.rpt -verbose -f 
Execute       db_write -model Loop_loop_height_pro.2 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Loop_loop_height_pro.1 -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 292.896 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_loop_height_pro.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/Loop_loop_height_pro_1 -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl Loop_loop_height_pro.1 -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/Loop_loop_height_pro_1 
Execute       gen_rtl Loop_loop_height_pro.1 -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/Loop_loop_height_pro_1 
Execute       gen_tb_info Loop_loop_height_pro.1 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1 -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model Loop_loop_height_pro.1 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Loop_loop_height_pro_1_csynth.rpt -f 
Execute       report -model Loop_loop_height_pro.1 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Loop_loop_height_pro_1_csynth.xml -f -x 
Execute       report -model Loop_loop_height_pro.1 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.verbose.rpt -verbose -f 
Execute       db_write -model Loop_loop_height_pro.1 -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model video_scale -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 293.662 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl video_scale -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/video_scale -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl video_scale -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/video_scale 
Execute       gen_rtl video_scale -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/video_scale 
Execute       gen_tb_info video_scale -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model video_scale -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/video_scale_csynth.rpt -f 
Execute       report -model video_scale -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/video_scale_csynth.xml -f -x 
Execute       report -model video_scale -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.verbose.rpt -verbose -f 
Execute       db_write -model video_scale -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model brightness_color_adj -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_1' to 'brightness_color_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh' to 'brightness_color_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_2' to 'brightness_color_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_video_processor_mul_32s_9ns_32_3_1' to 'hls_video_processibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_video_processibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'brightness_color_adj'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 294.253 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl brightness_color_adj -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/brightness_color_adj -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl brightness_color_adj -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/brightness_color_adj 
Execute       gen_rtl brightness_color_adj -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/brightness_color_adj 
Execute       gen_tb_info brightness_color_adj -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model brightness_color_adj -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/brightness_color_adj_csynth.rpt -f 
Execute       report -model brightness_color_adj -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/brightness_color_adj_csynth.xml -f -x 
Execute       report -model brightness_color_adj -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.verbose.rpt -verbose -f 
Execute       db_write -model brightness_color_adj -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Loop_loop_height_pro -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 294.629 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_loop_height_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/Loop_loop_height_pro -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl Loop_loop_height_pro -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/Loop_loop_height_pro 
Execute       gen_rtl Loop_loop_height_pro -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/Loop_loop_height_pro 
Execute       gen_tb_info Loop_loop_height_pro -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model Loop_loop_height_pro -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Loop_loop_height_pro_csynth.rpt -f 
Execute       report -model Loop_loop_height_pro -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Loop_loop_height_pro_csynth.xml -f -x 
Execute       report -model Loop_loop_height_pro -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.verbose.rpt -verbose -f 
Execute       db_write -model Loop_loop_height_pro -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 295.433 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model hls_video_processor -vendor xilinx -mg_file C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/brightness_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/color_correct_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc55_U0' to 'start_for_Block_pjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_lokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_brightness_color_adj_U0' to 'start_for_brightnmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_loncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 296.699 MB.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_video_processor -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/systemc/hls_video_processor -synmodules Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor 
Execute       gen_rtl hls_video_processor -istop -style xilinx -f -lang vhdl -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/vhdl/hls_video_processor 
Execute       gen_rtl hls_video_processor -istop -style xilinx -f -lang vlog -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/verilog/hls_video_processor 
Execute       export_constraint_db -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl -f -tool general 
Execute       report -model hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.design.xml -verbose -f -dv 
Command       report done; 0.191 sec.
Execute       report -model hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor -p C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db 
Execute       report -model hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/hls_video_processor_csynth.rpt -f 
Execute       report -model hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/syn/report/hls_video_processor_csynth.xml -f -x 
Execute       report -model hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.verbose.rpt -verbose -f 
Command       report done; 0.118 sec.
Execute       db_write -model hls_video_processor -o C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.adb -f 
Execute       sc_get_clocks hls_video_processor 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain hls_video_processor 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2Mat Block__proc55 Loop_loop_height_pro.2 Loop_loop_height_pro.1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Block_proc55] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_loop_height_pro_2] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_loop_height_pro_1] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
INFO-FLOW: Found component Loop_loop_height_bkb.
INFO-FLOW: Append model Loop_loop_height_bkb
INFO-FLOW: Handling components in module [video_scale] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
INFO-FLOW: Found component video_scale_sums_cud.
INFO-FLOW: Append model video_scale_sums_cud
INFO-FLOW: Handling components in module [brightness_color_adj] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
INFO-FLOW: Found component hls_video_processibs.
INFO-FLOW: Append model hls_video_processibs
INFO-FLOW: Found component brightness_color_fYi.
INFO-FLOW: Append model brightness_color_fYi
INFO-FLOW: Found component brightness_color_g8j.
INFO-FLOW: Append model brightness_color_g8j
INFO-FLOW: Found component brightness_color_hbi.
INFO-FLOW: Append model brightness_color_hbi
INFO-FLOW: Handling components in module [Loop_loop_height_pro] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [hls_video_processor] ... 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Block_pjbC.
INFO-FLOW: Append model start_for_Block_pjbC
INFO-FLOW: Found component start_for_Loop_lokbM.
INFO-FLOW: Append model start_for_Loop_lokbM
INFO-FLOW: Found component start_for_video_slbW.
INFO-FLOW: Append model start_for_video_slbW
INFO-FLOW: Found component start_for_brightnmb6.
INFO-FLOW: Append model start_for_brightnmb6
INFO-FLOW: Found component start_for_Loop_loncg.
INFO-FLOW: Append model start_for_Loop_loncg
INFO-FLOW: Found component start_for_Mat2AXIocq.
INFO-FLOW: Append model start_for_Mat2AXIocq
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Block_proc55
INFO-FLOW: Append model Loop_loop_height_pro_2
INFO-FLOW: Append model Loop_loop_height_pro_1
INFO-FLOW: Append model video_scale
INFO-FLOW: Append model brightness_color_adj
INFO-FLOW: Append model Loop_loop_height_pro
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model hls_video_processor
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Loop_loop_height_bkb video_scale_sums_cud hls_video_processibs brightness_color_fYi brightness_color_g8j brightness_color_hbi fifo_w12_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_Block_pjbC start_for_Loop_lokbM start_for_video_slbW start_for_brightnmb6 start_for_Loop_loncg start_for_Mat2AXIocq Block_proc AXIvideo2Mat Block_proc55 Loop_loop_height_pro_2 Loop_loop_height_pro_1 video_scale brightness_color_adj Loop_loop_height_pro Mat2AXIvideo hls_video_processor
INFO-FLOW: To file: write model Loop_loop_height_bkb
INFO-FLOW: To file: write model video_scale_sums_cud
INFO-FLOW: To file: write model hls_video_processibs
INFO-FLOW: To file: write model brightness_color_fYi
INFO-FLOW: To file: write model brightness_color_g8j
INFO-FLOW: To file: write model brightness_color_hbi
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Block_pjbC
INFO-FLOW: To file: write model start_for_Loop_lokbM
INFO-FLOW: To file: write model start_for_video_slbW
INFO-FLOW: To file: write model start_for_brightnmb6
INFO-FLOW: To file: write model start_for_Loop_loncg
INFO-FLOW: To file: write model start_for_Mat2AXIocq
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Block_proc55
INFO-FLOW: To file: write model Loop_loop_height_pro_2
INFO-FLOW: To file: write model Loop_loop_height_pro_1
INFO-FLOW: To file: write model video_scale
INFO-FLOW: To file: write model brightness_color_adj
INFO-FLOW: To file: write model Loop_loop_height_pro
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model hls_video_processor
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.104 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.600 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'hls_video_processibs_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'brightness_color_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_hbi_rom' using distributed ROMs.
Command       ap_source done; 0.167 sec.
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pjbC_U(start_for_Block_pjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lokbM_U(start_for_Loop_lokbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_slbW_U(start_for_video_slbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_brightnmb6_U(start_for_brightnmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loncg_U(start_for_Loop_loncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
Command       ap_source done; 0.628 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.109 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       ap_source done; 0.112 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_video_processor xml_exists=0
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=32
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=45 #gSsdmPorts=32
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl 
Execute       sc_get_clocks hls_video_processor 
Execute       source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 363.195 ; gain = 277.234
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
Command     autosyn done; 10.135 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 28.534 sec.
Command ap_source done; 28.814 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1 opened at Fri Apr 26 00:24:07 -0400 2019
Execute     config_clock -quiet -name default -period 6.6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.216 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.107 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.600 (was NA)
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_video_processor xml_exists=1
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Block_proc55.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_2.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/video_scale.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/brightness_color_adj.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.compgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=32
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=32
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_video_processor
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_video_processor
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.rtl_wrap.cfg.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.constraint.tcl 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/hls_video_processor.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.108 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/byronxu/Documents/6.S193/hls_video_processor/solution1/impl/ip/pack.bat
Command   export_design done; 11.919 sec.
Command ap_source done; 12.142 sec.
Execute cleanup_all 
