{
	"author": "Hisashi Sasaki",
	"booktitle": "DATE",
	"crossref": "conf/date/1999",
	"dblpkey": "conf/date/Sasaki99",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761145",
	"pages": "353-",
	"title": "A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine",
	"type": "inproceedings",
	"url": "db/conf/date/date1999.html#Sasaki99",
	"year": "1999"
}
