
---------- Begin Simulation Statistics ----------
final_tick                                 8298842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124607                       # Simulator instruction rate (inst/s)
host_mem_usage                                8684784                       # Number of bytes of host memory used
host_op_rate                                   234419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.28                       # Real time elapsed on the host
host_tick_rate                               81885658                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20693949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007229                       # Number of seconds simulated
sim_ticks                                  7228672500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          12276807                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7715219                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.445734                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.445734                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            345825                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           213366                       # number of floating regfile writes
system.switch_cpus.idleCycles                  891959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       345778                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2576041                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.800477                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5231551                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1889288                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1366696                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3859792                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1923                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2229869                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     29876837                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3342263                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       586644                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      26030114                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        471092                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         301302                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        475828                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4047                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       225749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       120029                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29526602                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              25669183                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629972                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          18600938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.775512                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               25857971                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36518302                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20757404                       # number of integer regfile writes
system.switch_cpus.ipc                       0.691690                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.691690                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       478676      1.80%      1.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      20611182     77.44%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        17399      0.07%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2135      0.01%     79.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        10998      0.04%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          906      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        18276      0.07%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6800      0.03%     79.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        32448      0.12%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           57      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           33      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3323569     12.49%     92.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1739394      6.53%     98.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       150332      0.56%     99.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       224533      0.84%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       26616759                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          501323                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       957950                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       434610                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       783192                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              631980                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023744                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          528314     83.60%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            762      0.12%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             13      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            17      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            8      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          28862      4.57%     88.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         26519      4.20%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        41083      6.50%     98.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         6402      1.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       26268740                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     66643086                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     25234573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     40106427                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           29869813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          26616759                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         7024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     11008879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       170153                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13425004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13565386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.962108                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.432392                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6801547     50.14%     50.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       966749      7.13%     57.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1033871      7.62%     64.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1014896      7.48%     72.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1069415      7.88%     80.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       892854      6.58%     86.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       950488      7.01%     93.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       591806      4.36%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       243760      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13565386                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.841054                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       184135                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       296336                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3859792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2229869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        11393582                       # number of misc regfile reads
system.switch_cpus.numCycles                 14457345                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   68902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       223757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       447697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            942                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4349022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4349022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4377846                       # number of overall hits
system.cpu.dcache.overall_hits::total         4377846                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        65965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        67844                       # number of overall misses
system.cpu.dcache.overall_misses::total         67844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1881774499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1881774499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1881774499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1881774499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4414987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4414987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4445690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4445690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014941                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014941                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015261                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015261                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28526.862715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28526.862715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27736.785847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27736.785847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2652                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.269939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35806                       # number of writebacks
system.cpu.dcache.writebacks::total             35806                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        19655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        19655                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19655                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        46310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        46976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46976                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1381575999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1381575999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1421367499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1421367499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010489                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010489                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010567                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010567                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29833.210948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29833.210948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30257.312223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30257.312223                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2985888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2985888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1034898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1034898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3036374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3036374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20498.712514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20498.712514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        18996                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18996                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        31490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    560256500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    560256500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17791.568752                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17791.568752                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1363134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1363134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    846876499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    846876499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54711.318496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54711.318496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    821319499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    821319499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55419.669298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55419.669298                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        28824                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         28824                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1879                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1879                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.061199                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.061199                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          666                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          666                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     39791500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     39791500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.021692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.021692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 59746.996997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 59746.996997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4582756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.771374                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    39.350906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   984.649094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.038429                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.961571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          736                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8938207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8938207                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2353714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2353714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2353714                       # number of overall hits
system.cpu.icache.overall_hits::total         2353714                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       197573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         197573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       197573                       # number of overall misses
system.cpu.icache.overall_misses::total        197573                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3006205989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3006205989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3006205989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3006205989                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2551287                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2551287                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2551287                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2551287                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.077441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.077441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15215.672126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15215.672126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15215.672126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15215.672126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5773                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               201                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.721393                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       176885                       # number of writebacks
system.cpu.icache.writebacks::total            176885                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        20565                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20565                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        20565                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20565                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       177008                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       177008                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       177008                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       177008                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2617155989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2617155989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2617155989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2617155989                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.069380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.069380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.069380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.069380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14785.523756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14785.523756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14785.523756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14785.523756                       # average overall mshr miss latency
system.cpu.icache.replacements                 176885                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2353714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2353714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       197573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        197573                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3006205989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3006205989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2551287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2551287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.077441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15215.672126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15215.672126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        20565                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20565                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       177008                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       177008                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2617155989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2617155989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.069380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.069380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14785.523756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14785.523756                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.671001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2829477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            178022                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.893974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    42.589807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   981.081194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.041592                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.958087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999679                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5279581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5279581                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7228672500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       170220                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        34525                       # number of demand (read+write) hits
system.l2.demand_hits::total                   204745                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       170220                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        34525                       # number of overall hits
system.l2.overall_hits::total                  204745                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6630                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12302                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18932                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6630                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12302                       # number of overall misses
system.l2.overall_misses::total                 18932                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    553416000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    982247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1535663500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    553416000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    982247500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1535663500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       176850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        46827                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               223677                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       176850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        46827                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              223677                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.037489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.262712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084640                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.037489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.262712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084640                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83471.493213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79844.537474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81114.699979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83471.493213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79844.537474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81114.699979                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9892                       # number of writebacks
system.l2.writebacks::total                      9892                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18931                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    487048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    859227500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1346275500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    487048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    859227500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1346275500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.037484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.262712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084635                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.037484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.262712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084635                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73472.318600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69844.537474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71114.864508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73472.318600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69844.537474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71114.864508                       # average overall mshr miss latency
system.l2.replacements                          19481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35806                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       176759                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           176759                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       176759                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       176759                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          179                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           179                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  141                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.060000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.060000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       176500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       176500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.060000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19611.111111                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5186                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9500                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    742425500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     742425500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.646875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.646875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78150.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78150.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    647425500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    647425500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.646875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.646875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68150.052632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68150.052632                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       170220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             170220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    553416000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    553416000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       176850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         176850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.037489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83471.493213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83471.493213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6629                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6629                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    487048000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    487048000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.037484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73472.318600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73472.318600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    239822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    239822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        32141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85589.578872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85589.578872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    211802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    211802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75589.578872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75589.578872                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.437731                       # Cycle average of tags in use
system.l2.tags.total_refs                      467955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.910165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     191.307708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1178.874355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       975.285178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2454.842882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3387.127608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.119053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.299663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.413468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3598853                       # Number of tag accesses
system.l2.tags.data_accesses                  3598853                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000335902500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          593                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          593                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18931                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9892                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18931                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9892                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18931                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.846543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.601204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.468420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           160     26.98%     26.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           224     37.77%     64.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           109     18.38%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            49      8.26%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            11      1.85%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            16      2.70%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      1.18%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.67%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             8      1.35%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.17%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           593                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.652614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.625825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.960749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              400     67.45%     67.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.69%     69.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              173     29.17%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.52%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           593                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1211584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               633088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    167.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7228334500                       # Total gap between requests
system.mem_ctrls.avgGap                     250783.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       424256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       784576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       632000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 58690720.875790126622                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 108536664.235376551747                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87429607.580091640353                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6629                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12302                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9892                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    214135000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    355846250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 172764561250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32302.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28925.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17465078.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       424256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       787328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1211584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       424256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       424256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       633088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       633088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6629                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          18931                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9892                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9892                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     58690721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    108917370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        167608091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     58690721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58690721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87580119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87580119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87580119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     58690721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    108917370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       255188211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                18888                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9875                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          767                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               215831250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              94440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          569981250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11426.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30176.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13149                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6267                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.46                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.001070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   128.264672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   230.494757                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4583     49.06%     49.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2551     27.31%     76.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          827      8.85%     85.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          452      4.84%     90.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          248      2.65%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          150      1.61%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          120      1.28%     95.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           62      0.66%     96.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          349      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1208832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             632000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              167.227385                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.429608                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        32101440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        17050935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       65816520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25870320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 570385920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2144118270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    970230240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3825573645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.222156                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2500097000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    241280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4487295500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        34636140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18401955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       69043800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      25677180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 570385920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2172928920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    945943680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3837017595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.805289                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2436690750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    241280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4550701750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9431                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9892                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8832                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9500                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9500                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9431                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        56595                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        56595                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  56595                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1844672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1844672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1844672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18940                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            80378500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100986500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4047094                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3166968                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       334514                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1822511                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1540535                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     84.528159                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          179457                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          161                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       246447                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        48423                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       198024                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        38212                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     10899986                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       292160                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     12020059                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.569704                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.456805                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6825261     56.78%     56.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1416467     11.78%     68.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       722727      6.01%     74.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1080470      8.99%     83.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       455940      3.79%     87.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       241375      2.01%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       178093      1.48%     90.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       132400      1.10%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       967326      8.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     12020059                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867932                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765848                       # Number of memory references committed
system.switch_cpus.commit.loads               2387394                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106051                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647060                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859433     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358860     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867932                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       967326                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5206030                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3024898                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4712115                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        321036                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         301302                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1461422                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         43823                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       33364011                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        180640                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3342524                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1890090                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 16774                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2602                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      5663764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               19177152                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4047094                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1768415                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7547154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          688552                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          990                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         8518                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          684                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2551294                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        136806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     13565386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.651371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.465595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7948388     58.59%     58.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           266938      1.97%     60.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           258675      1.91%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           325078      2.40%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           369026      2.72%     67.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           428124      3.16%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           432569      3.19%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           297496      2.19%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          3239092     23.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     13565386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.279933                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.326464                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2553041                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 32023                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              258419                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1472397                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2865                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4047                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         851412                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         8093                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            130                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8298842500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         301302                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          5436017                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1969886                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4746395                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1111781                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       32194428                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9647                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          89750                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           5342                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         947815                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     35961480                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            78982727                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         47114116                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            399504                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         14620444                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            808254                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 40746291                       # The number of ROB reads
system.switch_cpus.rob.writes                61089156                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867932                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            209148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       176885                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20610                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             150                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        177008                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       530742                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       140781                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                671523                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     22638976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5288512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               27927488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           19639                       # Total snoops (count)
system.tol2bus.snoopTraffic                    643200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243466                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 241976     99.39%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1487      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243466                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8298842500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          436539500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         265528963                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          70327975                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
