digraph "CFG for '_Z6updatePfS_iii' function" {
	label="CFG for '_Z6updatePfS_iii' function";

	Node0x5010410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = add i32 %8, %7\l  %10 = add i32 %9, %4\l  %11 = add i32 %10, 1\l  %12 = icmp sle i32 %11, %4\l  %13 = icmp sgt i32 %11, %3\l  %14 = select i1 %12, i1 true, i1 %13\l  br i1 %14, label %54, label %15\l|{<s0>T|<s1>F}}"];
	Node0x5010410:s0 -> Node0x50125a0;
	Node0x5010410:s1 -> Node0x5012630;
	Node0x5012630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%15:\l15:                                               \l  %16 = icmp eq i32 %6, 0\l  br i1 %16, label %17, label %25\l|{<s0>T|<s1>F}}"];
	Node0x5012630:s0 -> Node0x5011b50;
	Node0x5012630:s1 -> Node0x5012940;
	Node0x5011b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%17:\l17:                                               \l  %18 = mul nsw i32 %10, %3\l  %19 = add nsw i32 %4, -1\l  %20 = add nsw i32 %19, %18\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %24 = getelementptr inbounds [1 x float], [1 x float] addrspace(3)*\l... @_ZZ6updatePfS_iiiE2RK, i32 0, i32 %7\l  store float %23, float addrspace(3)* %24, align 4, !tbaa !5\l  br label %25\l}"];
	Node0x5011b50 -> Node0x5012940;
	Node0x5012940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%25:\l25:                                               \l  %26 = icmp slt i32 %6, %2\l  br i1 %26, label %27, label %54\l|{<s0>T|<s1>F}}"];
	Node0x5012940:s0 -> Node0x5013970;
	Node0x5012940:s1 -> Node0x50125a0;
	Node0x5013970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%27:\l27:                                               \l  %28 = add nuw nsw i32 %6, 1\l  %29 = icmp eq i32 %7, 0\l  %30 = add nsw i32 %4, -1\l  %31 = mul nsw i32 %30, %2\l  %32 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ6updatePfS_iiiE2QK, i32 0, i32 %6\l  %33 = getelementptr inbounds [1 x float], [1 x float] addrspace(3)*\l... @_ZZ6updatePfS_iiiE2RK, i32 0, i32 %7\l  %34 = mul nsw i32 %10, %2\l  br label %35\l}"];
	Node0x5013970 -> Node0x50128f0;
	Node0x50128f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  %36 = phi i32 [ %28, %27 ], [ %52, %43 ]\l  %37 = add nsw i32 %36, -1\l  br i1 %29, label %38, label %43\l|{<s0>T|<s1>F}}"];
	Node0x50128f0:s0 -> Node0x5014210;
	Node0x50128f0:s1 -> Node0x5014080;
	Node0x5014210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%38:\l38:                                               \l  %39 = add nsw i32 %37, %31\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !5\l  store float %42, float addrspace(3)* %32, align 4, !tbaa !5\l  br label %43\l}"];
	Node0x5014210 -> Node0x5014080;
	Node0x5014080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %44 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %45 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %46 = fmul contract float %44, %45\l  %47 = add nsw i32 %37, %34\l  %48 = sext i32 %47 to i64\l  %49 = getelementptr inbounds float, float addrspace(1)* %0, i64 %48\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !5\l  %51 = fsub contract float %50, %46\l  store float %51, float addrspace(1)* %49, align 4, !tbaa !5\l  %52 = add nuw nsw i32 %36, 512\l  %53 = icmp sgt i32 %52, %2\l  br i1 %53, label %54, label %35, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5014080:s0 -> Node0x50125a0;
	Node0x5014080:s1 -> Node0x50128f0;
	Node0x50125a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%54:\l54:                                               \l  ret void\l}"];
}
