{
  "Top": "sha256_top",
  "RtlTop": "sha256_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha256_top_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "header": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "header",
          "usage": "data",
          "direction": "in"
        }]
    },
    "hash_result": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "hash_result",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ap_busy_out": {
      "index": "2",
      "direction": "out",
      "srcType": "*",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_busy_out",
          "name": "ap_busy_out",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha256_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha256_top",
    "Version": "1.0",
    "DisplayName": "Sha256_top",
    "Revision": "2114120373",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha256_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/sha256.c",
      "..\/..\/..\/src\/sha256.h",
      "..\/..\/..\/src\/sha256_top.c"
    ],
    "TestBench": ["..\/..\/..\/src\/sha256_test.c"],
    "Vhdl": [
      "impl\/vhdl\/sha256_top_control_s_axi.vhd",
      "impl\/vhdl\/sha256_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha256_top_sha256_final.vhd",
      "impl\/vhdl\/sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1.vhd",
      "impl\/vhdl\/sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2.vhd",
      "impl\/vhdl\/sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3.vhd",
      "impl\/vhdl\/sha256_top_sha256_top_Pipeline_1.vhd",
      "impl\/vhdl\/sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4.vhd",
      "impl\/vhdl\/sha256_top_sha256_transform.vhd",
      "impl\/vhdl\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2.vhd",
      "impl\/vhdl\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3.vhd",
      "impl\/vhdl\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sha256_top_sparsemux_65_5_8_1_1.vhd",
      "impl\/vhdl\/sha256_top_sparsemux_97_6_32_1_1.vhd",
      "impl\/vhdl\/sha256_top_sparsemux_129_6_32_1_1.vhd",
      "impl\/vhdl\/sha256_top_sparsemux_161_7_8_1_1.vhd",
      "impl\/vhdl\/sha256_top_state_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha256_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha256_top_control_s_axi.v",
      "impl\/verilog\/sha256_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha256_top_sha256_final.v",
      "impl\/verilog\/sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1.v",
      "impl\/verilog\/sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2.v",
      "impl\/verilog\/sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3.v",
      "impl\/verilog\/sha256_top_sha256_top_Pipeline_1.v",
      "impl\/verilog\/sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4.v",
      "impl\/verilog\/sha256_top_sha256_transform.v",
      "impl\/verilog\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2.v",
      "impl\/verilog\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3.v",
      "impl\/verilog\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.dat",
      "impl\/verilog\/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.v",
      "impl\/verilog\/sha256_top_sparsemux_65_5_8_1_1.v",
      "impl\/verilog\/sha256_top_sparsemux_97_6_32_1_1.v",
      "impl\/verilog\/sha256_top_sparsemux_129_6_32_1_1.v",
      "impl\/verilog\/sha256_top_sparsemux_161_7_8_1_1.v",
      "impl\/verilog\/sha256_top_state_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha256_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sha256_top_v1_0\/data\/sha256_top.mdd",
      "impl\/misc\/drivers\/sha256_top_v1_0\/data\/sha256_top.tcl",
      "impl\/misc\/drivers\/sha256_top_v1_0\/data\/sha256_top.yaml",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/xsha256_top.c",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/xsha256_top.h",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/xsha256_top_hw.h",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/xsha256_top_linux.c",
      "impl\/misc\/drivers\/sha256_top_v1_0\/src\/xsha256_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha256_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "10",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "header": {
          "offset": "256",
          "range": "128"
        },
        "hash_result": {
          "offset": "512",
          "range": "32"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "header"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "512",
          "argName": "hash_result"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "ap_busy_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"ap_busy_out": "DATA"},
      "ports": ["ap_busy_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_busy_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "ap_busy_out": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha256_top",
      "BindInstances": "state_U icmp_ln77_fu_3189_p2 add_ln77_fu_3195_p2 sparsemux_161_7_8_1_1_U535 add_ln80_fu_3454_p2 icmp_ln81_fu_3464_p2 icmp_ln83_fu_4110_p2 grp_fu_2248_p2 select_ln83_fu_4116_p3 add_ln83_1_fu_4124_p2 xor_ln87_fu_4518_p2 icmp_ln87_fu_4528_p2 grp_fu_2248_p2 bitlen_fu_4534_p3 bitlen_1_fu_4543_p2 icmp_ln77_1_fu_4809_p2 add_ln77_1_fu_4815_p2 sparsemux_65_5_8_1_1_U536 add_ln80_1_fu_4962_p2 icmp_ln81_1_fu_4972_p2 icmp_ln83_1_fu_5621_p2 add_ln83_2_fu_5627_p2 select_ln83_1_fu_5633_p3 select_ln83_2_fu_5641_p3 add_ln83_3_fu_5649_p2 xor_ln87_1_fu_6026_p2 icmp_ln87_1_fu_6036_p2 add_ln87_2_fu_6042_p2 bitlen_2_fu_6048_p3 bitlen_3_fu_6057_p2 control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "sha256_top_Pipeline_1",
          "InstanceName": "grp_sha256_top_Pipeline_1_fu_1673",
          "BindInstances": "exitcond3174_fu_50_p2 empty_19_fu_56_p2"
        },
        {
          "ModuleName": "sha256_transform",
          "InstanceName": "grp_sha256_transform_fu_1679",
          "BindInstances": "add_ln47_fu_1407_p2 add_ln48_fu_1413_p2 add_ln49_fu_1425_p2 add_ln50_fu_1431_p2 add_ln51_fu_1443_p2 add_ln52_fu_1449_p2 add_ln53_fu_1461_p2 add_ln54_fu_1467_p2",
          "Instances": [
            {
              "ModuleName": "sha256_transform_Pipeline_VITIS_LOOP_19_2",
              "InstanceName": "grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845",
              "BindInstances": "icmp_ln19_fu_926_p2 sparsemux_97_6_32_1_1_U2 sparsemux_97_6_32_1_1_U3 sparsemux_97_6_32_1_1_U4 sparsemux_97_6_32_1_1_U5 xor_ln21_fu_1990_p2 xor_ln21_1_fu_1996_p2 xor_ln21_2_fu_2002_p2 xor_ln21_3_fu_2008_p2 add_ln21_fu_2014_p2 add_ln19_fu_2272_p2"
            },
            {
              "ModuleName": "sha256_transform_Pipeline_VITIS_LOOP_33_3",
              "InstanceName": "grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913",
              "BindInstances": "icmp_ln33_fu_947_p2 add_ln33_fu_953_p2 sparsemux_129_6_32_1_1_U71 xor_ln35_fu_1309_p2 and_ln35_fu_1331_p2 and_ln35_1_fu_1337_p2 xor_ln35_1_fu_1351_p2 xor_ln35_2_fu_1357_p2 xor_ln35_3_fu_1363_p2 e_2_fu_1434_p2 xor_ln44_fu_1440_p2 and_ln44_fu_1446_p2 and_ln44_1_fu_1452_p2 xor_ln44_1_fu_1474_p2 xor_ln44_2_fu_1488_p2 xor_ln44_3_fu_1494_p2 k_U"
            }
          ]
        },
        {
          "ModuleName": "sha256_final",
          "InstanceName": "grp_sha256_final_fu_1750",
          "BindInstances": "icmp_ln101_fu_2173_p2",
          "Instances": [
            {
              "ModuleName": "sha256_final_Pipeline_VITIS_LOOP_103_1",
              "InstanceName": "grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443",
              "BindInstances": "icmp_ln103_fu_718_p2 i_fu_724_p2"
            },
            {
              "ModuleName": "sha256_final_Pipeline_VITIS_LOOP_106_2",
              "InstanceName": "grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558",
              "BindInstances": "i_fu_134_p2 icmp_ln106_fu_140_p2"
            },
            {
              "ModuleName": "sha256_final_Pipeline_VITIS_LOOP_111_3",
              "InstanceName": "grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577",
              "BindInstances": "icmp_ln111_fu_706_p2 add_ln111_fu_712_p2"
            },
            {
              "ModuleName": "sha256_transform",
              "InstanceName": "grp_sha256_transform_fu_1693",
              "BindInstances": "add_ln47_fu_1407_p2 add_ln48_fu_1413_p2 add_ln49_fu_1425_p2 add_ln50_fu_1431_p2 add_ln51_fu_1443_p2 add_ln52_fu_1449_p2 add_ln53_fu_1461_p2 add_ln54_fu_1467_p2",
              "Instances": [
                {
                  "ModuleName": "sha256_transform_Pipeline_VITIS_LOOP_19_2",
                  "InstanceName": "grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845",
                  "BindInstances": "icmp_ln19_fu_926_p2 sparsemux_97_6_32_1_1_U2 sparsemux_97_6_32_1_1_U3 sparsemux_97_6_32_1_1_U4 sparsemux_97_6_32_1_1_U5 xor_ln21_fu_1990_p2 xor_ln21_1_fu_1996_p2 xor_ln21_2_fu_2002_p2 xor_ln21_3_fu_2008_p2 add_ln21_fu_2014_p2 add_ln19_fu_2272_p2"
                },
                {
                  "ModuleName": "sha256_transform_Pipeline_VITIS_LOOP_33_3",
                  "InstanceName": "grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913",
                  "BindInstances": "icmp_ln33_fu_947_p2 add_ln33_fu_953_p2 sparsemux_129_6_32_1_1_U71 xor_ln35_fu_1309_p2 and_ln35_fu_1331_p2 and_ln35_1_fu_1337_p2 xor_ln35_1_fu_1351_p2 xor_ln35_2_fu_1357_p2 xor_ln35_3_fu_1363_p2 e_2_fu_1434_p2 xor_ln44_fu_1440_p2 and_ln44_fu_1446_p2 and_ln44_1_fu_1452_p2 xor_ln44_1_fu_1474_p2 xor_ln44_2_fu_1488_p2 xor_ln44_3_fu_1494_p2 k_U"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "sha256_top_Pipeline_VITIS_LOOP_52_4",
          "InstanceName": "grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824",
          "BindInstances": "icmp_ln52_fu_1190_p2 add_ln52_fu_1196_p2"
        }
      ]
    },
    "Info": {
      "sha256_top_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_transform_Pipeline_VITIS_LOOP_19_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_transform_Pipeline_VITIS_LOOP_33_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_transform": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_final_Pipeline_VITIS_LOOP_106_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_final_Pipeline_VITIS_LOOP_111_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_final_Pipeline_VITIS_LOOP_103_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_final": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_top_Pipeline_VITIS_LOOP_52_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sha256_top_Pipeline_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.901"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_transform_Pipeline_VITIS_LOOP_19_2": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "49",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.210"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_2",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1545",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1163",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_transform_Pipeline_VITIS_LOOP_33_3": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.411"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_3",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "300",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1027",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_transform": {
        "Latency": {
          "LatencyBest": "126",
          "LatencyAvg": "126",
          "LatencyWorst": "126",
          "PipelineII": "126",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.411"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "2625",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2711",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_final_Pipeline_VITIS_LOOP_106_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.400"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_106_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_final_Pipeline_VITIS_LOOP_111_3": {
        "Latency": {
          "LatencyBest": "58",
          "LatencyAvg": "58",
          "LatencyWorst": "58",
          "PipelineII": "57",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.635"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_3",
            "TripCount": "56",
            "Latency": "56",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_final_Pipeline_VITIS_LOOP_103_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.627"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_final": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.411"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "4202",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "6433",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_top_Pipeline_VITIS_LOOP_52_4": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.635"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_4",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "952",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.337"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_77_1",
            "TripCount": "80",
            "LatencyMin": "160",
            "LatencyMax": "10320",
            "Latency": "160 ~ 10320",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "129",
            "PipelineDepth": "2 ~ 129"
          },
          {
            "Name": "VITIS_LOOP_77_1",
            "TripCount": "32",
            "LatencyMin": "64",
            "LatencyMax": "4128",
            "Latency": "64 ~ 4128",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "129",
            "PipelineDepth": "2 ~ 129"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "11104",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "15974",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-09 13:33:54 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
