Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun  2 11:28:57 2024
| Host         : DESKTOP-4OIDLIM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MIPS_timing_summary_routed.rpt -pb MIPS_timing_summary_routed.pb -rpx MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.058        0.000                      0                 1192        0.134        0.000                      0                 1192        3.750        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.058        0.000                      0                 1192        0.134        0.000                      0                 1192        3.750        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 wb_mem_to_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.801ns (23.980%)  route 2.539ns (76.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  wb_mem_to_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  wb_mem_to_reg_reg/Q
                         net (fo=40, routed)          1.867     7.668    OP_FETCHING/wb_mem_to_reg
    SLICE_X11Y87         LUT3 (Prop_lut3_I2_O)        0.323     7.991 r  OP_FETCHING/reg_reg_r1_0_31_6_11_i_5/O
                         net (fo=3, routed)           0.672     8.663    OP_FETCHING/reg_reg_r1_0_31_6_11/DIC1
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521     9.944    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.446     9.721    OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 wb_mem_to_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.801ns (25.188%)  route 2.379ns (74.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 9.947 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  wb_mem_to_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  wb_mem_to_reg_reg/Q
                         net (fo=40, routed)          1.867     7.668    OP_FETCHING/wb_mem_to_reg
    SLICE_X11Y87         LUT3 (Prop_lut3_I2_O)        0.323     7.991 r  OP_FETCHING/reg_reg_r1_0_31_6_11_i_5/O
                         net (fo=3, routed)           0.512     8.503    OP_FETCHING/reg_reg_r2_0_31_6_11/DIC1
    SLICE_X10Y88         RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.524     9.947    OP_FETCHING/reg_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y88         RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.206    
                         clock uncertainty           -0.035    10.170    
    SLICE_X10Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.446     9.724    OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 wb_mem_to_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.801ns (24.631%)  route 2.451ns (75.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 9.947 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  wb_mem_to_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  wb_mem_to_reg_reg/Q
                         net (fo=40, routed)          2.080     7.880    OP_FETCHING/wb_mem_to_reg
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.323     8.203 r  OP_FETCHING/reg_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.371     8.575    OP_FETCHING/reg_reg_r2_0_31_6_11/DIC0
    SLICE_X10Y88         RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.524     9.947    OP_FETCHING/reg_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y88         RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.206    
                         clock uncertainty           -0.035    10.170    
    SLICE_X10Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372     9.798    OP_FETCHING/reg_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 wb_mem_to_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.801ns (24.791%)  route 2.430ns (75.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  wb_mem_to_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  wb_mem_to_reg_reg/Q
                         net (fo=40, routed)          2.080     7.880    OP_FETCHING/wb_mem_to_reg
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.323     8.203 r  OP_FETCHING/reg_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.350     8.554    OP_FETCHING/reg_reg_r1_0_31_6_11/DIC0
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521     9.944    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372     9.795    OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 wb_mem_to_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r2_0_31_18_23/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.799ns (25.387%)  route 2.348ns (74.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  wb_mem_to_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  wb_mem_to_reg_reg/Q
                         net (fo=40, routed)          1.672     7.473    OP_FETCHING/wb_mem_to_reg
    SLICE_X12Y91         LUT3 (Prop_lut3_I2_O)        0.321     7.794 r  OP_FETCHING/reg_reg_r1_0_31_18_23_i_1/O
                         net (fo=3, routed)           0.676     8.470    OP_FETCHING/reg_reg_r2_0_31_18_23/DIA1
    SLICE_X8Y91          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.523     9.946    OP_FETCHING/reg_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y91          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.205    
                         clock uncertainty           -0.035    10.169    
    SLICE_X8Y91          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457     9.712    OP_FETCHING/reg_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 wb_mem_to_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_18_23/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.799ns (25.389%)  route 2.348ns (74.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  wb_mem_to_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  wb_mem_to_reg_reg/Q
                         net (fo=40, routed)          1.672     7.473    OP_FETCHING/wb_mem_to_reg
    SLICE_X12Y91         LUT3 (Prop_lut3_I2_O)        0.321     7.794 r  OP_FETCHING/reg_reg_r1_0_31_18_23_i_1/O
                         net (fo=3, routed)           0.676     8.470    OP_FETCHING/reg_reg_r1_0_31_18_23/DIA1
    SLICE_X8Y92          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.523     9.946    OP_FETCHING/reg_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y92          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.205    
                         clock uncertainty           -0.035    10.169    
    SLICE_X8Y92          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457     9.712    OP_FETCHING/reg_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 wb_out_instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.419ns (12.352%)  route 2.973ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  wb_out_instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  wb_out_instr_reg[2]/Q
                         net (fo=92, routed)          2.973     8.716    OP_FETCHING/reg_reg_r1_0_31_6_11/ADDRD2
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521     9.944    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.189     9.978    OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 wb_out_instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.419ns (12.352%)  route 2.973ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  wb_out_instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  wb_out_instr_reg[2]/Q
                         net (fo=92, routed)          2.973     8.716    OP_FETCHING/reg_reg_r1_0_31_6_11/ADDRD2
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521     9.944    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.189     9.978    OP_FETCHING/reg_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 wb_out_instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.419ns (12.352%)  route 2.973ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  wb_out_instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  wb_out_instr_reg[2]/Q
                         net (fo=92, routed)          2.973     8.716    OP_FETCHING/reg_reg_r1_0_31_6_11/ADDRD2
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521     9.944    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.189     9.978    OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 wb_out_instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.419ns (12.352%)  route 2.973ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  wb_out_instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  wb_out_instr_reg[2]/Q
                         net (fo=92, routed)          2.973     8.716    OP_FETCHING/reg_reg_r1_0_31_6_11/ADDRD2
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521     9.944    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.189     9.978    OP_FETCHING/reg_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mem_branch_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mem_branch_address_reg[7]/Q
                         net (fo=1, routed)           0.053     1.713    INS_FETCH/mem_branch_address[6]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  INS_FETCH/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.758    INS_FETCH/outMuxLast[7]
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.870     2.035    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[7]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.092     1.624    INS_FETCH/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  mem_branch_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mem_branch_address_reg[10]/Q
                         net (fo=1, routed)           0.054     1.715    INS_FETCH/mem_branch_address[9]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  INS_FETCH/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     1.760    INS_FETCH/pc[10]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  INS_FETCH/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  INS_FETCH/pc_reg[10]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.092     1.625    INS_FETCH/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  mem_branch_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mem_branch_address_reg[11]/Q
                         net (fo=1, routed)           0.054     1.715    INS_FETCH/mem_branch_address[10]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  INS_FETCH/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.760    INS_FETCH/pc[11]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  INS_FETCH/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  INS_FETCH/pc_reg[11]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     1.624    INS_FETCH/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  mem_branch_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mem_branch_address_reg[19]/Q
                         net (fo=1, routed)           0.054     1.716    INS_FETCH/mem_branch_address[18]
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  INS_FETCH/pc[19]_i_1/O
                         net (fo=1, routed)           0.000     1.761    INS_FETCH/outMuxLast[19]
    SLICE_X5Y90          FDCE                                         r  INS_FETCH/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  INS_FETCH/pc_reg[19]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.091     1.625    INS_FETCH/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 of_instruction_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.464%)  route 0.107ns (36.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  of_instruction_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  of_instruction_reg[21]/Q
                         net (fo=1, routed)           0.107     1.770    INS_FETCH/Q[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  INS_FETCH/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     1.815    INS_FETCH/outMuxLast[23]
    SLICE_X5Y90          FDCE                                         r  INS_FETCH/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  INS_FETCH/pc_reg[23]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.092     1.650    INS_FETCH/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mem_branch_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mem_branch_address_reg[8]/Q
                         net (fo=1, routed)           0.085     1.745    INS_FETCH/mem_branch_address[7]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.045     1.790 r  INS_FETCH/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.790    INS_FETCH/pc[8]_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.870     2.035    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[8]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.092     1.624    INS_FETCH/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  mem_branch_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mem_branch_address_reg[24]/Q
                         net (fo=1, routed)           0.085     1.747    INS_FETCH/mem_branch_address[23]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  INS_FETCH/pc[24]_i_1/O
                         net (fo=1, routed)           0.000     1.792    INS_FETCH/outMuxLast[24]
    SLICE_X5Y91          FDCE                                         r  INS_FETCH/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  INS_FETCH/pc_reg[24]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.092     1.626    INS_FETCH/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  mem_branch_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mem_branch_address_reg[28]/Q
                         net (fo=1, routed)           0.085     1.747    INS_FETCH/mem_branch_address[27]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  INS_FETCH/pc[28]_i_1/O
                         net (fo=1, routed)           0.000     1.792    INS_FETCH/outMuxLast[28]
    SLICE_X5Y92          FDCE                                         r  INS_FETCH/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  INS_FETCH/pc_reg[28]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.092     1.626    INS_FETCH/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 of_instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  of_instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  of_instruction_reg[16]/Q
                         net (fo=2, routed)           0.119     1.782    INS_FETCH/Q[8]
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  INS_FETCH/pc[18]_i_1/O
                         net (fo=1, routed)           0.000     1.827    INS_FETCH/outMuxLast[18]
    SLICE_X2Y90          FDCE                                         r  INS_FETCH/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    INS_FETCH/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  INS_FETCH/pc_reg[18]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.121     1.659    INS_FETCH/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mem_branch_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_FETCH/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  mem_branch_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mem_branch_address_reg[29]/Q
                         net (fo=1, routed)           0.086     1.749    INS_FETCH/mem_branch_address[28]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  INS_FETCH/pc[29]_i_1/O
                         net (fo=1, routed)           0.000     1.794    INS_FETCH/outMuxLast[29]
    SLICE_X5Y93          FDCE                                         r  INS_FETCH/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.874     2.039    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  INS_FETCH/pc_reg[29]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.091     1.626    INS_FETCH/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y84     ex_alu_op_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y84     ex_alu_op_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y87     ex_branch_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y86     ex_funct_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y86     ex_funct_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y86     ex_funct_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y86     ex_funct_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y86     ex_funct_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y89     ex_instr1_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y90    DATA_MEM/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y90    DATA_MEM/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     DATA_MEM/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y90    DATA_MEM/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y90    DATA_MEM/ram_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.097ns  (logic 5.935ns (36.869%)  route 10.162ns (63.131%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.825     9.270    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124     9.394 r  DATA_MEM/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.148    12.542    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.097 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.097    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.897ns  (logic 6.188ns (38.928%)  route 9.709ns (61.072%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.660     9.105    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.153     9.258 r  DATA_MEM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    12.117    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.897 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.897    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.680ns  (logic 6.160ns (39.284%)  route 9.520ns (60.716%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.825     9.270    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.152     9.422 r  DATA_MEM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505    11.928    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.680 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.680    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.506ns  (logic 5.940ns (38.308%)  route 9.566ns (61.692%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.660     9.105    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124     9.229 r  DATA_MEM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.716    11.945    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.506 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.506    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.991ns  (logic 5.913ns (39.442%)  route 9.078ns (60.558%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.593     9.038    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124     9.162 r  DATA_MEM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296    11.458    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.991 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.991    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.836ns  (logic 6.153ns (41.472%)  route 8.683ns (58.528%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     9.272    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.152     9.424 r  DATA_MEM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.666    11.091    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.836 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.836    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.807ns  (logic 5.872ns (39.660%)  route 8.935ns (60.340%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.746     7.245    DATA_MEM/led_OBUF[6]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  DATA_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.952     8.321    DATA_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.445 r  DATA_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     9.272    DATA_MEM/sel0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     9.396 r  DATA_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918    11.314    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.807 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.807    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.175ns  (logic 5.578ns (42.337%)  route 7.597ns (57.663%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.438     4.961    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.152     5.113 r  DATA_MEM/led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.054     6.168    DATA_MEM/led_OBUF[14]_inst_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.500 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           3.105     9.604    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.175 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.175    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.483ns  (logic 5.324ns (42.649%)  route 7.159ns (57.351%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.690     5.214    OP_FETCHING/sw_IBUF[0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I3_O)        0.124     5.338 r  OP_FETCHING/led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.151     5.489    DATA_MEM/led[10]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.613 r  DATA_MEM/led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.317     8.930    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.483 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.483    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.434ns  (logic 5.340ns (42.951%)  route 7.093ns (57.049%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          3.531     5.055    DATA_MEM/sw_IBUF[0]
    SLICE_X11Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.179 r  DATA_MEM/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.806     5.985    DATA_MEM/led_OBUF[15]_inst_i_2_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.109 r  DATA_MEM/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           2.756     8.865    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.434 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.434    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.699ns (58.933%)  route 1.184ns (41.067%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=64, routed)          0.789     1.066    OP_FETCHING/sw_IBUF[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.111 r  OP_FETCHING/led_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.000     1.111    OP_FETCHING/rd2__1_7
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     1.173 r  OP_FETCHING/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.568    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.314     2.882 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.882    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.575ns (53.693%)  route 1.358ns (46.307%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=64, routed)          0.884     1.161    DATA_MEM/sw_IBUF[1]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.206 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.475     1.681    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.933 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.933    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.676ns (55.325%)  route 1.353ns (44.675%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_IBUF[15]_inst/O
                         net (fo=31, routed)          0.770     1.061    OP_FETCHING/sw_IBUF[2]
    SLICE_X5Y86          MUXF7 (Prop_muxf7_S_O)       0.085     1.146 r  OP_FETCHING/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.583     1.730    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.299     3.029 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.029    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.669ns (52.724%)  route 1.496ns (47.276%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=64, routed)          0.779     1.057    OP_FETCHING/sw_IBUF[1]
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.102 r  OP_FETCHING/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.000     1.102    OP_FETCHING/rd2__1_0
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     1.164 r  OP_FETCHING/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.881    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.284     3.165 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.165    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.205ns  (logic 1.716ns (53.543%)  route 1.489ns (46.457%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          0.784     1.075    DATA_MEM/sw_IBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.120 r  DATA_MEM/led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.000     1.120    OP_FETCHING/led[5]
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     1.185 r  OP_FETCHING/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.705     1.890    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.315     3.205 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.205    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.692ns (52.291%)  route 1.544ns (47.709%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_IBUF[15]_inst/O
                         net (fo=31, routed)          0.894     1.185    OP_FETCHING/sw_IBUF[2]
    SLICE_X3Y88          MUXF7 (Prop_muxf7_S_O)       0.085     1.270 r  OP_FETCHING/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.650     1.920    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.315     3.236 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.236    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.652ns (48.322%)  route 1.766ns (51.678%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=64, routed)          0.779     1.057    OP_FETCHING/sw_IBUF[1]
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.102 r  OP_FETCHING/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.054     1.156    DATA_MEM/cat_OBUF[6]_inst_i_3_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.045     1.201 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.347     1.548    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.593 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.154     1.747    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  DATA_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.224    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.418 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.418    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.434ns  (logic 1.767ns (51.449%)  route 1.667ns (48.551%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=64, routed)          0.779     1.057    OP_FETCHING/sw_IBUF[1]
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.102 r  OP_FETCHING/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.054     1.156    DATA_MEM/cat_OBUF[6]_inst_i_3_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.045     1.201 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.347     1.548    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.593 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.154     1.747    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.049     1.796 r  DATA_MEM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.129    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.434 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.434    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.460ns  (logic 1.701ns (49.155%)  route 1.759ns (50.845%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=64, routed)          0.926     1.203    OP_FETCHING/sw_IBUF[1]
    SLICE_X7Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.248 r  OP_FETCHING/led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.000     1.248    OP_FETCHING/rd2__1_6
    SLICE_X7Y84          MUXF7 (Prop_muxf7_I0_O)      0.062     1.310 r  OP_FETCHING/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.833     2.144    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.316     3.460 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.460    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.461ns  (logic 1.719ns (49.659%)  route 1.742ns (50.341%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_IBUF[13]_inst/O
                         net (fo=72, routed)          0.926     1.217    DATA_MEM/sw_IBUF[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.262 r  DATA_MEM/led_OBUF[13]_inst_i_3/O
                         net (fo=2, routed)           0.000     1.262    OP_FETCHING/led[13]
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I1_O)      0.065     1.327 r  OP_FETCHING/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.143    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.318     3.461 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.461    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.522ns  (logic 5.979ns (44.216%)  route 7.543ns (55.784%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826    17.052    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.154    17.206 r  DATA_MEM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    20.065    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    23.845 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.845    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.151ns  (logic 5.724ns (43.528%)  route 7.427ns (56.472%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.421    16.647    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124    16.771 r  DATA_MEM/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.148    19.918    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.474 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.474    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.130ns  (logic 5.730ns (43.638%)  route 7.400ns (56.362%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826    17.052    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124    17.176 r  DATA_MEM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.716    19.892    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.453 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.453    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.700ns  (logic 5.915ns (46.577%)  route 6.785ns (53.423%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.421    16.647    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.118    16.765 r  DATA_MEM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505    19.270    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    23.023 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.023    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.687ns  (logic 5.703ns (44.947%)  route 6.985ns (55.053%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    17.057    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.124    17.181 r  DATA_MEM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296    19.476    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    23.010 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.010    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.863ns  (logic 5.662ns (47.729%)  route 6.201ns (52.271%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425    16.651    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124    16.775 r  DATA_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918    18.693    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.186 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.186    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.859ns  (logic 5.909ns (49.830%)  route 5.950ns (50.170%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.665 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           1.137    12.801    OP_FETCHING/wb_out_instr_reg[0][4]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.331    13.132 r  OP_FETCHING/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    13.799    DATA_MEM/led[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.923 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.044    14.967    DATA_MEM/led_OBUF[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    15.091 r  DATA_MEM/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.010    16.102    DATA_MEM/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.226 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425    16.651    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.119    16.770 r  DATA_MEM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.666    18.436    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    22.182 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.182    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_12_17/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.217ns  (logic 5.391ns (52.769%)  route 4.826ns (47.231%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.644    10.247    OP_FETCHING/reg_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y90          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_12_17/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.596 r  OP_FETCHING/reg_reg_r2_0_31_12_17/RAMB/O
                         net (fo=3, routed)           0.692    12.288    OP_FETCHING/wb_out_instr_reg[0][14]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.348    12.636 r  OP_FETCHING/led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.029    13.665    DATA_MEM/led[14]
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124    13.789 r  DATA_MEM/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           3.105    16.893    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    20.464 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.464    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r2_0_31_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 5.637ns (57.505%)  route 4.165ns (42.495%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720    10.323    OP_FETCHING/reg_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y87          RAMD32                                       r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.672 r  OP_FETCHING/reg_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           1.314    12.986    OP_FETCHING/wb_out_instr_reg[0][2]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.348    13.334 r  OP_FETCHING/led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.000    13.334    OP_FETCHING/rd2__1_6
    SLICE_X7Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    13.546 r  OP_FETCHING/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.851    16.397    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    20.125 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.125    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.643ns  (logic 5.349ns (55.472%)  route 4.294ns (44.528%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.643    10.246    OP_FETCHING/reg_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.588 r  OP_FETCHING/reg_reg_r1_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.826    12.413    OP_FETCHING/D[10]
    SLICE_X9Y89          LUT5 (Prop_lut5_I1_O)        0.331    12.744 r  OP_FETCHING/led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.151    12.896    DATA_MEM/led[10]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  DATA_MEM/led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.317    16.337    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    19.889 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    19.889    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_MAPPING/outCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.437ns (72.225%)  route 0.552ns (27.775%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    SSD_MAPPING/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  SSD_MAPPING/outCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SSD_MAPPING/outCounter_reg[16]/Q
                         net (fo=13, routed)          0.185     1.849    SSD_MAPPING/sel[2]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.894 r  SSD_MAPPING/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.261    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.511 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.511    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_alu_res_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.483ns (67.132%)  route 0.726ns (32.868%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  wb_alu_res_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  wb_alu_res_out_reg[4]/Q
                         net (fo=2, routed)           0.201     1.861    DATA_MEM/led_OBUF[15]_inst_i_1_1[0]
    SLICE_X5Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.906 r  DATA_MEM/led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.050     1.956    DATA_MEM/led_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.045     2.001 r  DATA_MEM/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.475     2.476    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.728 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.728    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_MAPPING/outCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.422ns (64.004%)  route 0.800ns (35.996%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    SSD_MAPPING/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  SSD_MAPPING/outCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  SSD_MAPPING/outCounter_reg[14]/Q
                         net (fo=25, routed)          0.304     1.966    SSD_MAPPING/sel[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.011 r  SSD_MAPPING/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.507    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.744 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.744    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_MAPPING/outCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.504ns (65.365%)  route 0.797ns (34.635%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    SSD_MAPPING/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  SSD_MAPPING/outCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SSD_MAPPING/outCounter_reg[16]/Q
                         net (fo=13, routed)          0.132     1.796    SSD_MAPPING/sel[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.048     1.844 r  SSD_MAPPING/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.508    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.823 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.823    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_MAPPING/outCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.487ns (64.575%)  route 0.816ns (35.425%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    SSD_MAPPING/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  SSD_MAPPING/outCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SSD_MAPPING/outCounter_reg[14]/Q
                         net (fo=25, routed)          0.304     1.966    SSD_MAPPING/sel[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048     2.014 r  SSD_MAPPING/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.526    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.825 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.825    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_MAPPING/outCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.503ns (64.770%)  route 0.818ns (35.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    SSD_MAPPING/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  SSD_MAPPING/outCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SSD_MAPPING/outCounter_reg[16]/Q
                         net (fo=13, routed)          0.185     1.849    SSD_MAPPING/sel[2]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.048     1.897 r  SSD_MAPPING/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.529    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.843 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.843    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 of_instruction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.550ns (65.554%)  route 0.815ns (34.446%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  of_instruction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  of_instruction_reg[1]/Q
                         net (fo=3, routed)           0.231     1.891    DATA_MEM/Q[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.936 r  DATA_MEM/led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.000     1.936    OP_FETCHING/led[1]
    SLICE_X5Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     2.001 r  OP_FETCHING/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.583     2.584    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.299     3.883 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.883    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 of_instruction_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.565ns (65.766%)  route 0.815ns (34.234%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  of_instruction_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  of_instruction_reg[3]/Q
                         net (fo=3, routed)           0.420     2.080    DATA_MEM/Q[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.045     2.125 r  DATA_MEM/led_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.000     2.125    OP_FETCHING/led[3]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     2.190 r  OP_FETCHING/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.585    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.314     3.899 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.899    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_MAPPING/outCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.425ns (59.769%)  route 0.959ns (40.231%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    SSD_MAPPING/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  SSD_MAPPING/outCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SSD_MAPPING/outCounter_reg[15]/Q
                         net (fo=13, routed)          0.373     2.036    DATA_MEM/sel[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.045     2.081 r  DATA_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.154     2.235    DATA_MEM/sel0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.045     2.280 r  DATA_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.712    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.906 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.906    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 of_instruction_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.566ns (65.421%)  route 0.828ns (34.579%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  of_instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  of_instruction_reg[5]/Q
                         net (fo=3, routed)           0.123     1.782    DATA_MEM/Q[4]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  DATA_MEM/led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.000     1.827    OP_FETCHING/led[5]
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     1.892 r  OP_FETCHING/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.597    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.315     3.913 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.913    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.486ns (41.847%)  route 2.065ns (58.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.065     3.551    INS_FETCH/AR[0]
    SLICE_X4Y85          FDCE                                         f  INS_FETCH/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.598     5.021    INS_FETCH/clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  INS_FETCH/pc_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.486ns (41.847%)  route 2.065ns (58.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.065     3.551    INS_FETCH/AR[0]
    SLICE_X4Y85          FDCE                                         f  INS_FETCH/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.598     5.021    INS_FETCH/clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  INS_FETCH/pc_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.486ns (41.847%)  route 2.065ns (58.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.065     3.551    INS_FETCH/AR[0]
    SLICE_X4Y85          FDCE                                         f  INS_FETCH/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.598     5.021    INS_FETCH/clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  INS_FETCH/pc_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.486ns (41.847%)  route 2.065ns (58.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.065     3.551    INS_FETCH/AR[0]
    SLICE_X4Y85          FDCE                                         f  INS_FETCH/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.598     5.021    INS_FETCH/clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  INS_FETCH/pc_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 1.486ns (46.929%)  route 1.680ns (53.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          1.680     3.166    INS_FETCH/AR[0]
    SLICE_X3Y85          FDCE                                         f  INS_FETCH/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.600     5.023    INS_FETCH/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  INS_FETCH/pc_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.486ns (48.395%)  route 1.584ns (51.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          1.584     3.070    INS_FETCH/AR[0]
    SLICE_X5Y87          FDCE                                         f  INS_FETCH/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.599     5.022    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.486ns (48.395%)  route 1.584ns (51.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          1.584     3.070    INS_FETCH/AR[0]
    SLICE_X5Y87          FDCE                                         f  INS_FETCH/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.599     5.022    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.486ns (48.395%)  route 1.584ns (51.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          1.584     3.070    INS_FETCH/AR[0]
    SLICE_X5Y87          FDCE                                         f  INS_FETCH/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.599     5.022    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.486ns (48.395%)  route 1.584ns (51.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          1.584     3.070    INS_FETCH/AR[0]
    SLICE_X5Y87          FDCE                                         f  INS_FETCH/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.599     5.022    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  INS_FETCH/pc_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.030ns  (logic 1.486ns (49.042%)  route 1.544ns (50.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          1.544     3.030    INS_FETCH/AR[0]
    SLICE_X5Y93          FDCE                                         f  INS_FETCH/pc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.603     5.026    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  INS_FETCH/pc_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_component/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.244ns (40.462%)  route 0.360ns (59.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.360     0.604    MPG_component/btn_IBUF[0]
    SLICE_X0Y84          FDRE                                         r  MPG_component/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.871     2.036    MPG_component/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  MPG_component/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.254ns (36.664%)  route 0.438ns (63.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.438     0.692    INS_FETCH/AR[0]
    SLICE_X2Y90          FDCE                                         f  INS_FETCH/pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    INS_FETCH/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  INS_FETCH/pc_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.254ns (36.664%)  route 0.438ns (63.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.438     0.692    INS_FETCH/AR[0]
    SLICE_X2Y90          FDCE                                         f  INS_FETCH/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    INS_FETCH/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  INS_FETCH/pc_reg[18]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.254ns (36.664%)  route 0.438ns (63.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.438     0.692    INS_FETCH/AR[0]
    SLICE_X2Y90          FDCE                                         f  INS_FETCH/pc_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    INS_FETCH/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  INS_FETCH/pc_reg[20]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.791%)  route 0.497ns (66.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.497     0.750    INS_FETCH/AR[0]
    SLICE_X5Y89          FDCE                                         f  INS_FETCH/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  INS_FETCH/pc_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.791%)  route 0.497ns (66.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.497     0.750    INS_FETCH/AR[0]
    SLICE_X5Y89          FDCE                                         f  INS_FETCH/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  INS_FETCH/pc_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.791%)  route 0.497ns (66.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.497     0.750    INS_FETCH/AR[0]
    SLICE_X5Y89          FDCE                                         f  INS_FETCH/pc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  INS_FETCH/pc_reg[16]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.254ns (32.313%)  route 0.531ns (67.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.531     0.785    INS_FETCH/AR[0]
    SLICE_X3Y92          FDCE                                         f  INS_FETCH/pc_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    INS_FETCH/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  INS_FETCH/pc_reg[27]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.567%)  route 0.550ns (68.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.550     0.803    INS_FETCH/AR[0]
    SLICE_X5Y88          FDCE                                         f  INS_FETCH/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  INS_FETCH/pc_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            INS_FETCH/pc_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.567%)  route 0.550ns (68.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.550     0.803    INS_FETCH/AR[0]
    SLICE_X5Y88          FDCE                                         f  INS_FETCH/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    INS_FETCH/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  INS_FETCH/pc_reg[11]/C





