--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

Design file:              counter_routed.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 208.360ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" 
TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1202269 paths analyzed, 40710 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  1.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.617ns (Levels of Logic = 5)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X134Y143.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X106Y157.B1           net (fanout=14)       1.597   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X106Y157.COUT         Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.617ns (1.461ns logic, 7.156ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X134Y143.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X106Y157.B1           net (fanout=14)       1.597   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X106Y157.COUT         Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.615ns (1.461ns logic, 7.154ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.611ns (Levels of Logic = 5)
  Clock Path Skew:      -0.178ns (1.004 - 1.182)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X135Y140.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X106Y157.A2           net (fanout=15)       1.637   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X106Y157.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.611ns (1.415ns logic, 7.196ns route)
                                                              (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.178ns (1.004 - 1.182)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X135Y140.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X106Y157.A2           net (fanout=15)       1.637   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X106Y157.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.609ns (1.415ns logic, 7.194ns route)
                                                              (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.519ns (Levels of Logic = 6)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X137Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y156.D2           net (fanout=44)       1.557   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y156.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.519ns (1.403ns logic, 7.116ns route)
                                                              (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.517ns (Levels of Logic = 6)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X137Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y156.D2           net (fanout=44)       1.557   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y156.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.517ns (1.403ns logic, 7.114ns route)
                                                              (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.493ns (Levels of Logic = 6)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X137Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y156.D2           net (fanout=44)       1.557   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y156.COUT         Topcyd                0.197   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.493ns (1.377ns logic, 7.116ns route)
                                                              (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.491ns (Levels of Logic = 6)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X137Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y156.D2           net (fanout=44)       1.557   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y156.COUT         Topcyd                0.197   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.491ns (1.377ns logic, 7.114ns route)
                                                              (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X132Y144.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y157.C4           net (fanout=14)       1.495   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y157.COUT         Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.442ns (1.388ns logic, 7.054ns route)
                                                              (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.440ns (Levels of Logic = 5)
  Clock Path Skew:      -0.179ns (1.004 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X132Y144.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y157.C4           net (fanout=14)       1.495   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y157.COUT         Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.440ns (1.388ns logic, 7.052ns route)
                                                              (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (1.004 - 1.178)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X127Y143.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21
    SLICE_X106Y159.B1           net (fanout=4)        1.522   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
    SLICE_X106Y159.COUT         Topcyb                0.299   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.398ns (1.317ns logic, 7.081ns route)
                                                              (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (1.004 - 1.178)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X127Y143.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21
    SLICE_X106Y159.B1           net (fanout=4)        1.522   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
    SLICE_X106Y159.COUT         Topcyb                0.299   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.396ns (1.317ns logic, 7.079ns route)
                                                              (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.353ns (Levels of Logic = 6)
  Clock Path Skew:      -0.180ns (1.004 - 1.184)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X136Y142.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X106Y156.D4           net (fanout=13)       1.355   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X106Y156.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.353ns (1.439ns logic, 6.914ns route)
                                                              (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.351ns (Levels of Logic = 6)
  Clock Path Skew:      -0.180ns (1.004 - 1.184)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X136Y142.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X106Y156.D4           net (fanout=13)       1.355   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X106Y156.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.351ns (1.439ns logic, 6.912ns route)
                                                              (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (1.004 - 1.178)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X127Y143.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21
    SLICE_X106Y159.B1           net (fanout=4)        1.522   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
    SLICE_X106Y159.COUT         Topcyb                0.258   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.357ns (1.276ns logic, 7.081ns route)
                                                              (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (1.004 - 1.178)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X127Y143.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21
    SLICE_X106Y159.B1           net (fanout=4)        1.522   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
    SLICE_X106Y159.COUT         Topcyb                0.258   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.355ns (1.276ns logic, 7.079ns route)
                                                              (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  1.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.352ns (Levels of Logic = 5)
  Clock Path Skew:      -0.174ns (1.009 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X134Y143.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X106Y157.B1           net (fanout=14)       1.597   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X106Y157.COUT         Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y26.ADDRARDADDRL14 net (fanout=129)      4.510   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y26.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             8.352ns (1.461ns logic, 6.891ns route)
                                                              (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 5)
  Clock Path Skew:      -0.174ns (1.009 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X134Y143.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X106Y157.B1           net (fanout=14)       1.597   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X106Y157.COUT         Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y26.ADDRARDADDRU14 net (fanout=129)      4.508   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y26.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             8.350ns (1.461ns logic, 6.889ns route)
                                                              (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.173ns (1.009 - 1.182)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X135Y140.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X106Y157.A2           net (fanout=15)       1.637   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X106Y157.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y26.ADDRARDADDRL14 net (fanout=129)      4.510   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y26.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             8.346ns (1.415ns logic, 6.931ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.344ns (Levels of Logic = 5)
  Clock Path Skew:      -0.173ns (1.009 - 1.182)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X135Y140.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X106Y157.A2           net (fanout=15)       1.637   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X106Y157.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y26.ADDRARDADDRU14 net (fanout=129)      4.508   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y26.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             8.344ns (1.415ns logic, 6.929ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.321ns (Levels of Logic = 5)
  Clock Path Skew:      -0.181ns (1.004 - 1.185)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X139Y144.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X106Y157.A4           net (fanout=43)       1.347   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X106Y157.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.321ns (1.415ns logic, 6.906ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.319ns (Levels of Logic = 5)
  Clock Path Skew:      -0.181ns (1.004 - 1.185)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X139Y144.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X106Y157.A4           net (fanout=43)       1.347   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X106Y157.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.319ns (1.415ns logic, 6.904ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal (FF)
  Destination:          axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 1)
  Clock Path Skew:      -1.274ns (0.119 - 1.393)
  Source Clock:         clk_100_0000MHz falling at 5.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal to axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.DQ     Tcko                  0.228   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    BUFGCTRL_X0Y1.CE0    net (fanout=2)        1.864   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    BUFGCTRL_X0Y1.I0     Tbccck_CE             0.132   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.360ns logic, 1.864ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.181ns (1.004 - 1.185)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X139Y144.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X106Y157.A4           net (fanout=43)       1.347   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X106Y157.COUT         Topcya                0.282   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.314ns (1.408ns logic, 6.906ns route)
                                                              (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.181ns (1.004 - 1.185)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X139Y144.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X106Y157.A4           net (fanout=43)       1.347   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X106Y157.COUT         Topcya                0.282   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.312ns (1.408ns logic, 6.904ns route)
                                                              (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  1.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (1.004 - 1.177)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X127Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[23]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23
    SLICE_X106Y158.D4           net (fanout=10)       1.410   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[23]
    SLICE_X106Y158.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.264ns (1.295ns logic, 6.969ns route)
                                                              (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.262ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (1.004 - 1.177)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X127Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[23]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23
    SLICE_X106Y158.D4           net (fanout=10)       1.410   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[23]
    SLICE_X106Y158.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRU14 net (fanout=129)      4.773   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.262ns (1.295ns logic, 6.967ns route)
                                                              (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.254ns (Levels of Logic = 6)
  Clock Path Skew:      -0.174ns (1.009 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X137Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y156.D2           net (fanout=44)       1.557   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y156.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y26.ADDRARDADDRL14 net (fanout=129)      4.510   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y26.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             8.254ns (1.403ns logic, 6.851ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 6)
  Clock Path Skew:      -0.174ns (1.009 - 1.183)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X137Y141.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y156.D2           net (fanout=44)       1.557   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y156.COUT         Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y157.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y157.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y158.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y158.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y159.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y159.COUT         Tbyp                  0.054   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y160.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y160.DMUX         Tcind                 0.234   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X103Y151.D2           net (fanout=130)      0.784   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    SLICE_X103Y151.DMUX         Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y26.ADDRARDADDRU14 net (fanout=129)      4.508   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y26.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             8.252ns (1.403ns logic, 6.849ns route)
                                                              (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.234ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.004 - 1.184)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X136Y142.DQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31
    SLICE_X122Y152.B2           net (fanout=1)        1.003   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
    SLICE_X122Y152.COUT         Topcyb                0.299   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<0>1
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X122Y153.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X122Y153.COUT         Tbyp                  0.054   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X122Y154.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X122Y154.COUT         Tbyp                  0.054   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X122Y155.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X122Y155.AMUX         Tcina                 0.218   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X103Y151.D5           net (fanout=31)       1.014   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X103Y151.DMUX         Tilo                  0.142   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71
    RAMB36_X2Y25.ADDRARDADDRL14 net (fanout=129)      4.775   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]
    RAMB36_X2Y25.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12
    --------------------------------------------------------  ---------------------------
    Total                                             8.234ns (1.442ns logic, 6.792ns route)
                                                              (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Logical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Logical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y39.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y39.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X4Y39.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X4Y39.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X5Y48.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X5Y48.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X5Y48.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X5Y48.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X5Y47.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X5Y47.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X5Y47.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X5Y47.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X3Y37.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X3Y37.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X3Y37.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X3Y37.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X2Y36.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X2Y36.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X2Y36.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X2Y36.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X1Y34.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X1Y34.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X1Y34.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X1Y34.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X1Y36.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X1Y36.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Location pin: RAMB36_X1Y36.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Location pin: RAMB36_X1Y36.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|      1202269|
| TS_clock_generator_0_clock_gen|     10.000ns|     10.000ns|          N/A|            0|            0|      1202269|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    8.857|    3.559|    1.604|    1.998|
CLK_P          |    8.857|    3.559|    1.604|    1.998|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    8.857|    3.559|    1.604|    1.998|
CLK_P          |    8.857|    3.559|    1.604|    1.998|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1202269 paths, 0 nets, and 48277 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 01 15:09:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1156 MB



