{
    "code": "module TopModule (\n    input  logic [2:0] vec,  // 3-bit wide unsigned input vector\n    output logic [2:0] outv, // 3-bit wide unsigned output vector\n    output logic       o0,    // 1-bit output, connected to vec[0]\n    output logic       o1,    // 1-bit output, connected to vec[1]\n    output logic       o2     // 1-bit output, connected to vec[2]\n);\n\nassign outv = vec;\nassign o0 = vec[0];\nassign o1 = vec[1];\nassign o2 = vec[2];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}