<stg><name>cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_samples, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i14 0, i14 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body5:0 %i = load i14 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="14">
<![CDATA[
for.body5:1 %trunc_ln15 = trunc i14 %i

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body5:2 %icmp_ln15 = icmp_eq  i14 %i, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body5:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body5:4 %add_ln15 = add i14 %i, i14 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5:5 %br_ln15 = br i1 %icmp_ln15, void %for.body5.split, void %for.end14.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body5.split:0 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split:1 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split:2 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %i, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body5.split:3 %icmp_ln17 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.split:4 %br_ln17 = br i1 %icmp_ln17, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.else:0 %add_ln21 = add i14 %i, i14 608

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="14">
<![CDATA[
if.else:1 %zext_ln21 = zext i14 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %arr_real_addr_1 = getelementptr i32 %arr_real, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="arr_real_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:3 %arr_imag_addr_1 = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="arr_imag_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
if.else:4 %arr_real_load_1 = load i14 %arr_real_addr_1

]]></Node>
<StgValue><ssdm name="arr_real_load_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
if.else:5 %arr_imag_load_1 = load i14 %arr_imag_addr_1

]]></Node>
<StgValue><ssdm name="arr_imag_load_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then:0 %add_ln18 = add i13 %trunc_ln15, i13 320

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="13">
<![CDATA[
if.then:1 %zext_ln18 = zext i13 %add_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:2 %arr_real_addr = getelementptr i32 %arr_real, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="arr_real_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %arr_imag_addr = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="arr_imag_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="14">
<![CDATA[
if.then:4 %arr_real_load = load i14 %arr_real_addr

]]></Node>
<StgValue><ssdm name="arr_real_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="14">
<![CDATA[
if.then:5 %arr_imag_load = load i14 %arr_imag_addr

]]></Node>
<StgValue><ssdm name="arr_imag_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12:0 %store_ln15 = store i14 %add_ln15, i14 %i_1

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc12:1 %br_ln15 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.end14.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
if.else:4 %arr_real_load_1 = load i14 %arr_real_addr_1

]]></Node>
<StgValue><ssdm name="arr_real_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
if.else:5 %arr_imag_load_1 = load i14 %arr_imag_addr_1

]]></Node>
<StgValue><ssdm name="arr_imag_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
if.else:6 %bitcast_ln21 = bitcast i32 %arr_real_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
if.else:7 %bitcast_ln21_1 = bitcast i32 %arr_imag_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:8 %p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln21_1, i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:9 %write_ln21 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_samples, i64 %p_s

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
if.else:10 %br_ln0 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="14">
<![CDATA[
if.then:4 %arr_real_load = load i14 %arr_real_addr

]]></Node>
<StgValue><ssdm name="arr_real_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="14">
<![CDATA[
if.then:5 %arr_imag_load = load i14 %arr_imag_addr

]]></Node>
<StgValue><ssdm name="arr_imag_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
if.then:6 %bitcast_ln18 = bitcast i32 %arr_real_load

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
if.then:7 %bitcast_ln18_1 = bitcast i32 %arr_imag_load

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:8 %p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln18_1, i32 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:9 %write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_samples, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
if.then:10 %br_ln19 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="arr_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="arr_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="out_samples" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_samples"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i_1" fromId="62" toId="5">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="out_samples" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="68" from="empty" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="72" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="77" from="empty_1" to="specinterface_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="78" from="empty_1" to="specinterface_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="84" from="empty_1" to="specinterface_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="85" from="empty_1" to="specinterface_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="7">
</dataflow>
<dataflow id="91" from="i_1" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="92" from="i_1" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="93" from="i" to="trunc_ln15" fromId="9" toId="10">
</dataflow>
<dataflow id="94" from="i" to="icmp_ln15" fromId="9" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln15" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="103" from="i" to="add_ln15" fromId="9" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln15" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="icmp_ln15" to="br_ln15" fromId="11" toId="14">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_62" to="specpipeline_ln16" fromId="62" toId="15">
</dataflow>
<dataflow id="110" from="StgValue_69" to="specpipeline_ln16" fromId="69" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_69" to="specpipeline_ln16" fromId="69" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_69" to="specpipeline_ln16" fromId="69" toId="15">
</dataflow>
<dataflow id="113" from="empty_1" to="specpipeline_ln16" fromId="76" toId="15">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="114" toId="16">
</dataflow>
<dataflow id="117" from="empty_4" to="specloopname_ln15" fromId="116" toId="16">
</dataflow>
<dataflow id="119" from="_ssdm_op_PartSelect.i2.i14.i32.i32" to="tmp" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="i" to="tmp" fromId="9" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_121" to="tmp" fromId="121" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_123" to="tmp" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="tmp" to="icmp_ln17" fromId="17" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln17" fromId="126" toId="18">
</dataflow>
<dataflow id="128" from="icmp_ln17" to="br_ln17" fromId="18" toId="19">
</dataflow>
<dataflow id="129" from="i" to="add_ln21" fromId="9" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_130" to="add_ln21" fromId="130" toId="20">
</dataflow>
<dataflow id="132" from="add_ln21" to="zext_ln21" fromId="20" toId="21">
</dataflow>
<dataflow id="133" from="arr_real" to="arr_real_addr_1" fromId="59" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_134" to="arr_real_addr_1" fromId="134" toId="22">
</dataflow>
<dataflow id="136" from="zext_ln21" to="arr_real_addr_1" fromId="21" toId="22">
</dataflow>
<dataflow id="137" from="arr_imag" to="arr_imag_addr_1" fromId="60" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_134" to="arr_imag_addr_1" fromId="134" toId="23">
</dataflow>
<dataflow id="139" from="zext_ln21" to="arr_imag_addr_1" fromId="21" toId="23">
</dataflow>
<dataflow id="140" from="arr_real_addr_1" to="arr_real_load_1" fromId="22" toId="24">
</dataflow>
<dataflow id="141" from="arr_imag_addr_1" to="arr_imag_load_1" fromId="23" toId="25">
</dataflow>
<dataflow id="142" from="trunc_ln15" to="add_ln18" fromId="10" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln18" fromId="143" toId="26">
</dataflow>
<dataflow id="145" from="add_ln18" to="zext_ln18" fromId="26" toId="27">
</dataflow>
<dataflow id="146" from="arr_real" to="arr_real_addr" fromId="59" toId="28">
</dataflow>
<dataflow id="147" from="StgValue_134" to="arr_real_addr" fromId="134" toId="28">
</dataflow>
<dataflow id="148" from="zext_ln18" to="arr_real_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="149" from="arr_imag" to="arr_imag_addr" fromId="60" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_134" to="arr_imag_addr" fromId="134" toId="29">
</dataflow>
<dataflow id="151" from="zext_ln18" to="arr_imag_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="152" from="arr_real_addr" to="arr_real_load" fromId="28" toId="30">
</dataflow>
<dataflow id="153" from="arr_imag_addr" to="arr_imag_load" fromId="29" toId="31">
</dataflow>
<dataflow id="154" from="add_ln15" to="store_ln15" fromId="13" toId="32">
</dataflow>
<dataflow id="155" from="i_1" to="store_ln15" fromId="5" toId="32">
</dataflow>
<dataflow id="156" from="arr_real_addr_1" to="arr_real_load_1" fromId="22" toId="34">
</dataflow>
<dataflow id="157" from="arr_imag_addr_1" to="arr_imag_load_1" fromId="23" toId="35">
</dataflow>
<dataflow id="158" from="arr_real_load_1" to="bitcast_ln21" fromId="34" toId="36">
</dataflow>
<dataflow id="159" from="arr_imag_load_1" to="bitcast_ln21_1" fromId="35" toId="37">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="p_s" fromId="160" toId="38">
</dataflow>
<dataflow id="162" from="bitcast_ln21_1" to="p_s" fromId="37" toId="38">
</dataflow>
<dataflow id="163" from="bitcast_ln21" to="p_s" fromId="36" toId="38">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.axis.volatile.i64P128A" to="write_ln21" fromId="164" toId="39">
</dataflow>
<dataflow id="166" from="out_samples" to="write_ln21" fromId="61" toId="39">
</dataflow>
<dataflow id="167" from="p_s" to="write_ln21" fromId="38" toId="39">
</dataflow>
<dataflow id="168" from="arr_real_addr" to="arr_real_load" fromId="28" toId="41">
</dataflow>
<dataflow id="169" from="arr_imag_addr" to="arr_imag_load" fromId="29" toId="42">
</dataflow>
<dataflow id="170" from="arr_real_load" to="bitcast_ln18" fromId="41" toId="43">
</dataflow>
<dataflow id="171" from="arr_imag_load" to="bitcast_ln18_1" fromId="42" toId="44">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="p_0" fromId="160" toId="45">
</dataflow>
<dataflow id="173" from="bitcast_ln18_1" to="p_0" fromId="44" toId="45">
</dataflow>
<dataflow id="174" from="bitcast_ln18" to="p_0" fromId="43" toId="45">
</dataflow>
<dataflow id="175" from="_ssdm_op_Write.axis.volatile.i64P128A" to="write_ln18" fromId="164" toId="46">
</dataflow>
<dataflow id="176" from="out_samples" to="write_ln18" fromId="61" toId="46">
</dataflow>
<dataflow id="177" from="p_0" to="write_ln18" fromId="45" toId="46">
</dataflow>
<dataflow id="178" from="icmp_ln15" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="179" from="icmp_ln17" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="180" from="icmp_ln17" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
