# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../picorv32_vivado.srcs/sources_1/imports/priencr.v" --include "../../../picorv32_vivado.srcs/sim_1/imports/39571024Mb_ddr2" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/ila_v6_0_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/xsdbm_v1_1_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/ila_v6_0_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/ltlib_v1_0_0/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/xsdbm_v1_1_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../picorv32_vivado.srcs/sources_1/imports/axi4_interconnect.v" --include "../../../picorv32_vivado.srcs/sim_1/imports/39571024Mb_ddr2" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/ila_v6_0_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/xsdbm_v1_1_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/ila_v6_0_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/ltlib_v1_0_0/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/xsdbm_v1_1_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../picorv32_vivado.srcs/sim_1/imports/verilog/axi4_interconnect_tb.v" --include "../../../picorv32_vivado.srcs/sim_1/imports/39571024Mb_ddr2" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/ila_v6_0_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/xsdbm_v1_1_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/ila_v6_0_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/ltlib_v1_0_0/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/xsdbm_v1_1_1/hdl/verilog" --include "../../../picorv32_vivado.srcs/sources_1/ip/ila_1/xsdbs_v1_0_2/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
