//
//Written by GowinSynthesis
//Tool Version "V1.9.10.03 (64-bit)"
//Wed Nov 13 18:42:40 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/gowin_pll/gowin_pll.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_dac.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_eg.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_lfo.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_op.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_pg.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_primitives.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_reg.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_timinggen.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll_wrap/ikaopll_wrap.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll_wrap/ip_msxmusic_rom.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_player_a.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_player_s.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_primitives.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_vrc_a.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_vrc_s.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc_wrap/ip_ikascc_wrap.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/pwm/ip_pwm.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/tangcart_msx.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  tclock_d,
  clk
)
;
input tclock_d;
output clk;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(clk),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(tclock_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW1NR-9C";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=5;
defparam pll_inst.FCLKIN="3.579";
defparam pll_inst.IDIV_SEL=0;
defparam pll_inst.ODIV_SEL=32;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module IKASCC_vrc_s (
  clk,
  n80_10,
  n133_5,
  td_in,
  ta_d,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  n259_5,
  db_z,
  bankreg2,
  w_rom_ma
)
;
input clk;
input n80_10;
input n133_5;
input [5:0] td_in;
input [15:11] ta_d;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
output n259_5;
output [5:0] db_z;
output [5:0] bankreg2;
output [5:0] w_rom_ma;
wire o_ROMADDR_5_4;
wire o_ROMADDR_5_5;
wire o_ROMADDR_4_4;
wire o_ROMADDR_4_5;
wire o_ROMADDR_3_4;
wire o_ROMADDR_3_5;
wire o_ROMADDR_2_4;
wire o_ROMADDR_2_5;
wire o_ROMADDR_1_4;
wire o_ROMADDR_1_5;
wire o_ROMADDR_0_4;
wire o_ROMADDR_0_5;
wire n259_3;
wire n265_3;
wire n271_3;
wire n277_3;
wire n259_4;
wire [4:0] abhi_z;
wire [5:0] bankreg0;
wire [5:0] bankreg1;
wire [5:0] bankreg3;
wire VCC;
wire GND;
  LUT3 w_rom_ma_5_s1 (
    .F(o_ROMADDR_5_4),
    .I0(bankreg0[5]),
    .I1(bankreg1[5]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_5_s1.INIT=8'hCA;
  LUT3 w_rom_ma_5_s0 (
    .F(o_ROMADDR_5_5),
    .I0(bankreg2[5]),
    .I1(bankreg3[5]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_5_s0.INIT=8'hCA;
  LUT3 w_rom_ma_4_s1 (
    .F(o_ROMADDR_4_4),
    .I0(bankreg0[4]),
    .I1(bankreg1[4]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_4_s1.INIT=8'hCA;
  LUT3 w_rom_ma_4_s0 (
    .F(o_ROMADDR_4_5),
    .I0(bankreg2[4]),
    .I1(bankreg3[4]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_4_s0.INIT=8'hCA;
  LUT3 w_rom_ma_3_s1 (
    .F(o_ROMADDR_3_4),
    .I0(bankreg0[3]),
    .I1(bankreg1[3]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_3_s1.INIT=8'hCA;
  LUT3 w_rom_ma_3_s0 (
    .F(o_ROMADDR_3_5),
    .I0(bankreg2[3]),
    .I1(bankreg3[3]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_3_s0.INIT=8'hCA;
  LUT3 w_rom_ma_2_s1 (
    .F(o_ROMADDR_2_4),
    .I0(bankreg0[2]),
    .I1(bankreg1[2]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_2_s1.INIT=8'hCA;
  LUT3 w_rom_ma_2_s0 (
    .F(o_ROMADDR_2_5),
    .I0(bankreg2[2]),
    .I1(bankreg3[2]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_2_s0.INIT=8'hCA;
  LUT3 w_rom_ma_1_s1 (
    .F(o_ROMADDR_1_4),
    .I0(bankreg0[1]),
    .I1(bankreg1[1]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_1_s1.INIT=8'hCA;
  LUT3 w_rom_ma_1_s0 (
    .F(o_ROMADDR_1_5),
    .I0(bankreg2[1]),
    .I1(bankreg3[1]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_1_s0.INIT=8'hCA;
  LUT3 w_rom_ma_0_s2 (
    .F(o_ROMADDR_0_4),
    .I0(bankreg0[0]),
    .I1(bankreg1[0]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_0_s2.INIT=8'hCA;
  LUT3 w_rom_ma_0_s1 (
    .F(o_ROMADDR_0_5),
    .I0(bankreg2[0]),
    .I1(bankreg3[0]),
    .I2(ta_d[13]) 
);
defparam w_rom_ma_0_s1.INIT=8'hCA;
  LUT4 n259_s0 (
    .F(n259_3),
    .I0(abhi_z[2]),
    .I1(abhi_z[4]),
    .I2(abhi_z[3]),
    .I3(n259_4) 
);
defparam n259_s0.INIT=16'h1000;
  LUT4 n265_s0 (
    .F(n265_3),
    .I0(abhi_z[4]),
    .I1(abhi_z[3]),
    .I2(abhi_z[2]),
    .I3(n259_4) 
);
defparam n265_s0.INIT=16'h4000;
  LUT4 n271_s0 (
    .F(n271_3),
    .I0(abhi_z[2]),
    .I1(abhi_z[3]),
    .I2(abhi_z[4]),
    .I3(n259_4) 
);
defparam n271_s0.INIT=16'h1000;
  LUT4 n277_s0 (
    .F(n277_3),
    .I0(abhi_z[3]),
    .I1(abhi_z[2]),
    .I2(abhi_z[4]),
    .I3(n259_4) 
);
defparam n277_s0.INIT=16'h4000;
  LUT4 n259_s1 (
    .F(n259_4),
    .I0(abhi_z[0]),
    .I1(abhi_z[1]),
    .I2(n80_10),
    .I3(n259_5) 
);
defparam n259_s1.INIT=16'h4000;
  LUT2 n259_s2 (
    .F(n259_5),
    .I0(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [1]) 
);
defparam n259_s2.INIT=4'h4;
  DFFE db_z_5_s0 (
    .Q(db_z[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE db_z_4_s0 (
    .Q(db_z[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE db_z_3_s0 (
    .Q(db_z[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE db_z_2_s0 (
    .Q(db_z[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE db_z_1_s0 (
    .Q(db_z[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE db_z_0_s0 (
    .Q(db_z[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE abhi_z_4_s0 (
    .Q(abhi_z[4]),
    .D(ta_d[15]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE abhi_z_3_s0 (
    .Q(abhi_z[3]),
    .D(ta_d[14]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE abhi_z_2_s0 (
    .Q(abhi_z[2]),
    .D(ta_d[13]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE abhi_z_1_s0 (
    .Q(abhi_z[1]),
    .D(ta_d[12]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE abhi_z_0_s0 (
    .Q(abhi_z[0]),
    .D(ta_d[11]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE bankreg0_5_s0 (
    .Q(bankreg0[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n133_5) 
);
  DFFRE bankreg0_4_s0 (
    .Q(bankreg0[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n133_5) 
);
  DFFRE bankreg0_3_s0 (
    .Q(bankreg0[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n133_5) 
);
  DFFRE bankreg0_2_s0 (
    .Q(bankreg0[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n133_5) 
);
  DFFRE bankreg0_1_s0 (
    .Q(bankreg0[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n133_5) 
);
  DFFRE bankreg0_0_s0 (
    .Q(bankreg0[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n133_5) 
);
  DFFRE bankreg1_5_s0 (
    .Q(bankreg1[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n133_5) 
);
  DFFRE bankreg1_4_s0 (
    .Q(bankreg1[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n133_5) 
);
  DFFRE bankreg1_3_s0 (
    .Q(bankreg1[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n133_5) 
);
  DFFRE bankreg1_2_s0 (
    .Q(bankreg1[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n133_5) 
);
  DFFRE bankreg1_1_s0 (
    .Q(bankreg1[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n133_5) 
);
  DFFSE bankreg1_0_s0 (
    .Q(bankreg1[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n265_3),
    .SET(n133_5) 
);
  DFFRE bankreg2_5_s0 (
    .Q(bankreg2[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n133_5) 
);
  DFFRE bankreg2_4_s0 (
    .Q(bankreg2[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n133_5) 
);
  DFFRE bankreg2_3_s0 (
    .Q(bankreg2[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n133_5) 
);
  DFFRE bankreg2_2_s0 (
    .Q(bankreg2[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n133_5) 
);
  DFFSE bankreg2_1_s0 (
    .Q(bankreg2[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n271_3),
    .SET(n133_5) 
);
  DFFRE bankreg2_0_s0 (
    .Q(bankreg2[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n133_5) 
);
  DFFRE bankreg3_5_s0 (
    .Q(bankreg3[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n133_5) 
);
  DFFRE bankreg3_4_s0 (
    .Q(bankreg3[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n133_5) 
);
  DFFRE bankreg3_3_s0 (
    .Q(bankreg3[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n133_5) 
);
  DFFRE bankreg3_2_s0 (
    .Q(bankreg3[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n133_5) 
);
  DFFSE bankreg3_1_s0 (
    .Q(bankreg3[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n277_3),
    .SET(n133_5) 
);
  DFFSE bankreg3_0_s0 (
    .Q(bankreg3[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n277_3),
    .SET(n133_5) 
);
  MUX2_LUT5 w_rom_ma_5_s (
    .O(w_rom_ma[5]),
    .I0(o_ROMADDR_5_5),
    .I1(o_ROMADDR_5_4),
    .S0(ta_d[14]) 
);
  MUX2_LUT5 w_rom_ma_4_s (
    .O(w_rom_ma[4]),
    .I0(o_ROMADDR_4_5),
    .I1(o_ROMADDR_4_4),
    .S0(ta_d[14]) 
);
  MUX2_LUT5 w_rom_ma_3_s (
    .O(w_rom_ma[3]),
    .I0(o_ROMADDR_3_5),
    .I1(o_ROMADDR_3_4),
    .S0(ta_d[14]) 
);
  MUX2_LUT5 w_rom_ma_2_s (
    .O(w_rom_ma[2]),
    .I0(o_ROMADDR_2_5),
    .I1(o_ROMADDR_2_4),
    .S0(ta_d[14]) 
);
  MUX2_LUT5 w_rom_ma_1_s (
    .O(w_rom_ma[1]),
    .I0(o_ROMADDR_1_5),
    .I1(o_ROMADDR_1_4),
    .S0(ta_d[14]) 
);
  MUX2_LUT5 w_rom_ma_0_s0 (
    .O(w_rom_ma[0]),
    .I0(o_ROMADDR_0_5),
    .I1(o_ROMADDR_0_4),
    .S0(ta_d[14]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_vrc_s */
module IKASCC_player_memory_s (
  n163_4,
  ch1_ram_addr_4_11,
  ch1_ram_addr_4_13,
  n163_5,
  n544_6,
  n544_7,
  n544_8,
  n_tsltsl_d,
  n163_6,
  n163_7,
  n_twr_d,
  clk,
  td_in,
  ch1_ram_addr,
  cyccntr,
  ta_d,
  test,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_50,
  o_RAM_Q_7_54,
  n14_6,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 
)
;
input n163_4;
input ch1_ram_addr_4_11;
input ch1_ram_addr_4_13;
input n163_5;
input n544_6;
input n544_7;
input n544_8;
input n_tsltsl_d;
input n163_6;
input n163_7;
input n_twr_d;
input clk;
input [7:0] td_in;
input [4:0] ch1_ram_addr;
input [0:0] cyccntr;
input [7:5] ta_d;
input [6:6] test;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_50;
output o_RAM_Q_7_54;
output n14_6;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire o_RAM_Q_7_51;
wire o_RAM_Q_7_52;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire [2:2] \ramstyle_block.wavedata_ram_2 ;
wire [2:2] \ramstyle_block.wavedata_cpu_2 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 o_RAM_Q_7_s38 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_cpu_7 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n163_4) 
);
defparam o_RAM_Q_7_s38.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s39 (
    .F(o_RAM_Q_7_46),
    .I0(\ramstyle_block.wavedata_cpu_5 ),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n163_4) 
);
defparam o_RAM_Q_7_s39.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s40 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu_3 ),
    .I1(\ramstyle_block.wavedata_ram_3 ),
    .I2(n163_4) 
);
defparam o_RAM_Q_7_s40.INIT=8'hAC;
  LUT4 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_cpu_2 [2]),
    .I1(\ramstyle_block.wavedata_ram_2 [2]),
    .I2(n163_5),
    .I3(o_RAM_Q_7_51) 
);
defparam o_RAM_Q_7_s41.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_ram_0 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(o_RAM_Q_7_54),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s43.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(n544_6),
    .I1(n544_7),
    .I2(n544_8),
    .I3(o_RAM_Q_7_52) 
);
defparam o_RAM_Q_7_s44.INIT=16'h8000;
  LUT4 o_RAM_Q_7_s45 (
    .F(o_RAM_Q_7_52),
    .I0(n_tsltsl_d),
    .I1(ta_d[7]),
    .I2(ta_d[5]),
    .I3(ta_d[6]) 
);
defparam o_RAM_Q_7_s45.INIT=16'h0001;
  LUT4 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(ta_d[6]),
    .I1(n163_5),
    .I2(n163_6),
    .I3(n163_7) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=16'hBFFF;
  LUT3 o_RAM_Q_7_s46 (
    .F(o_RAM_Q_7_54),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(o_RAM_Q_7_51) 
);
defparam o_RAM_Q_7_s46.INIT=8'h10;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_4 ),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_3 ),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 ),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_7 ),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_6 ),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 ),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_4 ),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_3 ),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 ),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_13),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_13),
    .CLK(n14_6) 
);
  INV n14_s2 (
    .O(n14_6),
    .I(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s */
module IKASCC_primitive_dncntr (
  clk,
  n80_10,
  n319_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n80_10;
input n319_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n319_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n319_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n319_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n319_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr */
module IKASCC_primitive_dncntr_0 (
  clk,
  n80_10,
  fraccntr_ld,
  n544_5,
  n490_4,
  n493_6,
  db_z,
  freq,
  ff_reset,
  ff_4mhz,
  n20_6,
  n25_7,
  cntr
)
;
input clk;
input n80_10;
input fraccntr_ld;
input n544_5;
input n490_4;
input n493_6;
input [3:0] db_z;
input [3:0] freq;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n20_6;
output n25_7;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hAC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hAC;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hAC;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hAC;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(n544_5),
    .I1(n490_4),
    .I2(n493_6) 
);
defparam n20_s3.INIT=8'h80;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  LUT4 n25_s3 (
    .F(n25_7),
    .I0(ff_reset[6]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n25_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_0 */
module IKASCC_primitive_dncntr_1 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n80_10,
  n20_6,
  i_DB_Z,
  freq,
  db_z,
  cntr,
  n17_5,
  cntr_2_7,
  cntr_0
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n80_10;
input n20_6;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
input [3:0] cntr;
output n17_5;
output cntr_2_7;
output [3:2] cntr_0;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n18_4;
wire n19_4;
wire n16_7;
wire [1:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_7),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_0[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_1[1]),
    .I2(cntr_1[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_1[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n20_6) 
);
defparam n16_s2.INIT=8'hAC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hAC;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hAC;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hAC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_7),
    .I0(cntr_0[2]),
    .I1(cntr_1[0]),
    .I2(cntr_1[1]),
    .I3(cntr_0[3]) 
);
defparam n16_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_1[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_1[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_0[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_1 */
module IKASCC_primitive_dncntr_2 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_5,
  n80_10,
  cntr_2_7,
  n17_5,
  n544_5,
  n490_4,
  n490_8,
  test,
  freq,
  db_z,
  cntr,
  cntr_2_7_1,
  cntr_2
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_5;
input n80_10;
input cntr_2_7;
input n17_5;
input n544_5;
input n490_4;
input n490_8;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:2] cntr;
output cntr_2_7_1;
output [3:0] cntr_2;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5_3;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_2[2]),
    .I2(n17_5_3),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_2[1]),
    .I2(cntr_2[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_2[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_1),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5_3),
    .I0(cntr_2[0]),
    .I1(cntr_2[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_1),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr_2_7),
    .I3(n17_5) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(n544_5),
    .I1(n490_4),
    .I2(n490_8) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_2[2]),
    .I1(cntr_2[0]),
    .I2(cntr_2[1]),
    .I3(cntr_2[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_2[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_2[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_2[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_2[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_2 */
module IKASCC_primitive_dncntr_3 (
  clk,
  fraccntr_ld_5,
  n80_10,
  n25_7,
  fraccntr_ld_4,
  test,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n80_10;
input n25_7;
input fraccntr_ld_4;
input [5:5] test;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(n80_10),
    .I2(test[5]),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFF40;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_3 */
module IKASCC_player_control_s (
  clk,
  n80_10,
  n133_5,
  n544_5,
  o_RAM_Q_7_45,
  w_scc_data_6_3,
  o_RAM_Q_7_46,
  w_scc_data_4_3,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_54,
  o_RAM_Q_7_50,
  n544_6,
  n544_7,
  n544_8,
  n_twr_d,
  td_in,
  db_z,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  \ramstyle_block.wavedata_cpu ,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ff_reset,
  n502_4,
  n502_5,
  freq_changed_4,
  n390_5,
  n493_6,
  n490_8,
  n25_7,
  i_DB_Z,
  ch1_sound,
  cyccntr,
  intcntr
)
;
input clk;
input n80_10;
input n133_5;
input n544_5;
input o_RAM_Q_7_45;
input w_scc_data_6_3;
input o_RAM_Q_7_46;
input w_scc_data_4_3;
input o_RAM_Q_7_47;
input o_RAM_Q_7_48;
input o_RAM_Q_7_54;
input o_RAM_Q_7_50;
input n544_6;
input n544_7;
input n544_8;
input n_twr_d;
input [7:6] td_in;
input [5:0] db_z;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input [1:0] \ramstyle_block.wavedata_cpu ;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output n502_4;
output n502_5;
output freq_changed_4;
output n390_5;
output n493_6;
output n490_8;
output n25_7;
output [7:6] i_DB_Z;
output [7:0] ch1_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n490_3;
wire n493_3;
wire n502_3;
wire n506_3;
wire n294_4;
wire n390_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_38;
wire o_RAM_Q_7_40;
wire o_RAM_Q_7_42;
wire o_RAM_Q_7_44;
wire n490_4;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire n490_6;
wire freq_changed_5;
wire fraccntr_ld_8;
wire n518_6;
wire fraccntr_ld;
wire freq_changed;
wire accshft_7_8;
wire n319_6;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n288_15;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_36;
wire n20_6;
wire n17_5;
wire cntr_2_7;
wire cntr_2_7_4;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:0] cntr;
wire [3:2] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT4 n490_s0 (
    .F(n490_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_4),
    .I3(n490_8) 
);
defparam n490_s0.INIT=16'h8000;
  LUT4 n493_s0 (
    .F(n493_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_4),
    .I3(n493_6) 
);
defparam n493_s0.INIT=16'h8000;
  LUT4 n502_s0 (
    .F(n502_3),
    .I0(ta_d_0),
    .I1(ta_d_1),
    .I2(n502_4),
    .I3(n502_5) 
);
defparam n502_s0.INIT=16'h4000;
  LUT3 n506_s0 (
    .F(n506_3),
    .I0(n502_4),
    .I1(n490_4),
    .I2(cntr_3_7) 
);
defparam n506_s0.INIT=8'hF8;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam n294_s1.INIT=16'hEF00;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(mute),
    .I1(n80_10),
    .I2(db_z[0]),
    .I3(n390_5) 
);
defparam n390_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr_0[1]),
    .I2(n80_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n288_s10 (
    .F(o_RAM_Q_7_38),
    .I0(o_RAM_Q_7_45),
    .I1(w_scc_data_6_3),
    .I2(cyccntr[0]) 
);
defparam n288_s10.INIT=8'hCA;
  LUT3 n288_s11 (
    .F(o_RAM_Q_7_40),
    .I0(o_RAM_Q_7_46),
    .I1(w_scc_data_4_3),
    .I2(cyccntr[0]) 
);
defparam n288_s11.INIT=8'hCA;
  LUT3 n288_s12 (
    .F(o_RAM_Q_7_42),
    .I0(o_RAM_Q_7_47),
    .I1(o_RAM_Q_7_48),
    .I2(cyccntr[0]) 
);
defparam n288_s12.INIT=8'hCA;
  LUT4 n288_s13 (
    .F(o_RAM_Q_7_44),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_cpu [1]),
    .I2(o_RAM_Q_7_54),
    .I3(o_RAM_Q_7_50) 
);
defparam n288_s13.INIT=16'hA0CF;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n490_s1 (
    .F(n490_4),
    .I0(ta_d_3),
    .I1(ta_d_2),
    .I2(ta_d_1) 
);
defparam n490_s1.INIT=8'h01;
  LUT3 n502_s1 (
    .F(n502_4),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_6) 
);
defparam n502_s1.INIT=8'h80;
  LUT2 n502_s2 (
    .F(n502_5),
    .I0(ta_d_2),
    .I1(ta_d_3) 
);
defparam n502_s2.INIT=4'h4;
  LUT4 freq_changed_s1 (
    .F(freq_changed_4),
    .I0(n544_6),
    .I1(n544_7),
    .I2(n544_8),
    .I3(freq_changed_5) 
);
defparam freq_changed_s1.INIT=16'h8000;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_4),
    .I2(test_1),
    .I3(fraccntr_ld_8) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(freq_changed_4),
    .I1(n490_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT4 n390_s2 (
    .F(n390_5),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_6),
    .I3(n518_6) 
);
defparam n390_s2.INIT=16'h8000;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[1]),
    .I2(cyccntr_0[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT3 n490_s3 (
    .F(n490_6),
    .I0(ta_d_5),
    .I1(ta_d_6),
    .I2(ta_d_7) 
);
defparam n490_s3.INIT=8'h10;
  LUT4 freq_changed_s2 (
    .F(freq_changed_5),
    .I0(n_twr_d),
    .I1(ta_d_5),
    .I2(ta_d_6),
    .I3(ta_d_7) 
);
defparam freq_changed_s2.INIT=16'h0100;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld_8),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s4.INIT=16'h0001;
  LUT4 n518_s2 (
    .F(n518_6),
    .I0(ta_d_1),
    .I1(ta_d_0),
    .I2(ta_d_3),
    .I3(ta_d_2) 
);
defparam n518_s2.INIT=16'h8000;
  LUT4 n493_s2 (
    .F(n493_6),
    .I0(ta_d_0),
    .I1(ta_d_5),
    .I2(ta_d_6),
    .I3(ta_d_7) 
);
defparam n493_s2.INIT=16'h0100;
  LUT4 n490_s4 (
    .F(n490_8),
    .I0(ta_d_0),
    .I1(ta_d_5),
    .I2(ta_d_6),
    .I3(ta_d_7) 
);
defparam n490_s4.INIT=16'h0200;
  LUT4 fraccntr_ld_s5 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(freq_changed_4),
    .I2(n490_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s5.INIT=16'hFFEA;
  LUT4 freq_changed_s3 (
    .F(freq_changed),
    .I0(ta_d_3),
    .I1(ta_d_2),
    .I2(ta_d_1),
    .I3(freq_changed_4) 
);
defparam freq_changed_s3.INIT=16'h0100;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld) 
);
defparam n319_s2.INIT=16'h0100;
  DFFE i_DB_Z_7_s0 (
    .Q(i_DB_Z[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE i_DB_Z_6_s0 (
    .Q(i_DB_Z[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n390_5),
    .RESET(n133_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n133_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n288_15),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n294_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n319_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch1_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch1_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch1_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch1_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch1_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch1_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch1_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch1_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n288_s7 (
    .O(n288_15),
    .I0(o_RAM_Q_7_34),
    .I1(o_RAM_Q_7_36),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n288_s8 (
    .O(o_RAM_Q_7_34),
    .I0(o_RAM_Q_7_38),
    .I1(o_RAM_Q_7_40),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n288_s9 (
    .O(o_RAM_Q_7_36),
    .I0(o_RAM_Q_7_42),
    .I1(o_RAM_Q_7_44),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr u_cyccntr (
    .clk(clk),
    .n80_10(n80_10),
    .n319_6(n319_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_0 u_fraccntr_a (
    .clk(clk),
    .n80_10(n80_10),
    .fraccntr_ld(fraccntr_ld),
    .n544_5(n544_5),
    .n490_4(n490_4),
    .n493_6(n493_6),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n20_6(n20_6),
    .n25_7(n25_7),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_1 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n20_6(n20_6),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n17_5(n17_5),
    .cntr_2_7(cntr_2_7),
    .cntr_0(cntr_0[3:2])
);
  IKASCC_primitive_dncntr_2 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .cntr_2_7(cntr_2_7),
    .n17_5(n17_5),
    .n544_5(n544_5),
    .n490_4(n490_4),
    .n490_8(n490_8),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3:2]),
    .cntr_2_7_1(cntr_2_7_4),
    .cntr_2(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_3 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s */
module IKASCC_player_memory_s_0 (
  n14_6,
  n207_6,
  ch2_ram_addr_4_19,
  ch2_ram_addr_4_21,
  n544_6,
  n544_7,
  n544_8,
  n_tsltsl_d,
  n_twr_d,
  ch2_ram_addr_4_17,
  td_in,
  ch2_ram_addr,
  cyccntr,
  ta_d,
  test,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  o_RAM_Q_7_52,
  o_RAM_Q_7_53,
  o_RAM_Q_7_54,
  o_RAM_Q_7_55,
  o_RAM_Q_7_56,
  \ramstyle_block.wavedata_ram ,
  \ramstyle_block.wavedata_cpu 
)
;
input n14_6;
input n207_6;
input ch2_ram_addr_4_19;
input ch2_ram_addr_4_21;
input n544_6;
input n544_7;
input n544_8;
input n_tsltsl_d;
input n_twr_d;
input ch2_ram_addr_4_17;
input [7:0] td_in;
input [4:0] ch2_ram_addr;
input [0:0] cyccntr;
input [7:5] ta_d;
input [6:6] test;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output o_RAM_Q_7_51;
output o_RAM_Q_7_52;
output o_RAM_Q_7_53;
output o_RAM_Q_7_54;
output o_RAM_Q_7_55;
output o_RAM_Q_7_56;
output [7:0] \ramstyle_block.wavedata_ram ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire o_RAM_Q_7_58;
wire o_RAM_Q_7_59;
wire o_RAM_Q_7_61;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT4 o_RAM_Q_7_s38 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_ram [6]),
    .I1(cyccntr[0]),
    .I2(\ramstyle_block.wavedata_cpu [6]),
    .I3(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s38.INIT=16'h0F77;
  LUT3 o_RAM_Q_7_s39 (
    .F(o_RAM_Q_7_46),
    .I0(o_RAM_Q_7_61),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s39.INIT=8'h0E;
  LUT3 o_RAM_Q_7_s40 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(cyccntr[0]),
    .I2(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s40.INIT=8'h10;
  LUT4 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_ram [4]),
    .I1(cyccntr[0]),
    .I2(\ramstyle_block.wavedata_cpu [4]),
    .I3(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s41.INIT=16'h0F77;
  LUT3 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(o_RAM_Q_7_61),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s42.INIT=8'h0E;
  LUT3 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(cyccntr[0]),
    .I2(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s43.INIT=8'h10;
  LUT4 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(\ramstyle_block.wavedata_ram [2]),
    .I1(cyccntr[0]),
    .I2(\ramstyle_block.wavedata_cpu [2]),
    .I3(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s44.INIT=16'h0F77;
  LUT3 o_RAM_Q_7_s45 (
    .F(o_RAM_Q_7_52),
    .I0(o_RAM_Q_7_61),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s45.INIT=8'h0E;
  LUT3 o_RAM_Q_7_s46 (
    .F(o_RAM_Q_7_53),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(cyccntr[0]),
    .I2(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s46.INIT=8'h10;
  LUT4 o_RAM_Q_7_s47 (
    .F(o_RAM_Q_7_54),
    .I0(\ramstyle_block.wavedata_ram [0]),
    .I1(cyccntr[0]),
    .I2(\ramstyle_block.wavedata_cpu [0]),
    .I3(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s47.INIT=16'h0F77;
  LUT3 o_RAM_Q_7_s48 (
    .F(o_RAM_Q_7_55),
    .I0(o_RAM_Q_7_61),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s48.INIT=8'h0E;
  LUT3 o_RAM_Q_7_s49 (
    .F(o_RAM_Q_7_56),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(cyccntr[0]),
    .I2(o_RAM_Q_7_61) 
);
defparam o_RAM_Q_7_s49.INIT=8'h10;
  LUT4 o_RAM_Q_7_s51 (
    .F(o_RAM_Q_7_58),
    .I0(n544_6),
    .I1(n544_7),
    .I2(n544_8),
    .I3(o_RAM_Q_7_59) 
);
defparam o_RAM_Q_7_s51.INIT=16'h8000;
  LUT4 o_RAM_Q_7_s52 (
    .F(o_RAM_Q_7_59),
    .I0(n_tsltsl_d),
    .I1(ta_d[7]),
    .I2(ta_d[6]),
    .I3(ta_d[5]) 
);
defparam o_RAM_Q_7_s52.INIT=16'h0100;
  LUT3 o_RAM_Q_7_s53 (
    .F(o_RAM_Q_7_61),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(o_RAM_Q_7_58) 
);
defparam o_RAM_Q_7_s53.INIT=8'h10;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch2_ram_addr_4_17) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hEF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram [1]),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram [0]),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_19),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_19),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_21),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_21),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_0 */
module IKASCC_primitive_dncntr_4 (
  clk,
  n80_10,
  n326_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n80_10;
input n326_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n326_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n326_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n326_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n326_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_4 */
module IKASCC_primitive_dncntr_5 (
  clk,
  n80_10,
  n25_7,
  fraccntr_ld,
  n544_5,
  n493_6,
  n497_4,
  freq,
  db_z,
  n20_6,
  cntr
)
;
input clk;
input n80_10;
input n25_7;
input fraccntr_ld;
input n544_5;
input n493_6;
input n497_4;
input [3:0] freq;
input [3:0] db_z;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hCA;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(n544_5),
    .I1(n493_6),
    .I2(n497_4) 
);
defparam n20_s3.INIT=8'h80;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_5 */
module IKASCC_primitive_dncntr_6 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n80_10,
  n20_6,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n17_5,
  cntr_2_7,
  cntr_5
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n80_10;
input n20_6;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n17_5;
output cntr_2_7;
output [3:2] cntr_5;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n18_4;
wire n19_4;
wire n16_7;
wire [1:0] cntr_0;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_7),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_5[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_7),
    .I0(cntr_5[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(cntr_5[3]) 
);
defparam n16_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_5[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_5[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_6 */
module IKASCC_primitive_dncntr_7 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_5,
  n80_10,
  cntr_2_7,
  n17_5,
  n544_5,
  n490_8,
  n497_4,
  test,
  freq,
  db_z,
  cntr,
  cntr_2_7_6,
  cntr_7
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_5;
input n80_10;
input cntr_2_7;
input n17_5;
input n544_5;
input n490_8;
input n497_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:2] cntr;
output cntr_2_7_6;
output [3:0] cntr_7;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5_8;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_7[2]),
    .I2(n17_5_8),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_7[1]),
    .I2(cntr_7[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_7[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_6),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5_8),
    .I0(cntr_7[0]),
    .I1(cntr_7[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_6),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr_2_7),
    .I3(n17_5) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(n544_5),
    .I1(n490_8),
    .I2(n497_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_7[2]),
    .I1(cntr_7[0]),
    .I2(cntr_7[1]),
    .I3(cntr_7[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_7[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_7[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_7[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_7[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_7 */
module IKASCC_primitive_dncntr_8 (
  clk,
  fraccntr_ld_5,
  n80_10,
  n25_7,
  fraccntr_ld_4,
  test,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n80_10;
input n25_7;
input fraccntr_ld_4;
input [5:5] test;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(n80_10),
    .I2(test[5]),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFF40;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_8 */
module IKASCC_player_control_s_0 (
  clk,
  n80_10,
  n390_5,
  n133_5,
  n544_5,
  n490_8,
  n493_6,
  n502_4,
  n502_5,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  o_RAM_Q_7_52,
  o_RAM_Q_7_53,
  o_RAM_Q_7_54,
  o_RAM_Q_7_55,
  o_RAM_Q_7_56,
  freq_changed_4,
  n25_7,
  db_z,
  i_DB_Z,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ch2_sound,
  cyccntr,
  intcntr
)
;
input clk;
input n80_10;
input n390_5;
input n133_5;
input n544_5;
input n490_8;
input n493_6;
input n502_4;
input n502_5;
input o_RAM_Q_7_45;
input o_RAM_Q_7_46;
input o_RAM_Q_7_47;
input o_RAM_Q_7_48;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input o_RAM_Q_7_51;
input o_RAM_Q_7_52;
input o_RAM_Q_7_53;
input o_RAM_Q_7_54;
input o_RAM_Q_7_55;
input o_RAM_Q_7_56;
input freq_changed_4;
input n25_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:0] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
output [7:0] ch2_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n497_3;
wire n500_3;
wire n509_3;
wire n513_3;
wire n301_4;
wire n397_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_38;
wire o_RAM_Q_7_40;
wire o_RAM_Q_7_42;
wire o_RAM_Q_7_44;
wire n497_4;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_8;
wire fraccntr_ld;
wire freq_changed;
wire accshft_7_8;
wire n326_6;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n295_15;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_36;
wire n20_6;
wire n17_5;
wire cntr_2_7;
wire cntr_2_7_9;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:0] cntr;
wire [3:2] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT4 n497_s0 (
    .F(n497_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_8),
    .I3(n497_4) 
);
defparam n497_s0.INIT=16'h8000;
  LUT4 n500_s0 (
    .F(n500_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n493_6),
    .I3(n497_4) 
);
defparam n500_s0.INIT=16'h8000;
  LUT4 n509_s0 (
    .F(n509_3),
    .I0(ta_d[1]),
    .I1(ta_d[0]),
    .I2(n502_4),
    .I3(n502_5) 
);
defparam n509_s0.INIT=16'h8000;
  LUT3 n513_s0 (
    .F(n513_3),
    .I0(n497_4),
    .I1(n502_4),
    .I2(cntr_3_7) 
);
defparam n513_s0.INIT=8'hF8;
  LUT4 n301_s1 (
    .F(n301_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam n301_s1.INIT=16'hEF00;
  LUT4 n397_s1 (
    .F(n397_4),
    .I0(mute),
    .I1(n80_10),
    .I2(db_z[1]),
    .I3(n390_5) 
);
defparam n397_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr_0[1]),
    .I2(n80_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n295_s10 (
    .F(o_RAM_Q_7_38),
    .I0(o_RAM_Q_7_45),
    .I1(o_RAM_Q_7_46),
    .I2(o_RAM_Q_7_47) 
);
defparam n295_s10.INIT=8'h0D;
  LUT3 n295_s11 (
    .F(o_RAM_Q_7_40),
    .I0(o_RAM_Q_7_48),
    .I1(o_RAM_Q_7_49),
    .I2(o_RAM_Q_7_50) 
);
defparam n295_s11.INIT=8'h0D;
  LUT3 n295_s12 (
    .F(o_RAM_Q_7_42),
    .I0(o_RAM_Q_7_51),
    .I1(o_RAM_Q_7_52),
    .I2(o_RAM_Q_7_53) 
);
defparam n295_s12.INIT=8'h0D;
  LUT3 n295_s13 (
    .F(o_RAM_Q_7_44),
    .I0(o_RAM_Q_7_54),
    .I1(o_RAM_Q_7_55),
    .I2(o_RAM_Q_7_56) 
);
defparam n295_s13.INIT=8'h0D;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(ta_d[3]),
    .I1(ta_d[2]),
    .I2(ta_d[1]) 
);
defparam n497_s1.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_9),
    .I2(test_1),
    .I3(fraccntr_ld_8) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n497_4),
    .I1(freq_changed_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[1]),
    .I2(cyccntr_0[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld_8),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s4.INIT=16'h0001;
  LUT4 fraccntr_ld_s5 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(n497_4),
    .I2(freq_changed_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s5.INIT=16'hFFEA;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[3]),
    .I2(ta_d[2]),
    .I3(ta_d[1]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n326_s2 (
    .F(n326_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld) 
);
defparam n326_s2.INIT=16'h0100;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n390_5),
    .RESET(n133_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n133_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n295_15),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n301_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n326_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch2_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch2_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch2_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch2_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch2_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch2_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch2_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch2_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n295_s7 (
    .O(n295_15),
    .I0(o_RAM_Q_7_34),
    .I1(o_RAM_Q_7_36),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n295_s8 (
    .O(o_RAM_Q_7_34),
    .I0(o_RAM_Q_7_38),
    .I1(o_RAM_Q_7_40),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n295_s9 (
    .O(o_RAM_Q_7_36),
    .I0(o_RAM_Q_7_42),
    .I1(o_RAM_Q_7_44),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr_4 u_cyccntr (
    .clk(clk),
    .n80_10(n80_10),
    .n326_6(n326_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_5 u_fraccntr_a (
    .clk(clk),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n544_5(n544_5),
    .n493_6(n493_6),
    .n497_4(n497_4),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_6 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n20_6(n20_6),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n17_5(n17_5),
    .cntr_2_7(cntr_2_7),
    .cntr_5(cntr_0[3:2])
);
  IKASCC_primitive_dncntr_7 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .cntr_2_7(cntr_2_7),
    .n17_5(n17_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n497_4(n497_4),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3:2]),
    .cntr_2_7_6(cntr_2_7_9),
    .cntr_7(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_8 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_0 */
module IKASCC_player_memory_s_1 (
  n14_6,
  n251_6,
  ch3_ram_addr_4_17,
  ch3_ram_addr_4_19,
  n163_5,
  ch3_ram_addr_4_14,
  w_scc_data_0_15,
  n_twr_d,
  w_scc_data_1_11,
  td_in,
  ch3_ram_addr,
  test,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_7 
)
;
input n14_6;
input n251_6;
input ch3_ram_addr_4_17;
input ch3_ram_addr_4_19;
input n163_5;
input ch3_ram_addr_4_14;
input w_scc_data_0_15;
input n_twr_d;
input w_scc_data_1_11;
input [7:0] td_in;
input [4:0] ch3_ram_addr;
input [6:6] test;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_7 ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire [6:4] \ramstyle_block.wavedata_ram_4 ;
wire [6:4] \ramstyle_block.wavedata_cpu_4 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT4 o_RAM_Q_7_s38 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_cpu_4 [6]),
    .I1(\ramstyle_block.wavedata_ram_4 [6]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s38.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s39 (
    .F(o_RAM_Q_7_46),
    .I0(\ramstyle_block.wavedata_cpu_4 [4]),
    .I1(\ramstyle_block.wavedata_ram_4 [4]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s39.INIT=16'hACCC;
  LUT3 o_RAM_Q_7_s40 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu_3 ),
    .I1(\ramstyle_block.wavedata_ram_3 ),
    .I2(w_scc_data_0_15) 
);
defparam o_RAM_Q_7_s40.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_cpu_0 ),
    .I1(\ramstyle_block.wavedata_ram_0 ),
    .I2(w_scc_data_0_15) 
);
defparam o_RAM_Q_7_s41.INIT=8'hAC;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(w_scc_data_1_11) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hEF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_4 [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_4 [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_3 ),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 ),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 ),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_7 ),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_4 [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 ),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_4 [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_3 ),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 ),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 ),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_19),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_19),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_1 */
module IKASCC_primitive_dncntr_9 (
  clk,
  n80_10,
  n325_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n80_10;
input n325_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n325_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n325_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n325_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n325_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_9 */
module IKASCC_primitive_dncntr_10 (
  clk,
  n80_10,
  n25_7,
  fraccntr_ld,
  n544_5,
  n493_6,
  n496_4,
  freq,
  db_z,
  n20_6,
  cntr
)
;
input clk;
input n80_10;
input n25_7;
input fraccntr_ld;
input n544_5;
input n493_6;
input n496_4;
input [3:0] freq;
input [3:0] db_z;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hCA;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(n544_5),
    .I1(n493_6),
    .I2(n496_4) 
);
defparam n20_s3.INIT=8'h80;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_10 */
module IKASCC_primitive_dncntr_11 (
  clk,
  n25_7,
  fraccntr_ld,
  n80_10,
  n20_6,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n17_5,
  cntr_2_7,
  cntr_10
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n80_10;
input n20_6;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n17_5;
output cntr_2_7;
output [3:2] cntr_10;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n18_4;
wire n19_4;
wire n16_7;
wire [1:0] cntr_0;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_7),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_10[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT3 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(fraccntr_ld),
    .I1(cntr_2_7),
    .I2(n80_10) 
);
defparam cntr_2_s2.INIT=8'hE0;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_7),
    .I0(cntr_10[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(cntr_10[3]) 
);
defparam n16_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_10[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_10[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_11 */
module IKASCC_primitive_dncntr_12 (
  clk,
  n25_7,
  fraccntr_ld,
  n80_10,
  cntr_2_7,
  n17_5,
  n544_5,
  n490_8,
  n496_4,
  test,
  freq,
  db_z,
  cntr,
  cntr_2_7_11,
  cntr_12
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n80_10;
input cntr_2_7;
input n17_5;
input n544_5;
input n490_8;
input n496_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:2] cntr;
output cntr_2_7_11;
output [3:0] cntr_12;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5_13;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_12[2]),
    .I2(n17_5_13),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_12[1]),
    .I2(cntr_12[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_12[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_11),
    .I2(fraccntr_ld),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hFE00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5_13),
    .I0(cntr_12[0]),
    .I1(cntr_12[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_11),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr_2_7),
    .I3(n17_5) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(n544_5),
    .I1(n490_8),
    .I2(n496_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_12[2]),
    .I1(cntr_12[0]),
    .I2(cntr_12[1]),
    .I3(cntr_12[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_12[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_12[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_12[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_12[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_12 */
module IKASCC_primitive_dncntr_13 (
  clk,
  fraccntr_ld_5,
  n80_10,
  n25_7,
  fraccntr_ld_4,
  test,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n80_10;
input n25_7;
input fraccntr_ld_4;
input [5:5] test;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(n80_10),
    .I2(test[5]),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFF40;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_13 */
module IKASCC_player_control_s_1 (
  clk,
  n80_10,
  n390_5,
  n133_5,
  n544_5,
  n490_8,
  n493_6,
  n502_4,
  w_scc_data_7_3,
  o_RAM_Q_7_45,
  w_scc_data_5_3,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  w_scc_data_2_3,
  w_scc_data_1_3,
  o_RAM_Q_7_48,
  freq_changed_4,
  w_io_dec_n_10,
  n25_7,
  db_z,
  i_DB_Z,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  n508_6,
  ch3_sound,
  intcntr
)
;
input clk;
input n80_10;
input n390_5;
input n133_5;
input n544_5;
input n490_8;
input n493_6;
input n502_4;
input w_scc_data_7_3;
input o_RAM_Q_7_45;
input w_scc_data_5_3;
input o_RAM_Q_7_46;
input o_RAM_Q_7_47;
input w_scc_data_2_3;
input w_scc_data_1_3;
input o_RAM_Q_7_48;
input freq_changed_4;
input w_io_dec_n_10;
input n25_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:1] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
output n508_6;
output [7:0] ch3_sound;
output [4:0] intcntr;
wire n496_3;
wire n499_3;
wire n508_3;
wire n512_3;
wire n300_4;
wire n396_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_38;
wire o_RAM_Q_7_40;
wire o_RAM_Q_7_42;
wire o_RAM_Q_7_44;
wire n496_4;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld;
wire fraccntr_ld_10;
wire freq_changed;
wire accshft_7_8;
wire n325_6;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n294_15;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_36;
wire n20_6;
wire n17_5;
wire cntr_2_7;
wire cntr_2_7_14;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:2] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_8),
    .I3(n496_4) 
);
defparam n496_s0.INIT=16'h8000;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n493_6),
    .I3(n496_4) 
);
defparam n499_s0.INIT=16'h8000;
  LUT3 n508_s0 (
    .F(n508_3),
    .I0(n544_5),
    .I1(n493_6),
    .I2(n508_6) 
);
defparam n508_s0.INIT=8'h80;
  LUT3 n512_s0 (
    .F(n512_3),
    .I0(n496_4),
    .I1(n502_4),
    .I2(cntr_3_7) 
);
defparam n512_s0.INIT=8'hF8;
  LUT3 n300_s1 (
    .F(n300_4),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(n80_10) 
);
defparam n300_s1.INIT=8'hE0;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(mute),
    .I1(n80_10),
    .I2(db_z[2]),
    .I3(n390_5) 
);
defparam n396_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n80_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n294_s10 (
    .F(o_RAM_Q_7_38),
    .I0(w_scc_data_7_3),
    .I1(o_RAM_Q_7_45),
    .I2(cyccntr[0]) 
);
defparam n294_s10.INIT=8'hCA;
  LUT3 n294_s11 (
    .F(o_RAM_Q_7_40),
    .I0(w_scc_data_5_3),
    .I1(o_RAM_Q_7_46),
    .I2(cyccntr[0]) 
);
defparam n294_s11.INIT=8'hCA;
  LUT3 n294_s12 (
    .F(o_RAM_Q_7_42),
    .I0(o_RAM_Q_7_47),
    .I1(w_scc_data_2_3),
    .I2(cyccntr[0]) 
);
defparam n294_s12.INIT=8'hCA;
  LUT3 n294_s13 (
    .F(o_RAM_Q_7_44),
    .I0(w_scc_data_1_3),
    .I1(o_RAM_Q_7_48),
    .I2(cyccntr[0]) 
);
defparam n294_s13.INIT=8'hCA;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n496_s1 (
    .F(n496_4),
    .I0(ta_d[3]),
    .I1(ta_d[1]),
    .I2(ta_d[2]) 
);
defparam n496_s1.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_14),
    .I2(test_1),
    .I3(fraccntr_ld_10) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n496_4),
    .I1(freq_changed_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(n496_4),
    .I2(freq_changed_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s4.INIT=16'hFFEA;
  LUT4 fraccntr_ld_s5 (
    .F(fraccntr_ld_10),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s5.INIT=16'h0001;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[3]),
    .I2(ta_d[1]),
    .I3(ta_d[2]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 n508_s2 (
    .F(n508_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(w_io_dec_n_10) 
);
defparam n508_s2.INIT=16'h0100;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n325_s2 (
    .F(n325_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld) 
);
defparam n325_s2.INIT=16'h0100;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n390_5),
    .RESET(n133_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n508_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n508_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n508_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n508_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n133_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n294_15),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n300_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n325_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch3_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch3_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch3_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch3_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch3_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch3_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch3_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch3_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n294_s7 (
    .O(n294_15),
    .I0(o_RAM_Q_7_34),
    .I1(o_RAM_Q_7_36),
    .S0(cyccntr[2]) 
);
  MUX2_LUT5 n294_s8 (
    .O(o_RAM_Q_7_34),
    .I0(o_RAM_Q_7_38),
    .I1(o_RAM_Q_7_40),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n294_s9 (
    .O(o_RAM_Q_7_36),
    .I0(o_RAM_Q_7_42),
    .I1(o_RAM_Q_7_44),
    .S0(cyccntr[1]) 
);
  IKASCC_primitive_dncntr_9 u_cyccntr (
    .clk(clk),
    .n80_10(n80_10),
    .n325_6(n325_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_10 u_fraccntr_a (
    .clk(clk),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n544_5(n544_5),
    .n493_6(n493_6),
    .n496_4(n496_4),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_11 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n80_10(n80_10),
    .n20_6(n20_6),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n17_5(n17_5),
    .cntr_2_7(cntr_2_7),
    .cntr_10(cntr_0[3:2])
);
  IKASCC_primitive_dncntr_12 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n80_10(n80_10),
    .cntr_2_7(cntr_2_7),
    .n17_5(n17_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n496_4(n496_4),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3:2]),
    .cntr_2_7_11(cntr_2_7_14),
    .cntr_12(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_13 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_1 */
module IKASCC_player_memory_s_2 (
  n14_6,
  n396_11,
  ch45_ram_addr_4_18,
  ch45_ram_addr_4_20,
  n396_5,
  n396_9,
  td_in,
  ch45_ram_addr,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_7 ,
  ch45_ram_q
)
;
input n14_6;
input n396_11;
input ch45_ram_addr_4_18;
input ch45_ram_addr_4_20;
input n396_5;
input n396_9;
input [7:0] td_in;
input [4:0] ch45_ram_addr;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_7 ;
output [7:0] ch45_ram_q;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire \ramstyle_block.wavedata_ram_6_7 ;
wire [6:0] \ramstyle_block.wavedata_ram_0 ;
wire [6:0] \ramstyle_block.wavedata_cpu_0 ;
wire VCC;
wire GND;
  LUT3 ch45_ram_q_7_s (
    .F(ch45_ram_q[7]),
    .I0(\ramstyle_block.wavedata_cpu_7 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n396_11) 
);
defparam ch45_ram_q_7_s.INIT=8'hAC;
  LUT4 ch45_ram_q_6_s (
    .F(ch45_ram_q[6]),
    .I0(\ramstyle_block.wavedata_cpu_0 [6]),
    .I1(\ramstyle_block.wavedata_ram_0 [6]),
    .I2(n396_5),
    .I3(n396_9) 
);
defparam ch45_ram_q_6_s.INIT=16'hACCC;
  LUT3 ch45_ram_q_5_s (
    .F(ch45_ram_q[5]),
    .I0(\ramstyle_block.wavedata_cpu_5 ),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n396_11) 
);
defparam ch45_ram_q_5_s.INIT=8'hAC;
  LUT4 ch45_ram_q_4_s (
    .F(ch45_ram_q[4]),
    .I0(\ramstyle_block.wavedata_cpu_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_0 [4]),
    .I2(n396_5),
    .I3(n396_9) 
);
defparam ch45_ram_q_4_s.INIT=16'hACCC;
  LUT3 ch45_ram_q_3_s (
    .F(ch45_ram_q[3]),
    .I0(\ramstyle_block.wavedata_cpu_3 ),
    .I1(\ramstyle_block.wavedata_ram_3 ),
    .I2(n396_11) 
);
defparam ch45_ram_q_3_s.INIT=8'hAC;
  LUT4 ch45_ram_q_2_s (
    .F(ch45_ram_q[2]),
    .I0(\ramstyle_block.wavedata_cpu_0 [2]),
    .I1(\ramstyle_block.wavedata_ram_0 [2]),
    .I2(n396_5),
    .I3(n396_9) 
);
defparam ch45_ram_q_2_s.INIT=16'hACCC;
  LUT3 ch45_ram_q_1_s (
    .F(ch45_ram_q[1]),
    .I0(\ramstyle_block.wavedata_cpu_1 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n396_11) 
);
defparam ch45_ram_q_1_s.INIT=8'hAC;
  LUT4 ch45_ram_q_0_s (
    .F(ch45_ram_q[0]),
    .I0(\ramstyle_block.wavedata_cpu_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_0 [0]),
    .I2(n396_5),
    .I3(n396_9) 
);
defparam ch45_ram_q_0_s.INIT=16'hACCC;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_3 ),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [0]),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_7 ),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 ),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_3 ),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [0]),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_18),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_18),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_20),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_20),
    .CLK(n14_6) 
);
  INV \ramstyle_block.wavedata_ram_6_s3  (
    .O(\ramstyle_block.wavedata_ram_6_7 ),
    .I(n396_11) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_2 */
module IKASCC_primitive_dncntr_14 (
  clk,
  n80_10,
  n332_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n80_10;
input n332_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n332_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n332_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n332_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n332_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_14 */
module IKASCC_primitive_dncntr_15 (
  clk,
  n80_10,
  n25_7,
  fraccntr_ld,
  n544_5,
  n493_6,
  n503_4,
  freq,
  db_z,
  n20_6,
  cntr
)
;
input clk;
input n80_10;
input n25_7;
input fraccntr_ld;
input n544_5;
input n493_6;
input n503_4;
input [3:0] freq;
input [3:0] db_z;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hCA;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(n544_5),
    .I1(n493_6),
    .I2(n503_4) 
);
defparam n20_s3.INIT=8'h80;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_15 */
module IKASCC_primitive_dncntr_16 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n80_10,
  n20_6,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n17_5,
  cntr_2_7,
  cntr_15
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n80_10;
input n20_6;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n17_5;
output cntr_2_7;
output [3:2] cntr_15;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n18_4;
wire n19_4;
wire n16_7;
wire [1:0] cntr_0;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_7),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_15[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_7),
    .I0(cntr_15[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(cntr_15[3]) 
);
defparam n16_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_15[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_15[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_16 */
module IKASCC_primitive_dncntr_17 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_5,
  n80_10,
  cntr_2_7,
  n17_5,
  n544_5,
  n490_8,
  n503_4,
  test,
  freq,
  db_z,
  cntr,
  cntr_2_7_16,
  cntr_17
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_5;
input n80_10;
input cntr_2_7;
input n17_5;
input n544_5;
input n490_8;
input n503_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:2] cntr;
output cntr_2_7_16;
output [3:0] cntr_17;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5_18;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_17[2]),
    .I2(n17_5_18),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_17[1]),
    .I2(cntr_17[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_17[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_16),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5_18),
    .I0(cntr_17[0]),
    .I1(cntr_17[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_16),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr_2_7),
    .I3(n17_5) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(n544_5),
    .I1(n490_8),
    .I2(n503_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_17[2]),
    .I1(cntr_17[0]),
    .I2(cntr_17[1]),
    .I3(cntr_17[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_17[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_17[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_17[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_17[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_17 */
module IKASCC_primitive_dncntr_18 (
  clk,
  fraccntr_ld_5,
  n80_10,
  n25_7,
  fraccntr_ld_4,
  test,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n80_10;
input n25_7;
input fraccntr_ld_4;
input [5:5] test;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n13_5;
wire n15_6;
wire n14_7;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(n80_10),
    .I2(test[5]),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFF40;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[2]),
    .I1(intcntr[3]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n15_s2.INIT=4'h1;
  LUT4 n14_s2 (
    .F(n14_7),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]),
    .I3(intcntr[3]) 
);
defparam n14_s2.INIT=16'hFE01;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_18 */
module IKASCC_player_control_s_2 (
  clk,
  n80_10,
  n390_5,
  n133_5,
  n544_5,
  n490_8,
  n493_6,
  n508_6,
  n502_4,
  freq_changed_4,
  n25_7,
  db_z,
  i_DB_Z,
  ch4_wavelatch,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  n503_4,
  ch4_sound,
  intcntr
)
;
input clk;
input n80_10;
input n390_5;
input n133_5;
input n544_5;
input n490_8;
input n493_6;
input n508_6;
input n502_4;
input freq_changed_4;
input n25_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch4_wavelatch;
input [3:1] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
output n503_4;
output [7:0] ch4_sound;
output [4:0] intcntr;
wire n301_30;
wire n301_31;
wire n301_32;
wire n301_33;
wire n503_3;
wire n506_3;
wire n515_3;
wire n519_3;
wire n307_4;
wire n403_4;
wire accshft_en_6;
wire final_sound_7_5;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_8;
wire fraccntr_ld;
wire freq_changed;
wire accshft_7_8;
wire n332_6;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n301_35;
wire n301_37;
wire n301_39;
wire n20_6;
wire n17_5;
wire cntr_2_7;
wire cntr_2_7_19;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:2] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n301_s32 (
    .F(n301_30),
    .I0(ch4_wavelatch[7]),
    .I1(ch4_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n301_s32.INIT=8'hCA;
  LUT3 n301_s33 (
    .F(n301_31),
    .I0(ch4_wavelatch[5]),
    .I1(ch4_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n301_s33.INIT=8'hCA;
  LUT3 n301_s34 (
    .F(n301_32),
    .I0(ch4_wavelatch[3]),
    .I1(ch4_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n301_s34.INIT=8'hCA;
  LUT3 n301_s35 (
    .F(n301_33),
    .I0(ch4_wavelatch[1]),
    .I1(ch4_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n301_s35.INIT=8'hCA;
  LUT4 n503_s0 (
    .F(n503_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_8),
    .I3(n503_4) 
);
defparam n503_s0.INIT=16'h8000;
  LUT4 n506_s0 (
    .F(n506_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n493_6),
    .I3(n503_4) 
);
defparam n506_s0.INIT=16'h8000;
  LUT3 n515_s0 (
    .F(n515_3),
    .I0(n544_5),
    .I1(n490_8),
    .I2(n508_6) 
);
defparam n515_s0.INIT=8'h80;
  LUT3 n519_s0 (
    .F(n519_3),
    .I0(n503_4),
    .I1(n502_4),
    .I2(cntr_3_7) 
);
defparam n519_s0.INIT=8'hF8;
  LUT4 n307_s1 (
    .F(n307_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam n307_s1.INIT=16'hEF00;
  LUT4 n403_s1 (
    .F(n403_4),
    .I0(mute),
    .I1(n80_10),
    .I2(db_z[3]),
    .I3(n390_5) 
);
defparam n403_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n80_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n503_s1 (
    .F(n503_4),
    .I0(ta_d[3]),
    .I1(ta_d[2]),
    .I2(ta_d[1]) 
);
defparam n503_s1.INIT=8'h40;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_19),
    .I2(test_1),
    .I3(fraccntr_ld_8) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n503_4),
    .I1(freq_changed_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld_8),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s4.INIT=16'h0001;
  LUT4 fraccntr_ld_s5 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(n503_4),
    .I2(freq_changed_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s5.INIT=16'hFFEA;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[3]),
    .I2(ta_d[2]),
    .I3(ta_d[1]) 
);
defparam freq_changed_s1.INIT=16'h2000;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n332_s2 (
    .F(n332_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld) 
);
defparam n332_s2.INIT=16'h0100;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n506_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n390_5),
    .RESET(n133_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n133_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n301_39),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n307_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n332_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch4_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch4_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch4_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch4_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch4_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch4_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch4_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch4_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n301_s30 (
    .O(n301_35),
    .I0(n301_30),
    .I1(n301_31),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n301_s31 (
    .O(n301_37),
    .I0(n301_32),
    .I1(n301_33),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n301_s29 (
    .O(n301_39),
    .I0(n301_35),
    .I1(n301_37),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_14 u_cyccntr (
    .clk(clk),
    .n80_10(n80_10),
    .n332_6(n332_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_15 u_fraccntr_a (
    .clk(clk),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n544_5(n544_5),
    .n493_6(n493_6),
    .n503_4(n503_4),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_16 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n20_6(n20_6),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n17_5(n17_5),
    .cntr_2_7(cntr_2_7),
    .cntr_15(cntr_0[3:2])
);
  IKASCC_primitive_dncntr_17 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .cntr_2_7(cntr_2_7),
    .n17_5(n17_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n503_4(n503_4),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3:2]),
    .cntr_2_7_16(cntr_2_7_19),
    .cntr_17(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_18 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_2 */
module IKASCC_primitive_dncntr_19 (
  clk,
  n80_10,
  n328_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n80_10;
input n328_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n328_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n328_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n80_10),
    .SET(n328_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n328_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_19 */
module IKASCC_primitive_dncntr_20 (
  clk,
  n80_10,
  n25_7,
  fraccntr_ld,
  n544_5,
  n493_6,
  n499_4,
  freq,
  db_z,
  n20_6,
  cntr
)
;
input clk;
input n80_10;
input n25_7;
input fraccntr_ld;
input n544_5;
input n493_6;
input n499_4;
input [3:0] freq;
input [3:0] db_z;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hCA;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(n544_5),
    .I1(n493_6),
    .I2(n499_4) 
);
defparam n20_s3.INIT=8'h80;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n80_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_20 */
module IKASCC_primitive_dncntr_21 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n80_10,
  n20_6,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n17_5,
  cntr_2_7,
  cntr_20
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n80_10;
input n20_6;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n17_5;
output cntr_2_7;
output [3:2] cntr_20;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n18_4;
wire n19_4;
wire n16_7;
wire [1:0] cntr_0;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_7),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_20[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_7),
    .I0(cntr_20[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(cntr_20[3]) 
);
defparam n16_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_20[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_20[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_21 */
module IKASCC_primitive_dncntr_22 (
  clk,
  n25_7,
  fraccntr_ld,
  fraccntr_ld_5,
  n80_10,
  cntr_2_7,
  n17_5,
  n544_5,
  n490_8,
  n499_4,
  test,
  freq,
  db_z,
  cntr,
  cntr_2_7_21,
  cntr_22
)
;
input clk;
input n25_7;
input fraccntr_ld;
input fraccntr_ld_5;
input n80_10;
input cntr_2_7;
input n17_5;
input n544_5;
input n490_8;
input n499_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:2] cntr;
output cntr_2_7_21;
output [3:0] cntr_22;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5_23;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_22[2]),
    .I2(n17_5_23),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_22[1]),
    .I2(cntr_22[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_22[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_21),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5_23),
    .I0(cntr_22[0]),
    .I1(cntr_22[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_21),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr_2_7),
    .I3(n17_5) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(n544_5),
    .I1(n490_8),
    .I2(n499_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_22[2]),
    .I1(cntr_22[0]),
    .I2(cntr_22[1]),
    .I3(cntr_22[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_22[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_22[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_22[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_22[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_22 */
module IKASCC_primitive_dncntr_23 (
  clk,
  fraccntr_ld_5,
  n80_10,
  n25_7,
  fraccntr_ld_4,
  test,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n80_10;
input n25_7;
input fraccntr_ld_4;
input [5:5] test;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n13_5;
wire n15_6;
wire n14_7;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(n80_10),
    .I2(test[5]),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFF40;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[2]),
    .I1(intcntr[3]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n15_s2.INIT=4'h1;
  LUT4 n14_s2 (
    .F(n14_7),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]),
    .I3(intcntr[3]) 
);
defparam n14_s2.INIT=16'hFE01;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_23 */
module IKASCC_player_control_s_3 (
  clk,
  n80_10,
  n390_5,
  n133_5,
  n544_5,
  n490_8,
  n493_6,
  n502_4,
  freq_changed_4,
  n25_7,
  db_z,
  i_DB_Z,
  ch5_wavelatch,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ch5_sound,
  intcntr
)
;
input clk;
input n80_10;
input n390_5;
input n133_5;
input n544_5;
input n490_8;
input n493_6;
input n502_4;
input freq_changed_4;
input n25_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch5_wavelatch;
input [3:0] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
output [7:0] ch5_sound;
output [4:0] intcntr;
wire n297_30;
wire n297_31;
wire n297_32;
wire n297_33;
wire n499_3;
wire n502_3;
wire n511_3;
wire n515_3;
wire n303_4;
wire n399_4;
wire accshft_en_6;
wire final_sound_7_5;
wire n499_4;
wire n511_4;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_8;
wire fraccntr_ld;
wire freq_changed;
wire accshft_7_8;
wire n328_6;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n297_35;
wire n297_37;
wire n297_39;
wire n20_6;
wire n17_5;
wire cntr_2_7;
wire cntr_2_7_24;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:2] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n297_s32 (
    .F(n297_30),
    .I0(ch5_wavelatch[7]),
    .I1(ch5_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n297_s32.INIT=8'hCA;
  LUT3 n297_s33 (
    .F(n297_31),
    .I0(ch5_wavelatch[5]),
    .I1(ch5_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n297_s33.INIT=8'hCA;
  LUT3 n297_s34 (
    .F(n297_32),
    .I0(ch5_wavelatch[3]),
    .I1(ch5_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n297_s34.INIT=8'hCA;
  LUT3 n297_s35 (
    .F(n297_33),
    .I0(ch5_wavelatch[1]),
    .I1(ch5_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n297_s35.INIT=8'hCA;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n490_8),
    .I3(n499_4) 
);
defparam n499_s0.INIT=16'h8000;
  LUT4 n502_s0 (
    .F(n502_3),
    .I0(n80_10),
    .I1(n544_5),
    .I2(n493_6),
    .I3(n499_4) 
);
defparam n502_s0.INIT=16'h8000;
  LUT4 n511_s0 (
    .F(n511_3),
    .I0(ta_d[0]),
    .I1(ta_d[1]),
    .I2(n502_4),
    .I3(n511_4) 
);
defparam n511_s0.INIT=16'h4000;
  LUT3 n515_s0 (
    .F(n515_3),
    .I0(n499_4),
    .I1(n502_4),
    .I2(cntr_3_7) 
);
defparam n515_s0.INIT=8'hF8;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n80_10) 
);
defparam n303_s1.INIT=16'hEF00;
  LUT4 n399_s1 (
    .F(n399_4),
    .I0(mute),
    .I1(n80_10),
    .I2(db_z[4]),
    .I3(n390_5) 
);
defparam n399_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n80_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n499_s1 (
    .F(n499_4),
    .I0(ta_d[2]),
    .I1(ta_d[1]),
    .I2(ta_d[3]) 
);
defparam n499_s1.INIT=8'h10;
  LUT2 n511_s1 (
    .F(n511_4),
    .I0(ta_d[3]),
    .I1(ta_d[2]) 
);
defparam n511_s1.INIT=4'h8;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_24),
    .I2(test_1),
    .I3(fraccntr_ld_8) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n499_4),
    .I1(freq_changed_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld_8),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s4.INIT=16'h0001;
  LUT4 fraccntr_ld_s5 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(n499_4),
    .I2(freq_changed_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s5.INIT=16'hFFEA;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[2]),
    .I2(ta_d[1]),
    .I3(ta_d[3]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n328_s2 (
    .F(n328_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld) 
);
defparam n328_s2.INIT=16'h0100;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n390_5),
    .RESET(n133_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n511_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n511_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n511_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n511_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n133_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n133_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n297_39),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n303_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n328_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch5_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch5_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch5_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch5_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch5_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch5_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch5_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch5_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n297_s30 (
    .O(n297_35),
    .I0(n297_30),
    .I1(n297_31),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n297_s31 (
    .O(n297_37),
    .I0(n297_32),
    .I1(n297_33),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n297_s29 (
    .O(n297_39),
    .I0(n297_35),
    .I1(n297_37),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_19 u_cyccntr (
    .clk(clk),
    .n80_10(n80_10),
    .n328_6(n328_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_20 u_fraccntr_a (
    .clk(clk),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n544_5(n544_5),
    .n493_6(n493_6),
    .n499_4(n499_4),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_21 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n20_6(n20_6),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n17_5(n17_5),
    .cntr_2_7(cntr_2_7),
    .cntr_20(cntr_0[3:2])
);
  IKASCC_primitive_dncntr_22 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .cntr_2_7(cntr_2_7),
    .n17_5(n17_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n499_4(n499_4),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3:2]),
    .cntr_2_7_21(cntr_2_7_24),
    .cntr_22(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_23 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n80_10(n80_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_3 */
module IKASCC_player_s (
  clk,
  n133_5,
  n80_10,
  n259_5,
  n_twr_d,
  n_tsltsl_d,
  w_scc_data_1_11,
  w_scc_data_6_3,
  w_scc_data_4_3,
  w_scc_data_0_15,
  w_scc_data_7_3,
  w_scc_data_5_3,
  w_scc_data_2_3,
  w_scc_data_1_3,
  w_io_dec_n_10,
  td_in,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  bankreg2,
  ff_reset,
  ff_4mhz,
  db_z,
  n544_4,
  n163_5,
  n163_6,
  n163_7,
  ch3_ram_addr_4_14,
  n396_5,
  n544_6,
  n544_7,
  ch2_ram_addr_4_15,
  ch2_ram_addr_4_17,
  ch1_ram_addr_4_16,
  n396_9,
  o_RAM_Q_7_48,
  o_RAM_Q_7_54,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  n503_4,
  test,
  w_scc_out,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_25 ,
  \ramstyle_block.wavedata_cpu_26 ,
  \ramstyle_block.wavedata_ram_0_28 ,
  \ramstyle_block.wavedata_ram_1_29 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3_30 ,
  \ramstyle_block.wavedata_ram_5_31 ,
  \ramstyle_block.wavedata_ram_7_32 ,
  \ramstyle_block.wavedata_cpu_0_34 ,
  \ramstyle_block.wavedata_cpu_1_35 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3_36 ,
  \ramstyle_block.wavedata_cpu_5_37 ,
  \ramstyle_block.wavedata_cpu_7_38 ,
  \ramstyle_block.wavedata_ram_1_40 ,
  \ramstyle_block.wavedata_ram_3_41 ,
  \ramstyle_block.wavedata_ram_5_42 ,
  \ramstyle_block.wavedata_ram_7_43 ,
  \ramstyle_block.wavedata_cpu_1_45 ,
  \ramstyle_block.wavedata_cpu_3_46 ,
  \ramstyle_block.wavedata_cpu_5_47 ,
  \ramstyle_block.wavedata_cpu_7_48 ,
  ch45_ram_q_0,
  ch45_ram_q_2,
  ch45_ram_q_4,
  ch45_ram_q_6
)
;
input clk;
input n133_5;
input n80_10;
input n259_5;
input n_twr_d;
input n_tsltsl_d;
input w_scc_data_1_11;
input w_scc_data_6_3;
input w_scc_data_4_3;
input w_scc_data_0_15;
input w_scc_data_7_3;
input w_scc_data_5_3;
input w_scc_data_2_3;
input w_scc_data_1_3;
input w_io_dec_n_10;
input [7:0] td_in;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [5:0] bankreg2;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [5:0] db_z;
output n544_4;
output n163_5;
output n163_6;
output n163_7;
output ch3_ram_addr_4_14;
output n396_5;
output n544_6;
output n544_7;
output ch2_ram_addr_4_15;
output ch2_ram_addr_4_17;
output ch1_ram_addr_4_16;
output n396_9;
output o_RAM_Q_7_48;
output o_RAM_Q_7_54;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output n503_4;
output [6:6] test;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output [7:0] \ramstyle_block.wavedata_ram_25 ;
output [7:0] \ramstyle_block.wavedata_cpu_26 ;
output \ramstyle_block.wavedata_ram_0_28 ;
output \ramstyle_block.wavedata_ram_1_29 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3_30 ;
output \ramstyle_block.wavedata_ram_5_31 ;
output \ramstyle_block.wavedata_ram_7_32 ;
output \ramstyle_block.wavedata_cpu_0_34 ;
output \ramstyle_block.wavedata_cpu_1_35 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3_36 ;
output \ramstyle_block.wavedata_cpu_5_37 ;
output \ramstyle_block.wavedata_cpu_7_38 ;
output \ramstyle_block.wavedata_ram_1_40 ;
output \ramstyle_block.wavedata_ram_3_41 ;
output \ramstyle_block.wavedata_ram_5_42 ;
output \ramstyle_block.wavedata_ram_7_43 ;
output \ramstyle_block.wavedata_cpu_1_45 ;
output \ramstyle_block.wavedata_cpu_3_46 ;
output \ramstyle_block.wavedata_cpu_5_47 ;
output \ramstyle_block.wavedata_cpu_7_48 ;
output ch45_ram_q_0;
output ch45_ram_q_2;
output ch45_ram_q_4;
output ch45_ram_q_6;
wire n544_3;
wire n567_3;
wire n163_4;
wire n570_3;
wire n577_3;
wire ch1_ram_addr_4_11;
wire ch1_ram_addr_4_13;
wire ch45_ram_addr_4_18;
wire ch45_ram_addr_4_20;
wire n306_5;
wire n305_5;
wire n544_5;
wire ch45_ram_addr_4_21;
wire ch45_ram_addr_4_22;
wire ch45_ram_addr_3_12;
wire ch45_ram_addr_2_12;
wire ch45_ram_addr_1_12;
wire ch45_ram_addr_0_14;
wire n544_8;
wire ch3_ram_addr_4_15;
wire n396_7;
wire ch45_ram_addr_4_23;
wire n251_6;
wire n207_6;
wire n560_5;
wire n307_8;
wire n396_11;
wire ch2_ram_addr_4_19;
wire ch2_ram_addr_4_21;
wire ch3_ram_addr_4_17;
wire ch3_ram_addr_4_19;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_0_COUT;
wire n123_3;
wire n123_4;
wire n122_3;
wire n122_4;
wire n121_3;
wire n121_4;
wire n120_3;
wire n120_4;
wire n119_3;
wire n119_4;
wire n118_3;
wire n118_4;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_1_COUT;
wire n123_5;
wire n123_6;
wire n122_5;
wire n122_6;
wire n121_5;
wire n121_6;
wire n120_5;
wire n120_6;
wire n119_5;
wire n119_6;
wire n118_5;
wire n118_6;
wire n117_5;
wire n117_6;
wire n116_5;
wire n116_6;
wire n115_5;
wire n115_6;
wire n114_5;
wire n114_6;
wire n113_5;
wire n113_2_COUT;
wire n123_7;
wire n123_8;
wire n122_7;
wire n122_8;
wire n121_7;
wire n121_8;
wire n120_7;
wire n120_8;
wire n119_7;
wire n119_8;
wire n118_7;
wire n118_8;
wire n117_7;
wire n117_8;
wire n116_7;
wire n116_8;
wire n115_7;
wire n115_8;
wire n114_7;
wire n114_8;
wire n113_7;
wire n113_3_COUT;
wire n316_5;
wire o_RAM_Q_7_45_49;
wire o_RAM_Q_7_46_50;
wire o_RAM_Q_7_47;
wire o_RAM_Q_7_50;
wire n14_6;
wire n502_4;
wire n502_5;
wire freq_changed_4;
wire n390_5;
wire n493_6;
wire n490_8;
wire n25_7;
wire o_RAM_Q_7_45_51;
wire o_RAM_Q_7_46_52;
wire o_RAM_Q_7_47_53;
wire o_RAM_Q_7_48_54;
wire o_RAM_Q_7_49;
wire o_RAM_Q_7_50_55;
wire o_RAM_Q_7_51;
wire o_RAM_Q_7_52;
wire o_RAM_Q_7_53;
wire o_RAM_Q_7_54_56;
wire o_RAM_Q_7_55;
wire o_RAM_Q_7_56;
wire o_RAM_Q_7_47_57;
wire o_RAM_Q_7_48_58;
wire n508_6;
wire [4:0] ch1_ram_addr;
wire [4:0] ch2_ram_addr;
wire [4:0] ch3_ram_addr;
wire [4:0] ch45_ram_addr;
wire [7:0] test_0;
wire [7:0] db_z_0;
wire [2:0] ch45_cntr;
wire [1:0] ch45_sr;
wire [7:0] ch4_wavelatch;
wire [7:0] ch5_wavelatch;
wire [7:6] i_DB_Z;
wire [7:0] ch1_sound;
wire [0:0] cyccntr;
wire [4:0] intcntr;
wire [7:0] ch2_sound;
wire [0:0] cyccntr_0;
wire [4:0] intcntr_0;
wire [7:0] ch3_sound;
wire [4:0] intcntr_1;
wire [7:1] ch45_ram_q_1;
wire [7:0] ch4_sound;
wire [4:0] intcntr_2;
wire [7:0] ch5_sound;
wire [4:0] intcntr_3;
wire VCC;
wire GND;
  LUT3 n544_s0 (
    .F(n544_3),
    .I0(n80_10),
    .I1(n544_4),
    .I2(n544_5) 
);
defparam n544_s0.INIT=8'h80;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]),
    .I2(ch45_cntr[2]),
    .I3(n80_10) 
);
defparam n567_s0.INIT=16'h0100;
  LUT3 ch1_ram_addr_4_s6 (
    .F(ch1_ram_addr[4]),
    .I0(ta_d_4),
    .I1(intcntr[4]),
    .I2(ch1_ram_addr_4_16) 
);
defparam ch1_ram_addr_4_s6.INIT=8'hA3;
  LUT3 ch1_ram_addr_3_s1 (
    .F(ch1_ram_addr[3]),
    .I0(ta_d_3),
    .I1(intcntr[3]),
    .I2(ch1_ram_addr_4_16) 
);
defparam ch1_ram_addr_3_s1.INIT=8'hA3;
  LUT3 ch1_ram_addr_2_s1 (
    .F(ch1_ram_addr[2]),
    .I0(ta_d_2),
    .I1(intcntr[2]),
    .I2(ch1_ram_addr_4_16) 
);
defparam ch1_ram_addr_2_s1.INIT=8'hA3;
  LUT3 ch1_ram_addr_1_s1 (
    .F(ch1_ram_addr[1]),
    .I0(ta_d_1),
    .I1(intcntr[1]),
    .I2(ch1_ram_addr_4_16) 
);
defparam ch1_ram_addr_1_s1.INIT=8'hA3;
  LUT3 ch1_ram_addr_0_s2 (
    .F(ch1_ram_addr[0]),
    .I0(ta_d_0),
    .I1(intcntr[0]),
    .I2(ch1_ram_addr_4_16) 
);
defparam ch1_ram_addr_0_s2.INIT=8'hA3;
  LUT4 n163_s1 (
    .F(n163_4),
    .I0(ta_d_6),
    .I1(n163_5),
    .I2(n163_6),
    .I3(n163_7) 
);
defparam n163_s1.INIT=16'h4000;
  LUT3 ch2_ram_addr_4_s6 (
    .F(ch2_ram_addr[4]),
    .I0(intcntr_0[4]),
    .I1(ta_d_4),
    .I2(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch2_ram_addr_3_s1 (
    .F(ch2_ram_addr[3]),
    .I0(intcntr_0[3]),
    .I1(ta_d_3),
    .I2(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_2_s1 (
    .F(ch2_ram_addr[2]),
    .I0(intcntr_0[2]),
    .I1(ta_d_2),
    .I2(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_1_s1 (
    .F(ch2_ram_addr[1]),
    .I0(intcntr_0[1]),
    .I1(ta_d_1),
    .I2(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_0_s2 (
    .F(ch2_ram_addr[0]),
    .I0(intcntr_0[0]),
    .I1(ta_d_0),
    .I2(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_0_s2.INIT=8'hC5;
  LUT3 ch3_ram_addr_4_s6 (
    .F(ch3_ram_addr[4]),
    .I0(intcntr_1[4]),
    .I1(ta_d_4),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch3_ram_addr_3_s1 (
    .F(ch3_ram_addr[3]),
    .I0(intcntr_1[3]),
    .I1(ta_d_3),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_2_s1 (
    .F(ch3_ram_addr[2]),
    .I0(intcntr_1[2]),
    .I1(ta_d_2),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_1_s1 (
    .F(ch3_ram_addr[1]),
    .I0(intcntr_1[1]),
    .I1(ta_d_1),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_0_s2 (
    .F(ch3_ram_addr[0]),
    .I0(intcntr_1[0]),
    .I1(ta_d_0),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_0_s2.INIT=8'hC5;
  LUT3 n570_s0 (
    .F(n570_3),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_3) 
);
defparam n570_s0.INIT=8'h10;
  LUT3 n577_s0 (
    .F(n577_3),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_3) 
);
defparam n577_s0.INIT=8'h80;
  LUT3 ch45_ram_addr_4_s11 (
    .F(ch45_ram_addr[4]),
    .I0(ch45_ram_addr_4_21),
    .I1(intcntr_2[4]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_4_s11.INIT=8'h35;
  LUT3 ch45_ram_addr_3_s6 (
    .F(ch45_ram_addr[3]),
    .I0(ch45_ram_addr_3_12),
    .I1(intcntr_2[3]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_3_s6.INIT=8'h35;
  LUT3 ch45_ram_addr_2_s6 (
    .F(ch45_ram_addr[2]),
    .I0(ch45_ram_addr_2_12),
    .I1(intcntr_2[2]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_2_s6.INIT=8'h35;
  LUT3 ch45_ram_addr_1_s6 (
    .F(ch45_ram_addr[1]),
    .I0(ch45_ram_addr_1_12),
    .I1(intcntr_2[1]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_1_s6.INIT=8'h35;
  LUT3 ch45_ram_addr_0_s8 (
    .F(ch45_ram_addr[0]),
    .I0(ch45_ram_addr_0_14),
    .I1(intcntr_2[0]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_0_s8.INIT=8'h35;
  LUT2 ch1_ram_addr_4_s7 (
    .F(ch1_ram_addr_4_11),
    .I0(ch1_ram_addr[4]),
    .I1(n163_4) 
);
defparam ch1_ram_addr_4_s7.INIT=4'h4;
  LUT2 ch1_ram_addr_4_s8 (
    .F(ch1_ram_addr_4_13),
    .I0(ch1_ram_addr[4]),
    .I1(n163_4) 
);
defparam ch1_ram_addr_4_s8.INIT=4'h8;
  LUT2 ch45_ram_addr_4_s12 (
    .F(ch45_ram_addr_4_18),
    .I0(ch45_ram_addr[4]),
    .I1(n396_11) 
);
defparam ch45_ram_addr_4_s12.INIT=4'h4;
  LUT2 ch45_ram_addr_4_s13 (
    .F(ch45_ram_addr_4_20),
    .I0(ch45_ram_addr[4]),
    .I1(n396_11) 
);
defparam ch45_ram_addr_4_s13.INIT=4'h8;
  LUT2 n306_s1 (
    .F(n306_5),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]) 
);
defparam n306_s1.INIT=4'h9;
  LUT3 n305_s1 (
    .F(n305_5),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]),
    .I2(ch45_cntr[2]) 
);
defparam n305_s1.INIT=8'hE1;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(ta_d_7),
    .I1(ta_d_5),
    .I2(ta_d_6) 
);
defparam n544_s1.INIT=8'h80;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(n544_6),
    .I1(n544_7),
    .I2(n544_8),
    .I3(n259_5) 
);
defparam n544_s2.INIT=16'h8000;
  LUT2 n163_s2 (
    .F(n163_5),
    .I0(n_twr_d),
    .I1(test[6]) 
);
defparam n163_s2.INIT=4'h1;
  LUT2 n163_s3 (
    .F(n163_6),
    .I0(ta_d_7),
    .I1(ta_d_5) 
);
defparam n163_s3.INIT=4'h1;
  LUT4 n163_s4 (
    .F(n163_7),
    .I0(n_tsltsl_d),
    .I1(n544_6),
    .I2(n544_7),
    .I3(n544_8) 
);
defparam n163_s4.INIT=16'h4000;
  LUT4 ch3_ram_addr_4_s9 (
    .F(ch3_ram_addr_4_14),
    .I0(n544_6),
    .I1(n544_7),
    .I2(n544_8),
    .I3(ch3_ram_addr_4_15) 
);
defparam ch3_ram_addr_4_s9.INIT=16'h8000;
  LUT4 n396_s2 (
    .F(n396_5),
    .I0(n544_6),
    .I1(n544_7),
    .I2(n544_8),
    .I3(n396_7) 
);
defparam n396_s2.INIT=16'h8000;
  LUT3 ch45_ram_addr_4_s14 (
    .F(ch45_ram_addr_4_21),
    .I0(intcntr_3[4]),
    .I1(ta_d_4),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_4_s14.INIT=8'hA3;
  LUT3 ch45_ram_addr_4_s15 (
    .F(ch45_ram_addr_4_22),
    .I0(ch45_sr[1]),
    .I1(test_0[7]),
    .I2(n396_5) 
);
defparam ch45_ram_addr_4_s15.INIT=8'h01;
  LUT3 ch45_ram_addr_3_s7 (
    .F(ch45_ram_addr_3_12),
    .I0(intcntr_3[3]),
    .I1(ta_d_3),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_3_s7.INIT=8'hA3;
  LUT3 ch45_ram_addr_2_s7 (
    .F(ch45_ram_addr_2_12),
    .I0(intcntr_3[2]),
    .I1(ta_d_2),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_2_s7.INIT=8'hA3;
  LUT3 ch45_ram_addr_1_s7 (
    .F(ch45_ram_addr_1_12),
    .I0(intcntr_3[1]),
    .I1(ta_d_1),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_1_s7.INIT=8'hA3;
  LUT3 ch45_ram_addr_0_s9 (
    .F(ch45_ram_addr_0_14),
    .I0(intcntr_3[0]),
    .I1(ta_d_0),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_0_s9.INIT=8'hA3;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(bankreg2[2]),
    .I1(bankreg2[3]),
    .I2(bankreg2[4]),
    .I3(bankreg2[5]) 
);
defparam n544_s3.INIT=16'h8000;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(bankreg2[0]),
    .I1(bankreg2[1]),
    .I2(ta_d_11),
    .I3(ta_d_12) 
);
defparam n544_s4.INIT=16'h8000;
  LUT3 n544_s5 (
    .F(n544_8),
    .I0(ta_d_13),
    .I1(ta_d_14),
    .I2(ta_d_15) 
);
defparam n544_s5.INIT=8'h10;
  LUT3 ch2_ram_addr_4_s10 (
    .F(ch2_ram_addr_4_15),
    .I0(ta_d_7),
    .I1(ta_d_6),
    .I2(ta_d_5) 
);
defparam ch2_ram_addr_4_s10.INIT=8'h10;
  LUT4 ch3_ram_addr_4_s10 (
    .F(ch3_ram_addr_4_15),
    .I0(n_tsltsl_d),
    .I1(ta_d_7),
    .I2(ta_d_5),
    .I3(ta_d_6) 
);
defparam ch3_ram_addr_4_s10.INIT=16'h0100;
  LUT4 n396_s4 (
    .F(n396_7),
    .I0(n_tsltsl_d),
    .I1(ta_d_7),
    .I2(ta_d_5),
    .I3(ta_d_6) 
);
defparam n396_s4.INIT=16'h1000;
  LUT3 ch45_ram_addr_4_s16 (
    .F(ch45_ram_addr_4_23),
    .I0(test[6]),
    .I1(n396_5),
    .I2(ch45_sr[1]) 
);
defparam ch45_ram_addr_4_s16.INIT=8'h10;
  LUT4 ch2_ram_addr_4_s11 (
    .F(ch2_ram_addr_4_17),
    .I0(ta_d_7),
    .I1(ta_d_6),
    .I2(ta_d_5),
    .I3(n163_7) 
);
defparam ch2_ram_addr_4_s11.INIT=16'h1000;
  LUT4 ch1_ram_addr_4_s10 (
    .F(ch1_ram_addr_4_16),
    .I0(ta_d_6),
    .I1(ta_d_7),
    .I2(ta_d_5),
    .I3(n163_7) 
);
defparam ch1_ram_addr_4_s10.INIT=16'h0100;
  LUT3 n396_s5 (
    .F(n396_9),
    .I0(test_0[7]),
    .I1(n_twr_d),
    .I2(test[6]) 
);
defparam n396_s5.INIT=8'h01;
  LUT3 n251_s2 (
    .F(n251_6),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(w_scc_data_1_11) 
);
defparam n251_s2.INIT=8'h10;
  LUT3 n207_s2 (
    .F(n207_6),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch2_ram_addr_4_17) 
);
defparam n207_s2.INIT=8'h10;
  LUT4 n560_s1 (
    .F(n560_5),
    .I0(ff_reset[6]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n560_s1.INIT=16'h0002;
  LUT4 n307_s3 (
    .F(n307_8),
    .I0(ch45_cntr[0]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n307_s3.INIT=16'hAAA9;
  LUT4 n396_s6 (
    .F(n396_11),
    .I0(n396_5),
    .I1(test_0[7]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam n396_s6.INIT=16'h0002;
  LUT4 ch2_ram_addr_4_s12 (
    .F(ch2_ram_addr_4_19),
    .I0(ch2_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_4_s12.INIT=16'h0100;
  LUT4 ch2_ram_addr_4_s13 (
    .F(ch2_ram_addr_4_21),
    .I0(ch2_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(ch2_ram_addr_4_17) 
);
defparam ch2_ram_addr_4_s13.INIT=16'h0200;
  LUT4 ch3_ram_addr_4_s11 (
    .F(ch3_ram_addr_4_17),
    .I0(ch3_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(w_scc_data_1_11) 
);
defparam ch3_ram_addr_4_s11.INIT=16'h0100;
  LUT4 ch3_ram_addr_4_s12 (
    .F(ch3_ram_addr_4_19),
    .I0(ch3_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(w_scc_data_1_11) 
);
defparam ch3_ram_addr_4_s12.INIT=16'h0200;
  DFFRE test_6_s0 (
    .Q(test[6]),
    .D(db_z_0[6]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n133_5) 
);
  DFFRE test_5_s0 (
    .Q(test_0[5]),
    .D(db_z_0[5]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n133_5) 
);
  DFFRE test_1_s0 (
    .Q(test_0[1]),
    .D(db_z_0[1]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n133_5) 
);
  DFFRE test_0_s0 (
    .Q(test_0[0]),
    .D(db_z_0[0]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n133_5) 
);
  DFFE db_z_7_s0 (
    .Q(db_z_0[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_6_s0 (
    .Q(db_z_0[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_5_s0 (
    .Q(db_z_0[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_1_s0 (
    .Q(db_z_0[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_0_s0 (
    .Q(db_z_0[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFRE o_SOUND_10_s0 (
    .Q(w_scc_out[10]),
    .D(n113_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_9_s0 (
    .Q(w_scc_out[9]),
    .D(n114_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_8_s0 (
    .Q(w_scc_out[8]),
    .D(n115_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_7_s0 (
    .Q(w_scc_out[7]),
    .D(n116_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_6_s0 (
    .Q(w_scc_out[6]),
    .D(n117_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_5_s0 (
    .Q(w_scc_out[5]),
    .D(n118_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_4_s0 (
    .Q(w_scc_out[4]),
    .D(n119_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_3_s0 (
    .Q(w_scc_out[3]),
    .D(n120_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_2_s0 (
    .Q(w_scc_out[2]),
    .D(n121_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_1_s0 (
    .Q(w_scc_out[1]),
    .D(n122_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE o_SOUND_0_s0 (
    .Q(w_scc_out[0]),
    .D(n123_7),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE ch45_cntr_2_s0 (
    .Q(ch45_cntr[2]),
    .D(n305_5),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE ch45_cntr_1_s0 (
    .Q(ch45_cntr[1]),
    .D(n306_5),
    .CLK(clk),
    .CE(n80_10),
    .RESET(n133_5) 
);
  DFFRE ch45_sr_1_s0 (
    .Q(ch45_sr[1]),
    .D(ch45_sr[0]),
    .CLK(clk),
    .CE(n567_3),
    .RESET(n133_5) 
);
  DFFRE ch45_sr_0_s0 (
    .Q(ch45_sr[0]),
    .D(n316_5),
    .CLK(clk),
    .CE(n567_3),
    .RESET(n133_5) 
);
  DFFE ch4_wavelatch_7_s0 (
    .Q(ch4_wavelatch[7]),
    .D(ch45_ram_q_1[7]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_6_s0 (
    .Q(ch4_wavelatch[6]),
    .D(ch45_ram_q_6),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_5_s0 (
    .Q(ch4_wavelatch[5]),
    .D(ch45_ram_q_1[5]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_4_s0 (
    .Q(ch4_wavelatch[4]),
    .D(ch45_ram_q_4),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_3_s0 (
    .Q(ch4_wavelatch[3]),
    .D(ch45_ram_q_1[3]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_2_s0 (
    .Q(ch4_wavelatch[2]),
    .D(ch45_ram_q_2),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_1_s0 (
    .Q(ch4_wavelatch[1]),
    .D(ch45_ram_q_1[1]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_0_s0 (
    .Q(ch4_wavelatch[0]),
    .D(ch45_ram_q_0),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch5_wavelatch_7_s0 (
    .Q(ch5_wavelatch[7]),
    .D(ch45_ram_q_1[7]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_6_s0 (
    .Q(ch5_wavelatch[6]),
    .D(ch45_ram_q_6),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_5_s0 (
    .Q(ch5_wavelatch[5]),
    .D(ch45_ram_q_1[5]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_4_s0 (
    .Q(ch5_wavelatch[4]),
    .D(ch45_ram_q_4),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_3_s0 (
    .Q(ch5_wavelatch[3]),
    .D(ch45_ram_q_1[3]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_2_s0 (
    .Q(ch5_wavelatch[2]),
    .D(ch45_ram_q_2),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_1_s0 (
    .Q(ch5_wavelatch[1]),
    .D(ch45_ram_q_1[1]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_0_s0 (
    .Q(ch5_wavelatch[0]),
    .D(ch45_ram_q_0),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFRE test_7_s0 (
    .Q(test_0[7]),
    .D(db_z_0[7]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n133_5) 
);
  DFFR ch45_cntr_0_s1 (
    .Q(ch45_cntr[0]),
    .D(n307_8),
    .CLK(clk),
    .RESET(n133_5) 
);
defparam ch45_cntr_0_s1.INIT=1'b0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ch1_sound[0]),
    .I1(ch2_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ch1_sound[1]),
    .I1(ch2_sound[1]),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ch1_sound[2]),
    .I1(ch2_sound[2]),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ch1_sound[3]),
    .I1(ch2_sound[3]),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ch1_sound[4]),
    .I1(ch2_sound[4]),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ch1_sound[5]),
    .I1(ch2_sound[5]),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ch1_sound[6]),
    .I1(ch2_sound[6]),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_0_COUT),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n123_s0 (
    .SUM(n123_3),
    .COUT(n123_4),
    .I0(ch3_sound[0]),
    .I1(ch4_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s0.ALU_MODE=0;
  ALU n122_s0 (
    .SUM(n122_3),
    .COUT(n122_4),
    .I0(ch3_sound[1]),
    .I1(ch4_sound[1]),
    .I3(GND),
    .CIN(n123_4) 
);
defparam n122_s0.ALU_MODE=0;
  ALU n121_s0 (
    .SUM(n121_3),
    .COUT(n121_4),
    .I0(ch3_sound[2]),
    .I1(ch4_sound[2]),
    .I3(GND),
    .CIN(n122_4) 
);
defparam n121_s0.ALU_MODE=0;
  ALU n120_s0 (
    .SUM(n120_3),
    .COUT(n120_4),
    .I0(ch3_sound[3]),
    .I1(ch4_sound[3]),
    .I3(GND),
    .CIN(n121_4) 
);
defparam n120_s0.ALU_MODE=0;
  ALU n119_s0 (
    .SUM(n119_3),
    .COUT(n119_4),
    .I0(ch3_sound[4]),
    .I1(ch4_sound[4]),
    .I3(GND),
    .CIN(n120_4) 
);
defparam n119_s0.ALU_MODE=0;
  ALU n118_s0 (
    .SUM(n118_3),
    .COUT(n118_4),
    .I0(ch3_sound[5]),
    .I1(ch4_sound[5]),
    .I3(GND),
    .CIN(n119_4) 
);
defparam n118_s0.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(ch3_sound[6]),
    .I1(ch4_sound[6]),
    .I3(GND),
    .CIN(n118_4) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_1_COUT),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n123_s1 (
    .SUM(n123_5),
    .COUT(n123_6),
    .I0(n123_1),
    .I1(n123_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s1.ALU_MODE=0;
  ALU n122_s1 (
    .SUM(n122_5),
    .COUT(n122_6),
    .I0(n122_1),
    .I1(n122_3),
    .I3(GND),
    .CIN(n123_6) 
);
defparam n122_s1.ALU_MODE=0;
  ALU n121_s1 (
    .SUM(n121_5),
    .COUT(n121_6),
    .I0(n121_1),
    .I1(n121_3),
    .I3(GND),
    .CIN(n122_6) 
);
defparam n121_s1.ALU_MODE=0;
  ALU n120_s1 (
    .SUM(n120_5),
    .COUT(n120_6),
    .I0(n120_1),
    .I1(n120_3),
    .I3(GND),
    .CIN(n121_6) 
);
defparam n120_s1.ALU_MODE=0;
  ALU n119_s1 (
    .SUM(n119_5),
    .COUT(n119_6),
    .I0(n119_1),
    .I1(n119_3),
    .I3(GND),
    .CIN(n120_6) 
);
defparam n119_s1.ALU_MODE=0;
  ALU n118_s1 (
    .SUM(n118_5),
    .COUT(n118_6),
    .I0(n118_1),
    .I1(n118_3),
    .I3(GND),
    .CIN(n119_6) 
);
defparam n118_s1.ALU_MODE=0;
  ALU n117_s1 (
    .SUM(n117_5),
    .COUT(n117_6),
    .I0(n117_1),
    .I1(n117_3),
    .I3(GND),
    .CIN(n118_6) 
);
defparam n117_s1.ALU_MODE=0;
  ALU n116_s1 (
    .SUM(n116_5),
    .COUT(n116_6),
    .I0(n116_1),
    .I1(n116_3),
    .I3(GND),
    .CIN(n117_6) 
);
defparam n116_s1.ALU_MODE=0;
  ALU n115_s1 (
    .SUM(n115_5),
    .COUT(n115_6),
    .I0(n115_1),
    .I1(n115_3),
    .I3(GND),
    .CIN(n116_6) 
);
defparam n115_s1.ALU_MODE=0;
  ALU n114_s1 (
    .SUM(n114_5),
    .COUT(n114_6),
    .I0(n114_1),
    .I1(n114_3),
    .I3(GND),
    .CIN(n115_6) 
);
defparam n114_s1.ALU_MODE=0;
  ALU n113_s1 (
    .SUM(n113_5),
    .COUT(n113_2_COUT),
    .I0(n113_1),
    .I1(n113_3),
    .I3(GND),
    .CIN(n114_6) 
);
defparam n113_s1.ALU_MODE=0;
  ALU n123_s2 (
    .SUM(n123_7),
    .COUT(n123_8),
    .I0(n123_5),
    .I1(ch5_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s2.ALU_MODE=0;
  ALU n122_s2 (
    .SUM(n122_7),
    .COUT(n122_8),
    .I0(n122_5),
    .I1(ch5_sound[1]),
    .I3(GND),
    .CIN(n123_8) 
);
defparam n122_s2.ALU_MODE=0;
  ALU n121_s2 (
    .SUM(n121_7),
    .COUT(n121_8),
    .I0(n121_5),
    .I1(ch5_sound[2]),
    .I3(GND),
    .CIN(n122_8) 
);
defparam n121_s2.ALU_MODE=0;
  ALU n120_s2 (
    .SUM(n120_7),
    .COUT(n120_8),
    .I0(n120_5),
    .I1(ch5_sound[3]),
    .I3(GND),
    .CIN(n121_8) 
);
defparam n120_s2.ALU_MODE=0;
  ALU n119_s2 (
    .SUM(n119_7),
    .COUT(n119_8),
    .I0(n119_5),
    .I1(ch5_sound[4]),
    .I3(GND),
    .CIN(n120_8) 
);
defparam n119_s2.ALU_MODE=0;
  ALU n118_s2 (
    .SUM(n118_7),
    .COUT(n118_8),
    .I0(n118_5),
    .I1(ch5_sound[5]),
    .I3(GND),
    .CIN(n119_8) 
);
defparam n118_s2.ALU_MODE=0;
  ALU n117_s2 (
    .SUM(n117_7),
    .COUT(n117_8),
    .I0(n117_5),
    .I1(ch5_sound[6]),
    .I3(GND),
    .CIN(n118_8) 
);
defparam n117_s2.ALU_MODE=0;
  ALU n116_s2 (
    .SUM(n116_7),
    .COUT(n116_8),
    .I0(n116_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n117_8) 
);
defparam n116_s2.ALU_MODE=0;
  ALU n115_s2 (
    .SUM(n115_7),
    .COUT(n115_8),
    .I0(n115_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n116_8) 
);
defparam n115_s2.ALU_MODE=0;
  ALU n114_s2 (
    .SUM(n114_7),
    .COUT(n114_8),
    .I0(n114_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n115_8) 
);
defparam n114_s2.ALU_MODE=0;
  ALU n113_s2 (
    .SUM(n113_7),
    .COUT(n113_3_COUT),
    .I0(n113_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n114_8) 
);
defparam n113_s2.ALU_MODE=0;
  INV n316_s2 (
    .O(n316_5),
    .I(ch45_sr[1]) 
);
  IKASCC_player_memory_s u_mem_ch1 (
    .n163_4(n163_4),
    .ch1_ram_addr_4_11(ch1_ram_addr_4_11),
    .ch1_ram_addr_4_13(ch1_ram_addr_4_13),
    .n163_5(n163_5),
    .n544_6(n544_6),
    .n544_7(n544_7),
    .n544_8(n544_8),
    .n_tsltsl_d(n_tsltsl_d),
    .n163_6(n163_6),
    .n163_7(n163_7),
    .n_twr_d(n_twr_d),
    .clk(clk),
    .td_in(td_in[7:0]),
    .ch1_ram_addr(ch1_ram_addr[4:0]),
    .cyccntr(cyccntr[0]),
    .ta_d({ta_d_7,ta_d_6,ta_d_5}),
    .test(test[6]),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_49),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_50),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .o_RAM_Q_7_54(o_RAM_Q_7_54),
    .n14_6(n14_6),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3 ),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram_4 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3 ),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu_4 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 )
);
  IKASCC_player_control_s u_ctrl_ch1 (
    .clk(clk),
    .n80_10(n80_10),
    .n133_5(n133_5),
    .n544_5(n544_5),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_49),
    .w_scc_data_6_3(w_scc_data_6_3),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_50),
    .w_scc_data_4_3(w_scc_data_4_3),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_54(o_RAM_Q_7_54),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .n544_6(n544_6),
    .n544_7(n544_7),
    .n544_8(n544_8),
    .n_twr_d(n_twr_d),
    .td_in(td_in[7:6]),
    .db_z(db_z[5:0]),
    .ta_d_0(ta_d_0),
    .ta_d_1(ta_d_1),
    .ta_d_2(ta_d_2),
    .ta_d_3(ta_d_3),
    .ta_d_5(ta_d_5),
    .ta_d_6(ta_d_6),
    .ta_d_7(ta_d_7),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_1 ,\ramstyle_block.wavedata_cpu_0 }),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .n502_4(n502_4),
    .n502_5(n502_5),
    .freq_changed_4(freq_changed_4),
    .n390_5(n390_5),
    .n493_6(n493_6),
    .n490_8(n490_8),
    .n25_7(n25_7),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch1_sound(ch1_sound[7:0]),
    .cyccntr(cyccntr[0]),
    .intcntr(intcntr[4:0])
);
  IKASCC_player_memory_s_0 u_mem_ch2 (
    .n14_6(n14_6),
    .n207_6(n207_6),
    .ch2_ram_addr_4_19(ch2_ram_addr_4_19),
    .ch2_ram_addr_4_21(ch2_ram_addr_4_21),
    .n544_6(n544_6),
    .n544_7(n544_7),
    .n544_8(n544_8),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .ch2_ram_addr_4_17(ch2_ram_addr_4_17),
    .td_in(td_in[7:0]),
    .ch2_ram_addr(ch2_ram_addr[4:0]),
    .cyccntr(cyccntr_0[0]),
    .ta_d({ta_d_7,ta_d_6,ta_d_5}),
    .test(test[6]),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_51),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_52),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_53),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_54),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_55),
    .o_RAM_Q_7_51(o_RAM_Q_7_51),
    .o_RAM_Q_7_52(o_RAM_Q_7_52),
    .o_RAM_Q_7_53(o_RAM_Q_7_53),
    .o_RAM_Q_7_54(o_RAM_Q_7_54_56),
    .o_RAM_Q_7_55(o_RAM_Q_7_55),
    .o_RAM_Q_7_56(o_RAM_Q_7_56),
    .\ramstyle_block.wavedata_ram (\ramstyle_block.wavedata_ram_25 [7:0]),
    .\ramstyle_block.wavedata_cpu (\ramstyle_block.wavedata_cpu_26 [7:0])
);
  IKASCC_player_control_s_0 u_ctrl_ch2 (
    .clk(clk),
    .n80_10(n80_10),
    .n390_5(n390_5),
    .n133_5(n133_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n493_6(n493_6),
    .n502_4(n502_4),
    .n502_5(n502_5),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_51),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_52),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_53),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_54),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_55),
    .o_RAM_Q_7_51(o_RAM_Q_7_51),
    .o_RAM_Q_7_52(o_RAM_Q_7_52),
    .o_RAM_Q_7_53(o_RAM_Q_7_53),
    .o_RAM_Q_7_54(o_RAM_Q_7_54_56),
    .o_RAM_Q_7_55(o_RAM_Q_7_55),
    .o_RAM_Q_7_56(o_RAM_Q_7_56),
    .freq_changed_4(freq_changed_4),
    .n25_7(n25_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ch2_sound(ch2_sound[7:0]),
    .cyccntr(cyccntr_0[0]),
    .intcntr(intcntr_0[4:0])
);
  IKASCC_player_memory_s_1 u_mem_ch3 (
    .n14_6(n14_6),
    .n251_6(n251_6),
    .ch3_ram_addr_4_17(ch3_ram_addr_4_17),
    .ch3_ram_addr_4_19(ch3_ram_addr_4_19),
    .n163_5(n163_5),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .w_scc_data_0_15(w_scc_data_0_15),
    .n_twr_d(n_twr_d),
    .w_scc_data_1_11(w_scc_data_1_11),
    .td_in(td_in[7:0]),
    .ch3_ram_addr(ch3_ram_addr[4:0]),
    .test(test[6]),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_46(o_RAM_Q_7_46),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_57),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_58),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0_28 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_29 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3_30 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5_31 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7_32 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0_34 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_35 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3_36 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5_37 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7_38 )
);
  IKASCC_player_control_s_1 u_ctrl_ch3 (
    .clk(clk),
    .n80_10(n80_10),
    .n390_5(n390_5),
    .n133_5(n133_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n493_6(n493_6),
    .n502_4(n502_4),
    .w_scc_data_7_3(w_scc_data_7_3),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .w_scc_data_5_3(w_scc_data_5_3),
    .o_RAM_Q_7_46(o_RAM_Q_7_46),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_57),
    .w_scc_data_2_3(w_scc_data_2_3),
    .w_scc_data_1_3(w_scc_data_1_3),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_58),
    .freq_changed_4(freq_changed_4),
    .w_io_dec_n_10(w_io_dec_n_10),
    .n25_7(n25_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n508_6(n508_6),
    .ch3_sound(ch3_sound[7:0]),
    .intcntr(intcntr_1[4:0])
);
  IKASCC_player_memory_s_2 u_mem_ch45 (
    .n14_6(n14_6),
    .n396_11(n396_11),
    .ch45_ram_addr_4_18(ch45_ram_addr_4_18),
    .ch45_ram_addr_4_20(ch45_ram_addr_4_20),
    .n396_5(n396_5),
    .n396_9(n396_9),
    .td_in(td_in[7:0]),
    .ch45_ram_addr(ch45_ram_addr[4:0]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_40 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3_41 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5_42 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7_43 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_45 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3_46 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5_47 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7_48 ),
    .ch45_ram_q({ch45_ram_q_1[7],ch45_ram_q_6,ch45_ram_q_1[5],ch45_ram_q_4,ch45_ram_q_1[3],ch45_ram_q_2,ch45_ram_q_1[1],ch45_ram_q_0})
);
  IKASCC_player_control_s_2 u_ctrl_ch4 (
    .clk(clk),
    .n80_10(n80_10),
    .n390_5(n390_5),
    .n133_5(n133_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n493_6(n493_6),
    .n508_6(n508_6),
    .n502_4(n502_4),
    .freq_changed_4(freq_changed_4),
    .n25_7(n25_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch4_wavelatch(ch4_wavelatch[7:0]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n503_4(n503_4),
    .ch4_sound(ch4_sound[7:0]),
    .intcntr(intcntr_2[4:0])
);
  IKASCC_player_control_s_3 u_ctrl_ch5 (
    .clk(clk),
    .n80_10(n80_10),
    .n390_5(n390_5),
    .n133_5(n133_5),
    .n544_5(n544_5),
    .n490_8(n490_8),
    .n493_6(n493_6),
    .n502_4(n502_4),
    .freq_changed_4(freq_changed_4),
    .n25_7(n25_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch5_wavelatch(ch5_wavelatch[7:0]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ch5_sound(ch5_sound[7:0]),
    .intcntr(intcntr_3[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_s */
module IKASCC (
  clk,
  n80_10,
  n_tsltsl_d,
  n_twr_d,
  n133_5,
  w_scc_data_1_11,
  w_scc_data_6_3,
  w_scc_data_4_3,
  w_scc_data_0_15,
  w_scc_data_7_3,
  w_scc_data_5_3,
  w_scc_data_2_3,
  w_scc_data_1_3,
  w_io_dec_n_10,
  td_in,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  ff_reset,
  ff_4mhz,
  n544_4,
  n163_5,
  n163_6,
  n163_7,
  ch3_ram_addr_4_14,
  n396_5,
  n544_6,
  n544_7,
  ch2_ram_addr_4_15,
  ch2_ram_addr_4_17,
  ch1_ram_addr_4_16,
  n396_9,
  o_RAM_Q_7_48,
  o_RAM_Q_7_54,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  n503_4,
  w_rom_ma,
  test,
  w_scc_out,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_59 ,
  \ramstyle_block.wavedata_cpu_60 ,
  \ramstyle_block.wavedata_ram_0_62 ,
  \ramstyle_block.wavedata_ram_1_63 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3_64 ,
  \ramstyle_block.wavedata_ram_5_65 ,
  \ramstyle_block.wavedata_ram_7_66 ,
  \ramstyle_block.wavedata_cpu_0_68 ,
  \ramstyle_block.wavedata_cpu_1_69 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3_70 ,
  \ramstyle_block.wavedata_cpu_5_71 ,
  \ramstyle_block.wavedata_cpu_7_72 ,
  \ramstyle_block.wavedata_ram_1_74 ,
  \ramstyle_block.wavedata_ram_3_75 ,
  \ramstyle_block.wavedata_ram_5_76 ,
  \ramstyle_block.wavedata_ram_7_77 ,
  \ramstyle_block.wavedata_cpu_1_79 ,
  \ramstyle_block.wavedata_cpu_3_80 ,
  \ramstyle_block.wavedata_cpu_5_81 ,
  \ramstyle_block.wavedata_cpu_7_82 ,
  ch45_ram_q_0,
  ch45_ram_q_2,
  ch45_ram_q_4,
  ch45_ram_q_6
)
;
input clk;
input n80_10;
input n_tsltsl_d;
input n_twr_d;
input n133_5;
input w_scc_data_1_11;
input w_scc_data_6_3;
input w_scc_data_4_3;
input w_scc_data_0_15;
input w_scc_data_7_3;
input w_scc_data_5_3;
input w_scc_data_2_3;
input w_scc_data_1_3;
input w_io_dec_n_10;
input [7:0] td_in;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n544_4;
output n163_5;
output n163_6;
output n163_7;
output ch3_ram_addr_4_14;
output n396_5;
output n544_6;
output n544_7;
output ch2_ram_addr_4_15;
output ch2_ram_addr_4_17;
output ch1_ram_addr_4_16;
output n396_9;
output o_RAM_Q_7_48;
output o_RAM_Q_7_54;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output n503_4;
output [5:0] w_rom_ma;
output [6:6] test;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output [7:0] \ramstyle_block.wavedata_ram_59 ;
output [7:0] \ramstyle_block.wavedata_cpu_60 ;
output \ramstyle_block.wavedata_ram_0_62 ;
output \ramstyle_block.wavedata_ram_1_63 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3_64 ;
output \ramstyle_block.wavedata_ram_5_65 ;
output \ramstyle_block.wavedata_ram_7_66 ;
output \ramstyle_block.wavedata_cpu_0_68 ;
output \ramstyle_block.wavedata_cpu_1_69 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3_70 ;
output \ramstyle_block.wavedata_cpu_5_71 ;
output \ramstyle_block.wavedata_cpu_7_72 ;
output \ramstyle_block.wavedata_ram_1_74 ;
output \ramstyle_block.wavedata_ram_3_75 ;
output \ramstyle_block.wavedata_ram_5_76 ;
output \ramstyle_block.wavedata_ram_7_77 ;
output \ramstyle_block.wavedata_cpu_1_79 ;
output \ramstyle_block.wavedata_cpu_3_80 ;
output \ramstyle_block.wavedata_cpu_5_81 ;
output \ramstyle_block.wavedata_cpu_7_82 ;
output ch45_ram_q_0;
output ch45_ram_q_2;
output ch45_ram_q_4;
output ch45_ram_q_6;
wire n9_3;
wire n259_5;
wire [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
wire [5:0] db_z;
wire [5:0] bankreg2;
wire VCC;
wire GND;
  LUT2 n9_s0 (
    .F(n9_3),
    .I0(n_tsltsl_d),
    .I1(n_twr_d) 
);
defparam n9_s0.INIT=4'hE;
  DFFE \IKASCC_SYNC_MODE.wr_syncchain_1_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .D(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .CLK(clk),
    .CE(n80_10) 
);
  DFFE \IKASCC_SYNC_MODE.wr_syncchain_0_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .D(n9_3),
    .CLK(clk),
    .CE(n80_10) 
);
  IKASCC_vrc_s \IKASCC_SYNC_MODE.u_vrc_s_main  (
    .clk(clk),
    .n80_10(n80_10),
    .n133_5(n133_5),
    .td_in(td_in[5:0]),
    .ta_d({ta_d_15,ta_d_14,ta_d_13,ta_d_12,ta_d_11}),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .n259_5(n259_5),
    .db_z(db_z[5:0]),
    .bankreg2(bankreg2[5:0]),
    .w_rom_ma(w_rom_ma[5:0])
);
  IKASCC_player_s \IKASCC_SYNC_MODE.u_player_main  (
    .clk(clk),
    .n133_5(n133_5),
    .n80_10(n80_10),
    .n259_5(n259_5),
    .n_twr_d(n_twr_d),
    .n_tsltsl_d(n_tsltsl_d),
    .w_scc_data_1_11(w_scc_data_1_11),
    .w_scc_data_6_3(w_scc_data_6_3),
    .w_scc_data_4_3(w_scc_data_4_3),
    .w_scc_data_0_15(w_scc_data_0_15),
    .w_scc_data_7_3(w_scc_data_7_3),
    .w_scc_data_5_3(w_scc_data_5_3),
    .w_scc_data_2_3(w_scc_data_2_3),
    .w_scc_data_1_3(w_scc_data_1_3),
    .w_io_dec_n_10(w_io_dec_n_10),
    .td_in(td_in[7:0]),
    .ta_d_0(ta_d_0),
    .ta_d_1(ta_d_1),
    .ta_d_2(ta_d_2),
    .ta_d_3(ta_d_3),
    .ta_d_4(ta_d_4),
    .ta_d_5(ta_d_5),
    .ta_d_6(ta_d_6),
    .ta_d_7(ta_d_7),
    .ta_d_11(ta_d_11),
    .ta_d_12(ta_d_12),
    .ta_d_13(ta_d_13),
    .ta_d_14(ta_d_14),
    .ta_d_15(ta_d_15),
    .bankreg2(bankreg2[5:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .db_z(db_z[5:0]),
    .n544_4(n544_4),
    .n163_5(n163_5),
    .n163_6(n163_6),
    .n163_7(n163_7),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .n396_5(n396_5),
    .n544_6(n544_6),
    .n544_7(n544_7),
    .ch2_ram_addr_4_15(ch2_ram_addr_4_15),
    .ch2_ram_addr_4_17(ch2_ram_addr_4_17),
    .ch1_ram_addr_4_16(ch1_ram_addr_4_16),
    .n396_9(n396_9),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_54(o_RAM_Q_7_54),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_46(o_RAM_Q_7_46),
    .n503_4(n503_4),
    .test(test[6]),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3 ),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram_4 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3 ),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu_4 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 ),
    .\ramstyle_block.wavedata_ram_25 (\ramstyle_block.wavedata_ram_59 [7:0]),
    .\ramstyle_block.wavedata_cpu_26 (\ramstyle_block.wavedata_cpu_60 [7:0]),
    .\ramstyle_block.wavedata_ram_0_28 (\ramstyle_block.wavedata_ram_0_62 ),
    .\ramstyle_block.wavedata_ram_1_29 (\ramstyle_block.wavedata_ram_1_63 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_3_30 (\ramstyle_block.wavedata_ram_3_64 ),
    .\ramstyle_block.wavedata_ram_5_31 (\ramstyle_block.wavedata_ram_5_65 ),
    .\ramstyle_block.wavedata_ram_7_32 (\ramstyle_block.wavedata_ram_7_66 ),
    .\ramstyle_block.wavedata_cpu_0_34 (\ramstyle_block.wavedata_cpu_0_68 ),
    .\ramstyle_block.wavedata_cpu_1_35 (\ramstyle_block.wavedata_cpu_1_69 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_3_36 (\ramstyle_block.wavedata_cpu_3_70 ),
    .\ramstyle_block.wavedata_cpu_5_37 (\ramstyle_block.wavedata_cpu_5_71 ),
    .\ramstyle_block.wavedata_cpu_7_38 (\ramstyle_block.wavedata_cpu_7_72 ),
    .\ramstyle_block.wavedata_ram_1_40 (\ramstyle_block.wavedata_ram_1_74 ),
    .\ramstyle_block.wavedata_ram_3_41 (\ramstyle_block.wavedata_ram_3_75 ),
    .\ramstyle_block.wavedata_ram_5_42 (\ramstyle_block.wavedata_ram_5_76 ),
    .\ramstyle_block.wavedata_ram_7_43 (\ramstyle_block.wavedata_ram_7_77 ),
    .\ramstyle_block.wavedata_cpu_1_45 (\ramstyle_block.wavedata_cpu_1_79 ),
    .\ramstyle_block.wavedata_cpu_3_46 (\ramstyle_block.wavedata_cpu_3_80 ),
    .\ramstyle_block.wavedata_cpu_5_47 (\ramstyle_block.wavedata_cpu_5_81 ),
    .\ramstyle_block.wavedata_cpu_7_48 (\ramstyle_block.wavedata_cpu_7_82 ),
    .ch45_ram_q_0(ch45_ram_q_0),
    .ch45_ram_q_2(ch45_ram_q_2),
    .ch45_ram_q_4(ch45_ram_q_4),
    .ch45_ram_q_6(ch45_ram_q_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC */
module ip_msxmusic_rom (
  clk,
  n_trd_d,
  n_tsltsl_d,
  ta_d,
  w_rom_ma,
  w_rom_rdata_en,
  w_rom_rdata
)
;
input clk;
input n_trd_d;
input n_tsltsl_d;
input [12:0] ta_d;
input [5:0] w_rom_ma;
output w_rom_rdata_en;
output [7:0] w_rom_rdata;
wire n7_6;
wire n7_7;
wire n17_6;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT4 n7_s3 (
    .F(n7_6),
    .I0(w_rom_ma[5]),
    .I1(n_tsltsl_d),
    .I2(n_trd_d),
    .I3(n7_7) 
);
defparam n7_s3.INIT=16'h0100;
  LUT4 n7_s4 (
    .F(n7_7),
    .I0(w_rom_ma[1]),
    .I1(w_rom_ma[2]),
    .I2(w_rom_ma[3]),
    .I3(w_rom_ma[4]) 
);
defparam n7_s4.INIT=16'h0001;
  LUT4 n17_s2 (
    .F(n17_6),
    .I0(w_rom_ma[5]),
    .I1(n_tsltsl_d),
    .I2(n_trd_d),
    .I3(n7_7) 
);
defparam n17_s2.INIT=16'hFEFF;
  DFFR ff_rdata_en_s0 (
    .Q(w_rom_rdata_en),
    .D(n7_6),
    .CLK(clk),
    .RESET(n_trd_d) 
);
  pROM w_rom_rdata_0_s (
    .DO({DO[31:1],w_rom_rdata[0]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s.BIT_WIDTH=1;
defparam w_rom_rdata_0_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFED751CC9806D8FC16B67793F8F7F6AF7827B64916000001;
defparam w_rom_rdata_0_s.INIT_RAM_01=256'hEDFE713F5C5A05A0582A8310D9E7BCD39E8CFFF7EF87FFFDFAC405BD9A7D006A;
defparam w_rom_rdata_0_s.INIT_RAM_02=256'hD420BDFBF153C5847F4F4D8507270D8C1E4E53BDF2F7BDFF4AFBCEBE1DF11662;
defparam w_rom_rdata_0_s.INIT_RAM_03=256'h406DEFC54F75C216D4F74DD5AA155159AE937D66BA66DBFEEDDE6BFD47555DAA;
defparam w_rom_rdata_0_s.INIT_RAM_04=256'hC6212AAD537FF6EB0E90D22B69A4DD69D29A46DEFC54FFFA679FCDD5AA5136A3;
defparam w_rom_rdata_0_s.INIT_RAM_05=256'hABF1AB2ADE7CE39EA9155969BD0F928C330FD746EBB7BFB3B226951285004852;
defparam w_rom_rdata_0_s.INIT_RAM_06=256'hDA74D760DB2C34AA0D32836AB0FF519454E971AAD3AD6B4F31746AD51AA546AE;
defparam w_rom_rdata_0_s.INIT_RAM_07=256'h0000020000000000FFFFFFFFBFFFFFFE000000000009D3153954CE7191475DA7;
defparam w_rom_rdata_0_s.INIT_RAM_08=256'h0000000800000000FFFFFFFFFEFFFFFF8000000000002000FFEFFFFFFFFFFFFB;
defparam w_rom_rdata_0_s.INIT_RAM_09=256'hFFBFFFFFFFFFFFEF0000080000000001FFFFFFFEFFFFFFFF0000000000200000;
defparam w_rom_rdata_0_s.INIT_RAM_0A=256'hFFFEFFFFFFFFFFFF0000002000000001FFFFFFFFFBFFFFFF0000000000008001;
defparam w_rom_rdata_0_s.INIT_RAM_0B=256'h0000000000020000FEFFFFFFFFFFFFBF8000200000000000FFFFFFFBFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_0C=256'hB6C4E52676606744367047E51401C373471187B7F3F683210413010023839453;
defparam w_rom_rdata_0_s.INIT_RAM_0D=256'hC410959581E5E4C50400362497E1D197679583F547F3B30033C3872604F74703;
defparam w_rom_rdata_0_s.INIT_RAM_0E=256'hFFFFFFFFFEFFFFFF8000000000002001FFEFFFFFFFFFFFFB0000020000000001;
defparam w_rom_rdata_0_s.INIT_RAM_0F=256'h0000080000000000FFFFFFFEFFFFFFFF8000000000200000EFFFFFFFFFFFFBFF;
defparam w_rom_rdata_0_s.INIT_RAM_10=256'hD669FFF313F5F4F4FBDAF0F325367F91F1BFB979E131131F6DA9E2117112DE5B;
defparam w_rom_rdata_0_s.INIT_RAM_11=256'h76BAB5775EFE7BB576DAB56FBBAE9EBEEB28BB5E6779E790CF7FFF9F33DBFFF4;
defparam w_rom_rdata_0_s.INIT_RAM_12=256'hD34A303BFFFFA5C7CFDBD65244211ABD698E78FD13ABF2BB9DDD697FBFAFEAB1;
defparam w_rom_rdata_0_s.INIT_RAM_13=256'h2101EE728AA8B496680FEAD83E11E05B9AE7EF909781FF3F121E1E9A1C2D1FB9;
defparam w_rom_rdata_0_s.INIT_RAM_14=256'h20E7DFCF7C929D59FCFFE13FFDFF9CF2DFFE67B983B6CBF774A2E764AAFFC589;
defparam w_rom_rdata_0_s.INIT_RAM_15=256'h5855FF7BCCD90A8EE941915151566BFCEB2EFA2CD5FB7C779B79B742D6781E62;
defparam w_rom_rdata_0_s.INIT_RAM_16=256'hCDDDEC1747FBE41CC6BDF1AEF6DFFE6DFB9AFE7CDBD219A33D2F0ADE393DFC36;
defparam w_rom_rdata_0_s.INIT_RAM_17=256'h9D168DFFF5E81CEE3AB03CFEFC9FBC8BE5BBE32E7FF79C73F2F7F676FA9D3D16;
defparam w_rom_rdata_0_s.INIT_RAM_18=256'hE69ABAED56FCB50353B3EF1CFFE2F3C7379BBBBDE767FEBBFCDEE9375E6BD6D9;
defparam w_rom_rdata_0_s.INIT_RAM_19=256'h41220A3E7F84BCF12E32F379ECDF9B039F70F71E9DE6DF4883FE65DFACF75FD7;
defparam w_rom_rdata_0_s.INIT_RAM_1A=256'h1CFE4048B0CCF492321954282172E9502471B4D6D2DE28CC152E366000092266;
defparam w_rom_rdata_0_s.INIT_RAM_1B=256'h9B273A536FD77AD7B34B79D8D58EA86E759DFCFD74BC6A776DAB69163E098D24;
defparam w_rom_rdata_0_s.INIT_RAM_1C=256'hEFF3E6772FE46F316CE405E8532D319C7B7765B3860B38D51772824542305D4C;
defparam w_rom_rdata_0_s.INIT_RAM_1D=256'h301636AC3A5F558756C8B30A0C348F4583FD0B0AFFF9660D9E60493CB25E335D;
defparam w_rom_rdata_0_s.INIT_RAM_1E=256'h680EC06F66B86F36FDF8F592F199A75AEFEFF2EE1EFDBBD7EEED3E14A6466629;
defparam w_rom_rdata_0_s.INIT_RAM_1F=256'hA518D0DD9C9360E2DD0DBFFA55B3BDA59EBA4EE62284CAA845001EC25ABDEE66;
defparam w_rom_rdata_0_s.INIT_RAM_20=256'h9D416265692E64D71D6392FE7758E77877A18F4EFD7F3D16CE4905BF9274BE51;
defparam w_rom_rdata_0_s.INIT_RAM_21=256'h4B967E7AF372F7EF359FF32AC9C9D9ECE2F3EEF19B770AEFCF2797752EBDDBB6;
defparam w_rom_rdata_0_s.INIT_RAM_22=256'h93BDA1E6FB6A95EE5DFDDBEEE77B49ED24B7CEB839413A84F82F47EEDB84B7AE;
defparam w_rom_rdata_0_s.INIT_RAM_23=256'hCADA7F78AB7A4AFE1C9D8EEBFF3EE79DF7F52EF52C14FBBBFF9D3EA7697EA769;
defparam w_rom_rdata_0_s.INIT_RAM_24=256'h6DB7FFFC310B5A741334CE3A894D93FB72FE20321B74022423486D8D5DCF34B4;
defparam w_rom_rdata_0_s.INIT_RAM_25=256'h14CFCF57B2C0A066BB9153CFC76520000000003EC53A577CBB2CA756379DDB9A;
defparam w_rom_rdata_0_s.INIT_RAM_26=256'h4BDE93938F4FD0902218669C24B96324884014124894798F897B84A4BF1D792C;
defparam w_rom_rdata_0_s.INIT_RAM_27=256'hBFD87648C8D863863861F9161863863F4D36936CBED5934B7EABF4AFE4DE57FD;
defparam w_rom_rdata_0_s.INIT_RAM_28=256'hD61C15E2578EF42E0004BBAB2C18B6B33DD32BEB6DE9BE53BAA307E6EFB9F5A3;
defparam w_rom_rdata_0_s.INIT_RAM_29=256'h3F4E6DF7AF6EF9E7CF8B43E7F8F1E3C64B393CBEC39F3EA7B76151FE7B3BCFBF;
defparam w_rom_rdata_0_s.INIT_RAM_2A=256'h666ECDDDDDDDD8A1A2A98260910AF9B34DF96124F7DD9C85F564C361FC261BF5;
defparam w_rom_rdata_0_s.INIT_RAM_2B=256'hFC0A4FEF390155000002ABFEAFEBEBED146B6CA7FBD65704ACF2CF8B3E7C0068;
defparam w_rom_rdata_0_s.INIT_RAM_2C=256'h0E80E80F9557DA3FAB25F014EE380007F7FA7BFD61F8B0E0A7BD883F36434F24;
defparam w_rom_rdata_0_s.INIT_RAM_2D=256'h18268F6FFFFFDB63BBE25C24FD6FE523FC78F1C25545540005F15541F81FB202;
defparam w_rom_rdata_0_s.INIT_RAM_2E=256'h2015A0305002C0201000D00000055070100140901001608060016010D0056E0C;
defparam w_rom_rdata_0_s.INIT_RAM_2F=256'hB003202050472090302750D07026D0F0D02330D0E00170B01040D0401004A000;
defparam w_rom_rdata_0_s.INIT_RAM_30=256'h60273060C001D010B00130C0B00050006002D0001001E0909000B050D0012010;
defparam w_rom_rdata_0_s.INIT_RAM_31=256'h600CE080A00950C0B002D05020017050E02CA04080023050B00D3020A0063050;
defparam w_rom_rdata_0_s.INIT_RAM_32=256'h5020B0B0900B50B030035070200140002001C0F0F0233010B006D010100560D0;
defparam w_rom_rdata_0_s.INIT_RAM_33=256'hB00E30807006B090100330C0F0005010B00050D0D02920D0502920000005A070;
defparam w_rom_rdata_0_s.INIT_RAM_34=256'h2005700000057050600E2040200090907003E0C09003F0A0D027D0907000A050;
defparam w_rom_rdata_0_s.INIT_RAM_35=256'hA006B0204002D0807002F0807002F080100F70C0B00770C0A00FF080B001F000;
defparam w_rom_rdata_0_s.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.INIT_RAM_3F=256'hFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s.READ_MODE=1'b0;
defparam w_rom_rdata_0_s.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s0 (
    .DO({DO_0[31:1],w_rom_rdata[1]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s0.BIT_WIDTH=1;
defparam w_rom_rdata_0_s0.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE8A1908051ADE800700BDC21C7A076B42EE16591C000012;
defparam w_rom_rdata_0_s0.INIT_RAM_01=256'hFC00EA7FA607607605403E4440103300E9A900F4C8A83FD9401001DD9FD9600D;
defparam w_rom_rdata_0_s0.INIT_RAM_02=256'h21FF61001F80470501C95417A0086B314403BC210B04200080860C02EFFF60FC;
defparam w_rom_rdata_0_s0.INIT_RAM_03=256'h1CD2007E0778A2B47785A107C3226622912C508A44AD2006214D807C8AFE6AE9;
defparam w_rom_rdata_0_s0.INIT_RAM_04=256'h694A7CBE1A8000925D266CB6E7DB1253A4CD9D2007E0000000386107C366C4CC;
defparam w_rom_rdata_0_s0.INIT_RAM_05=256'h0FFB0E43E27335A03AA18D839052452A46439DE8A4D2008627C0E667FEF6F7ED;
defparam w_rom_rdata_0_s0.INIT_RAM_06=256'h81E3FA1D8E4761B0D864363B1DFFFB3EC9D35B5076F2878063DEC3E1B0E86C3B;
defparam w_rom_rdata_0_s0.INIT_RAM_07=256'h0000020000000000FF7FFFFFFFFFFFFF80000000000025F807785BD7D1E1261E;
defparam w_rom_rdata_0_s0.INIT_RAM_08=256'h8000000000000400FFFFFFFFFEFFFFFF0000004000002000FFEFFFFFF7FFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_09=256'hFFFFFFFFFFFFFFEF0000000000040000FFFFFFFEFFFFFF7F0000400000200000;
defparam w_rom_rdata_0_s0.INIT_RAM_0A=256'hFFFEFFFFFF7FFFFF4000002000000000FFF7FFFFFFFFFFFF0000000000000000;
defparam w_rom_rdata_0_s0.INIT_RAM_0B=256'h0000040000020000FEFFFFFF7FFFFFFF0000200000000000F7FFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_0C=256'h74A481C0B35096C5109331210434E1808034116392310643C4647081A0A4A424;
defparam w_rom_rdata_0_s0.INIT_RAM_0D=256'hC4D45656124434400606C07414C351A0D0A0D425D0C707C4074646E170922030;
defparam w_rom_rdata_0_s0.INIT_RAM_0E=256'hFFFFFFFFFEFFFFFF0000004000002000FFEFFFFFF7FFFFFF0000020000000000;
defparam w_rom_rdata_0_s0.INIT_RAM_0F=256'h0000000000040000FFFFFFFEFFFFFF7F0000400000200000EFFFFFF7FFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_10=256'h0B06080727F80D0D12901D4048408922922230C808014101F020649A1245205B;
defparam w_rom_rdata_0_s0.INIT_RAM_11=256'h954A2596955B54B87A1CF8F2FCA779735CF3CA6AE39A8AA0A4C180C2DEA00C25;
defparam w_rom_rdata_0_s0.INIT_RAM_12=256'h00A0400143261050AA8AEA7B5E3F1FCBC6929505CE2544EC76518E7556406DC2;
defparam w_rom_rdata_0_s0.INIT_RAM_13=256'h4545DEAC14ECC6C4A72859E5DD272E737FDA506277BD4260CCD92A6EF0405249;
defparam w_rom_rdata_0_s0.INIT_RAM_14=256'h4FA8178BEDFDBAAA25C452D120415096E8651E02BC609055545AD16470069A85;
defparam w_rom_rdata_0_s0.INIT_RAM_15=256'h29A98C632002E57894B8062266248600C157FAC1E9008558AC0A801E18C631F6;
defparam w_rom_rdata_0_s0.INIT_RAM_16=256'h96EC00BD4CCAC6250B4AC3189F1899F188038008A055A273CDD177AD34CFF8CB;
defparam w_rom_rdata_0_s0.INIT_RAM_17=256'h6714C124D62309CAD9C619444020C0240D0AF9A97CB1B308061932185B56C152;
defparam w_rom_rdata_0_s0.INIT_RAM_18=256'h7A2FAFF7C313D2E124755D82022A4B608F02F82E306330058765B8ED3C0FB20D;
defparam w_rom_rdata_0_s0.INIT_RAM_19=256'hD25FFD90B2B64D1B434E019A3AA4124D791656926092951A2507C3D7E517B505;
defparam w_rom_rdata_0_s0.INIT_RAM_1A=256'h6D2EC4C68ADBD109A6D9CD846D5A2236ACDBF07A66D7660ED5ABF60B52858403;
defparam w_rom_rdata_0_s0.INIT_RAM_1B=256'h2A092D24338D8179268FFE4CE64F78EEFFFE3629054198BF2F1E9673C0CCA0B7;
defparam w_rom_rdata_0_s0.INIT_RAM_1C=256'h1408DF82940C85631046705285E21F222DE8F2C95A1C1357392BB800DAD380E5;
defparam w_rom_rdata_0_s0.INIT_RAM_1D=256'h65B3D460E8A2243233459FC6C475AFCC3503986B40861A604A3925F48AA0CD6E;
defparam w_rom_rdata_0_s0.INIT_RAM_1E=256'h2837DDB21202B495E333A41506648AC5B80002002000805B2AA8127311990AF6;
defparam w_rom_rdata_0_s0.INIT_RAM_1F=256'h6C8624040A4150B66A272CB4DC55D4529B0AB050CE3224E64C99C754C6D610E9;
defparam w_rom_rdata_0_s0.INIT_RAM_20=256'h1AA929DDF9FCDA1062264820A0FE97B19EBD79CB15A0FF312504F2847D1120C1;
defparam w_rom_rdata_0_s0.INIT_RAM_21=256'h0E1F43C84D000C90C0A988CC30002A9D480CE61FBCB23A18201862AED3DCC7CE;
defparam w_rom_rdata_0_s0.INIT_RAM_22=256'h364F940018A540552C1CC86609F9B366D500D95B9AEECFEFF564CC9C586DCA60;
defparam w_rom_rdata_0_s0.INIT_RAM_23=256'hBBC98CC98C193901AEDAD41B3EC2580EBCCED7CE5279399814A9FDCF32FBCF36;
defparam w_rom_rdata_0_s0.INIT_RAM_24=256'hB6CF3FF390422C09A0DD4367631A2633BCFA0A810F30416166042C1C1CFF7693;
defparam w_rom_rdata_0_s0.INIT_RAM_25=256'hAE31CCB713C45DA91C5C6182309A40000001001B92DE04B912E9892189032764;
defparam w_rom_rdata_0_s0.INIT_RAM_26=256'hC8FD8DB7E2A74A19B96EC944B25C8D0DA626D889A4FB0BAC2CBE0DEAF067CC32;
defparam w_rom_rdata_0_s0.INIT_RAM_27=256'h220CCCDB41401411201677894196012016C964B1BB7C39C8FAA879FFF444FFFC;
defparam w_rom_rdata_0_s0.INIT_RAM_28=256'hE2A02645212778F72CB2E8AE51E7CB96A032CD7D97FF70C06FFB61002A12A522;
defparam w_rom_rdata_0_s0.INIT_RAM_29=256'hE00CDFFC301BF23C38D1EE1FC7871E1F94005AFC54705BC058289760880020BE;
defparam w_rom_rdata_0_s0.INIT_RAM_2A=256'hC72A8000000003F2817390B52B3602C5B20A2A516D7600883613F9FEFF8FEFFE;
defparam w_rom_rdata_0_s0.INIT_RAM_2B=256'h2391B916214444111113BAEEEBBAEFBEFBDD8B12CC98E85CB2240091409CC8A8;
defparam w_rom_rdata_0_s0.INIT_RAM_2C=256'h4364363C73311D495049E6670D4598581871FC0E2A09157959DC936564E98013;
defparam w_rom_rdata_0_s0.INIT_RAM_2D=256'h55A998044CFF5A6601028A28479428D112A55E973333300023E73666246660DA;
defparam w_rom_rdata_0_s0.INIT_RAM_2E=256'hA00F0060A0402040C0407080104290E0004010C0204250C0200580402041852A;
defparam w_rom_rdata_0_s0.INIT_RAM_2F=256'h000B40406005400050069050B04880B0400350405042101020017010904C8080;
defparam w_rom_rdata_0_s0.INIT_RAM_30=256'h4026D0B0504010405040D0401040600020416040604180C09000B0800008D080;
defparam w_rom_rdata_0_s0.INIT_RAM_31=256'hE002D0C02044B080104050808040F0D050424000C040D09060465080B00A5000;
defparam w_rom_rdata_0_s0.INIT_RAM_32=256'h3042B030A04A9030A04A90E090441040C041B0B0404B50400008804040058040;
defparam w_rom_rdata_0_s0.INIT_RAM_33=256'hC04DD0C0004BD0A0E042D04030427080C0407090B045301030012080A00F0010;
defparam w_rom_rdata_0_s0.INIT_RAM_34=256'h204A4010200240A0800F4040E04330006041409090414020D00A10C000404080;
defparam w_rom_rdata_0_s0.INIT_RAM_35=256'hA00310A0E0096010E04CD010E044D0104005D000A04A50406049D00080413010;
defparam w_rom_rdata_0_s0.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s0.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.INIT_RAM_3F=256'hFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s0.READ_MODE=1'b0;
defparam w_rom_rdata_0_s0.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s1 (
    .DO({DO_1[31:1],w_rom_rdata[2]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s1.BIT_WIDTH=1;
defparam w_rom_rdata_0_s1.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE1A608185D2C4240606B38458B1862D6086A412D0000000;
defparam w_rom_rdata_0_s1.INIT_RAM_01=256'h5DC8EF7FB0954974954CBD5430659331F1BD720731AF0026000444D340804805;
defparam w_rom_rdata_0_s1.INIT_RAM_02=256'hA5D339327EB1B43601917402226BCB3F60C339093B55093AC2182EC1BE1068D6;
defparam w_rom_rdata_0_s1.INIT_RAM_03=256'h5E5AC9FAC229E2A0A74EE417DB3377776DBD0DDDB6D5AA718430DB08CD0B3BD1;
defparam w_rom_rdata_0_s1.INIT_RAM_04=256'h8E73B43EDAC0B22DA3FDB7ED10FF45B47F36E5AC9FAC7F8210370417DB33D066;
defparam w_rom_rdata_0_s1.INIT_RAM_05=256'h6FFC2E5BE4764BB0BAAD9583CFD7F5DA5247E36E9BBCA763BB6EB33939CF31CE;
defparam w_rom_rdata_0_s1.INIT_RAM_06=256'hB3CFF85C1E5F05B6C165B07B7C7FBDDB0E5C6C6CB5524DA07CBB0BEDC2EB70BB;
defparam w_rom_rdata_0_s1.INIT_RAM_07=256'h0000000000000000FFFFFFFFBFFFFFFF00001000000021EB1A685C554DA0DD3C;
defparam w_rom_rdata_0_s1.INIT_RAM_08=256'h9000000000000400FFFDFFFFFEFFFFFF8000000000002000FFFFFFFFF7FFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_09=256'hFFBFFFFFFFFFFFFF0000000000040000FDFFFFFEFFFFFFFF0000000000200000;
defparam w_rom_rdata_0_s1.INIT_RAM_0A=256'hFFFEFFFFFFFFFFFF0000002000001000FFF7FFFFFFFFFFFD0000000000008000;
defparam w_rom_rdata_0_s1.INIT_RAM_0B=256'h0000040000000000FEFFFFFFFFFFFFBF0000200000100000F7FFFFFFFFFFFDFF;
defparam w_rom_rdata_0_s1.INIT_RAM_0C=256'hC4A4A2E0A0C0C092D001806142E41454A0C4E0B034C410C1C5C4A2E090F00484;
defparam w_rom_rdata_0_s1.INIT_RAM_0D=256'hC442000005D03044C0C4E4C644A0B6149454B0D0B424E0C5D4A0A094C0348080;
defparam w_rom_rdata_0_s1.INIT_RAM_0E=256'hFFFDFFFFFEFFFFFF8000000000002000FFFFFFFFF7FFFFFF0000000000000000;
defparam w_rom_rdata_0_s1.INIT_RAM_0F=256'h0000000000040000FDFFFFFEFFFFFFFF0000000000200000FFFFFFF7FFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_10=256'hC6A19047F7FFC9C9DA9299E51760E33363628043EA1D8934B4036FDF97D52400;
defparam w_rom_rdata_0_s1.INIT_RAM_11=256'h2713D7253A368922A2F1E3C4E9367A7638E39247F72861F2DFEDDF423D89A9B5;
defparam w_rom_rdata_0_s1.INIT_RAM_12=256'h9581700016FDE78EDE78148018B5078AA329C7A9CF10C9F0B8939E59E72FA496;
defparam w_rom_rdata_0_s1.INIT_RAM_13=256'hD1D1ECBA0CA2209096DE01CA3539E53BD4DEEAC86A895F528E5B7E7A34F946D3;
defparam w_rom_rdata_0_s1.INIT_RAM_14=256'hC722AE2B04669729C4ADF2F7EF5FBAD4C2DF5DE189DCFDAAAA5396A452112E01;
defparam w_rom_rdata_0_s1.INIT_RAM_15=256'h3BB9CE77840BC54BDEA2877733B682D2ECEF08D1B40AF4F283E83E5659DA36C6;
defparam w_rom_rdata_0_s1.INIT_RAM_16=256'hE81B862F0DEAF3214CDCE2B767FE777DC28AA22A3995B9DAF5F52BCF7CC028FC;
defparam w_rom_rdata_0_s1.INIT_RAM_17=256'h15B06D7DE20A0A33316412D601BEA1B3D134F3CA8BD680CC061D141673DDA15C;
defparam w_rom_rdata_0_s1.INIT_RAM_18=256'h17F55505D27282890C23EE1163C0FB84402C0B3DB14EDCAD326AA81400B032DD;
defparam w_rom_rdata_0_s1.INIT_RAM_19=256'h84A65368950050FB426008A1F543CE0464634504220019F9A381002A28646606;
defparam w_rom_rdata_0_s1.INIT_RAM_1A=256'h5D179C8452113D818399CB2649117B2CA89A01EFA3857B469D000BEC631AC9AD;
defparam w_rom_rdata_0_s1.INIT_RAM_1B=256'hA209A2158FF931A90461BA7F10705494BA20B2C0A1597EE56034527F6CE52D92;
defparam w_rom_rdata_0_s1.INIT_RAM_1C=256'h587DF3A7F878A622B6E77DBC36496BF8EF2E145BD695BAC42A7BBE5092F768A0;
defparam w_rom_rdata_0_s1.INIT_RAM_1D=256'h73FF72549EE632E27F67F8E490500D8AA61B1549871BBEFE94296CE250ACBB33;
defparam w_rom_rdata_0_s1.INIT_RAM_1E=256'h4EA85D447232EB2B18CB028565D4EEF723776A6127769A0655541A7F1797F7B2;
defparam w_rom_rdata_0_s1.INIT_RAM_1F=256'h20B7AE56DFD10844B8892590DF481763A450BEF6AFA3EE6C8C8DF8A6F66622C5;
defparam w_rom_rdata_0_s1.INIT_RAM_20=256'hDD445040005E800E11260857AD6825054429AC680CC3F72B4FC77F1C4F7DACDD;
defparam w_rom_rdata_0_s1.INIT_RAM_21=256'h0ACF51586110670C134D82AD044590D061804C8427E6089081070D3B4A89907C;
defparam w_rom_rdata_0_s1.INIT_RAM_22=256'h36172021F244C387198993CCC2F2DA4B708E9055505455AF4169772218097B4A;
defparam w_rom_rdata_0_s1.INIT_RAM_23=256'h839187F384F3111C2B1055A258038754F86B666BEC4D93320F4DA76E5F4F6E5B;
defparam w_rom_rdata_0_s1.INIT_RAM_24=256'h20857FF080588012FC10C061129242085EE9AABAD6667755276B691971EF6630;
defparam w_rom_rdata_0_s1.INIT_RAM_25=256'h382FCFA097C65552C19407638547E0000061000FC28B159DBA01D16806050B00;
defparam w_rom_rdata_0_s1.INIT_RAM_26=256'hAA97365239FE5B8C1E70EF7592D48A8D22064D832E67C45124BF4A54C4568DB6;
defparam w_rom_rdata_0_s1.INIT_RAM_27=256'hA50186811CCDA48B6DA69A836CA4832BDEDB2591B82D39AA080B79D89850EC20;
defparam w_rom_rdata_0_s1.INIT_RAM_28=256'hF6B9376410956CC52DB6603F71D2D284A05A2D2C0404368685582C94A817A1B2;
defparam w_rom_rdata_0_s1.INIT_RAM_29=256'h20C03FD5B0EFE3FBF79ACDD83F7EEDDF950836FED757354035A8E16481018FBC;
defparam w_rom_rdata_0_s1.INIT_RAM_2A=256'h8955100000000B575E873CE3876B43EEFF7B6BA691F65E4DD747A3D3FA2D3FEC;
defparam w_rom_rdata_0_s1.INIT_RAM_2B=256'hDF1BAA25700505414143EBAFAEBEFBEFBED48B180944CBAB090007DB5EEF89D0;
defparam w_rom_rdata_0_s1.INIT_RAM_2C=256'h26D26F5693C901C430F3F73721E366F4F7DBFD7F6B79B5F16D3C6C242C972106;
defparam w_rom_rdata_0_s1.INIT_RAM_2D=256'h55A9DC2A4C00843712A29E2A3AD9EDD4FAD5AF573C93C80034634944C24C1649;
defparam w_rom_rdata_0_s1.INIT_RAM_2E=256'hB04D8080A046D0D00000D0C0806E20804061F0C0C062D000202180802001852A;
defparam w_rom_rdata_0_s1.INIT_RAM_2F=256'h00440080A06800C0806CA0C0606870406047C080A000B02040415080900CC080;
defparam w_rom_rdata_0_s1.INIT_RAM_30=256'hC0404000100180800047404090607010804370C0A06110006040E000E04810C0;
defparam w_rom_rdata_0_s1.INIT_RAM_31=256'hA06D00C0204B20D00048A0C0802760C0004D808080644080806940B04040C080;
defparam w_rom_rdata_0_s1.INIT_RAM_32=256'hE020E0C00024A0C00024A0806061F080804000406067C0800000708000018080;
defparam w_rom_rdata_0_s1.INIT_RAM_33=256'h60604000E02AC0C04026C080C04010C0606210402020A0C08064A080B0458080;
defparam w_rom_rdata_0_s1.INIT_RAM_34=256'h806E1080A06610C0A0428090A04EF000A00160C0006450D0606C80006020B080;
defparam w_rom_rdata_0_s1.INIT_RAM_35=256'hA005C0308043700000616000004160003069E080C044E04040036000A0606080;
defparam w_rom_rdata_0_s1.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s1.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.INIT_RAM_3F=256'hFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s1.READ_MODE=1'b0;
defparam w_rom_rdata_0_s1.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s2 (
    .DO({DO_2[31:1],w_rom_rdata[3]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s2.BIT_WIDTH=1;
defparam w_rom_rdata_0_s2.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE142985844806301C782570B2E61DCC75BC2490D0000000;
defparam w_rom_rdata_0_s2.INIT_RAM_01=256'h823C44031E996996994CBB5018250130D5382A035381802A00014128049001C4;
defparam w_rom_rdata_0_s2.INIT_RAM_02=256'hC5C3582A58B0343627D14E42C82401106642178413F1A4164288AD2112103843;
defparam w_rom_rdata_0_s2.INIT_RAM_03=256'h5CBCA962C2820828AF1BCD179BD5111124B3444492CBDA5C8D5549C044225D12;
defparam w_rom_rdata_0_s2.INIT_RAM_04=256'h2B4A743CD9E0A6896CB296496D2CD12596D2CBCA962C2842B398CD179B113422;
defparam w_rom_rdata_0_s2.INIT_RAM_05=256'h6E122E1BD2419F48B80D95D159CC94486183A91D4931A52DC7EB7114D2B4A56B;
defparam w_rom_rdata_0_s2.INIT_RAM_06=256'hB3CFF069961B67A7D9E1F65A6D83243A956AAA2CBE194EE72A728BCDA2E368BA;
defparam w_rom_rdata_0_s2.INIT_RAM_07=256'h0000000000000000FFFFFFFFFFFFFFDF800000000001358B02CC45A731A2493D;
defparam w_rom_rdata_0_s2.INIT_RAM_08=256'h8000000000000400FFFFFFFFFFFFFFFF0000000000002000FFFFFFFFFFFFFFFB;
defparam w_rom_rdata_0_s2.INIT_RAM_09=256'hFFBFFFFFFFFFFFFF00000800000000007DFFFFFEFFFFFFFF0000400000000000;
defparam w_rom_rdata_0_s2.INIT_RAM_0A=256'hFFFEFFFFFFFFFFFF4000000000000000FFF7FFFFFFFFFFFF0000010000000000;
defparam w_rom_rdata_0_s2.INIT_RAM_0B=256'h0000040000020000FFFFFFFF7FFFFFBF8000200000100000FFFFFFFBFFFFFDFF;
defparam w_rom_rdata_0_s2.INIT_RAM_0C=256'h10000515743034042430102584141401000002740500F4340000C01050001414;
defparam w_rom_rdata_0_s2.INIT_RAM_0D=256'hC4000000056585F6000004908080224420060424001014002404040004010014;
defparam w_rom_rdata_0_s2.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFF00000000000020007FFFFFFFFFFFFFFB0000000000000000;
defparam w_rom_rdata_0_s2.INIT_RAM_0F=256'h0000080000000000FDFFFFFEFFFFFFFF8000400000000000EFFFFFF7FFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_10=256'hA493CCE2C03325A5B90A31C13364DB3129E685CB124D851C6411044992104892;
defparam w_rom_rdata_0_s2.INIT_RAM_11=256'h241235241872A1303299B261B9261C7A7861934EED1883A107AC5F51A35855B8;
defparam w_rom_rdata_0_s2.INIT_RAM_12=256'h94832000CDB33925441107B79E50C664C1F2548366C9E9B0189A5B534E08248B;
defparam w_rom_rdata_0_s2.INIT_RAM_13=256'h9D9DB10845BB2DD5126527BB201ECD14600A2651E81A13417C43EFE825C9124C;
defparam w_rom_rdata_0_s2.INIT_RAM_14=256'h56158AC8F9480C3340596BC5898C8CB639B6BB3D0904DB7FFF356FD842A04A0D;
defparam w_rom_rdata_0_s2.INIT_RAM_15=256'h6FCA739CCC2A18F3F87B8111111264DAD29908708F8609F32E32A3452091E40F;
defparam w_rom_rdata_0_s2.INIT_RAM_16=256'h1394C916297263B6C1452B04466455666B8536110D37CF1CB3D24B524BC00A98;
defparam w_rom_rdata_0_s2.INIT_RAM_17=256'hAD631E31733A272824544736C080E0943BBF756546C53A7DF3DE6407F7C6D86E;
defparam w_rom_rdata_0_s2.INIT_RAM_18=256'h68A1D16A9DAC89E9C17927BAA73765DE81A8021D1034848484C4EF6406A000E6;
defparam w_rom_rdata_0_s2.INIT_RAM_19=256'h774BE6BBA4EE3716E777456E39B589E679F29AE5728AAC503A0AE079CFA38FCA;
defparam w_rom_rdata_0_s2.INIT_RAM_1A=256'hB8B55A455BCD050152AF9D557A254B3564E38AC8BBB84B5FA07D7DEF80166D7F;
defparam w_rom_rdata_0_s2.INIT_RAM_1B=256'hB11E0AF1EAC3DBA0A3A639170A7016509621268AAD12D28E5FE79C27BC57CBFB;
defparam w_rom_rdata_0_s2.INIT_RAM_1C=256'hD1ADEB2D31A8C7E3A7BBA53ED63BFD9ADBE68716ED996D8A33D553D9F576EDEE;
defparam w_rom_rdata_0_s2.INIT_RAM_1D=256'h1147A37482A22AACE7AF3E6FB26099CEEC6B1DD10B2AACCAB77DFFE55E896A33;
defparam w_rom_rdata_0_s2.INIT_RAM_1E=256'h573FDAE02618EDBC6FA92AB44B5C299C7DBBB5B1ABB96C757FFD01E544ED553C;
defparam w_rom_rdata_0_s2.INIT_RAM_1F=256'h4804944414900543D729659269F981C316D699A764B8AFFF9AEF97749C437A7A;
defparam w_rom_rdata_0_s2.INIT_RAM_20=256'hB0DED7A8AE92B5197B455DBA42DC3BE02414CA65C08D673A7A67A76C464520BB;
defparam w_rom_rdata_0_s2.INIT_RAM_21=256'h34C4A4967F314A9B234FA7CE78C734C269F69D8633AC95CC431C2D395953B03D;
defparam w_rom_rdata_0_s2.INIT_RAM_22=256'h9337786396D1F3069B53BE9DB6065219580C14500414692EA53A2ED6A0E039AE;
defparam w_rom_rdata_0_s2.INIT_RAM_23=256'h543C460CC0C784AB91CBC8D461E0B8F4F469C369C0E727673C0F073CCE0F3CCE;
defparam w_rom_rdata_0_s2.INIT_RAM_24=256'h6934FFFE8C1ABA3C9175841097AEBB100A382D739ECF2326F0CE5B03EB581F67;
defparam w_rom_rdata_0_s2.INIT_RAM_25=256'h76198428659D6EF5582AAA516EE970000181002F99FB1025C54CE85329AEB192;
defparam w_rom_rdata_0_s2.INIT_RAM_26=256'h333454E1CECA10FEB393711ADB7EE764BC36FB8C0DCE6DEC8EF16E7B72BC8145;
defparam w_rom_rdata_0_s2.INIT_RAM_27=256'h5FAA2C75DD8BB8AAAF288AAACFAEE3A90A592C9C87A392330006EC986B9A4C1F;
defparam w_rom_rdata_0_s2.INIT_RAM_28=256'h563651E6D698819FB7FFD55EDC2CE7300AE556664C6933435117B45616716CF8;
defparam w_rom_rdata_0_s2.INIT_RAM_29=256'hC9E0C9E86DC4FB52A52A85502A54A9534518A4BEC6A5A46AA68D05E4C51C7D02;
defparam w_rom_rdata_0_s2.INIT_RAM_2A=256'h547FD99999999219C4DA60D67C31AD72CBD163FC9C96732585751A8D01B8D403;
defparam w_rom_rdata_0_s2.INIT_RAM_2B=256'h904BD3FDF91441104512EFBEEBAEBAEBAEA73E737F767B279E5DED0B34F5AC7D;
defparam w_rom_rdata_0_s2.INIT_RAM_2C=256'h4B64B701E59241A63A300CEDDD3731AAA69BEAD563D0B1B52EB4CCD8D4B4E31C;
defparam w_rom_rdata_0_s2.INIT_RAM_2D=256'h5FBD5B1B9800A51686C8208468A945E5A4F9F7E620E20C00341D366036036492;
defparam w_rom_rdata_0_s2.INIT_RAM_2E=256'h00492000004080808040500040632000C06020000063E0006061A0006041AFAF;
defparam w_rom_rdata_0_s2.INIT_RAM_2F=256'h004010200062103000652040E06A200030674000004040C0E0411040604EF000;
defparam w_rom_rdata_0_s2.INIT_RAM_30=256'h205060604040E00040466040306040802061A0006041C0006040B000104C2020;
defparam w_rom_rdata_0_s2.INIT_RAM_31=256'h40480000004820003067200070462040E0489040406B604060406000206D6040;
defparam w_rom_rdata_0_s2.INIT_RAM_32=256'h2060B0002061200020612000006020002040000010674000000220006041A000;
defparam w_rom_rdata_0_s2.INIT_RAM_33=256'h004060302048E000206760402040900000629000406060006064600000412040;
defparam w_rom_rdata_0_s2.INIT_RAM_34=256'h0003900000439000204A10804044208000401080000490500069A000A0400040;
defparam w_rom_rdata_0_s2.INIT_RAM_35=256'hA00160000061A00000404000004040003043C040B040C080306740D0E040E000;
defparam w_rom_rdata_0_s2.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s2.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.INIT_RAM_3F=256'hFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s2.READ_MODE=1'b0;
defparam w_rom_rdata_0_s2.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s3 (
    .DO({DO_3[31:1],w_rom_rdata[4]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s3.BIT_WIDTH=1;
defparam w_rom_rdata_0_s3.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE236904066A56E20792FFD09D3ED70100A6201029000000;
defparam w_rom_rdata_0_s3.INIT_RAM_01=256'h8298CD8027A3FA17A1D52A647929592059102307FFA5403F1111040824106DEB;
defparam w_rom_rdata_0_s3.INIT_RAM_02=256'h894779AB48A14A4985A188E38B0610902007BD845B75A55A8428300A021338C0;
defparam w_rom_rdata_0_s3.INIT_RAM_03=256'h9578AD2287E80E89270FDCA7033333336C9328CDB2579B543CF0DB88CC6A7F03;
defparam w_rom_rdata_0_s3.INIT_RAM_04=256'h6BDA35381AD4AE5B1DB1929BE36CCB63B632578AD2282A9400025CA703333266;
defparam w_rom_rdata_0_s3.INIT_RAM_05=256'h0400478105EBB8853F81A4C34041B0132600000EDB41B507A3EEB33014A52948;
defparam w_rom_rdata_0_s3.INIT_RAM_06=256'h84C1C0BB2F86CBC1B2F86CBC1B3C331A0C5868252050D4C8085213C184E8611C;
defparam w_rom_rdata_0_s3.INIT_RAM_07=256'h0000020000010000FF7FFFFFBFFFFFDF000000000000248A008D555379A4DA4F;
defparam w_rom_rdata_0_s3.INIT_RAM_08=256'h1000000800000000FFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_09=256'hFFFFFFFFDFFFFFEF0000000000000000FDFFFFFEFFFFFFFF0000400000200000;
defparam w_rom_rdata_0_s3.INIT_RAM_0A=256'hFFFFFFFFFF7FFFFF0000000000000000FFF7FFFFFFFFFFFF0000010000008000;
defparam w_rom_rdata_0_s3.INIT_RAM_0B=256'h0000000000000000FEFFFFFF7FFFFFBF0000200000100000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_0C=256'h40303033607030F06274B737360273B3A4C0F430634430277737B36242F4F3F3;
defparam w_rom_rdata_0_s3.INIT_RAM_0D=256'hC42735352070F0F0838362974703E472376270963477F7731290B0420727A7B3;
defparam w_rom_rdata_0_s3.INIT_RAM_0E=256'hFFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF0000020000010000;
defparam w_rom_rdata_0_s3.INIT_RAM_0F=256'h0000000000000000FDFFFFFEFFFFFFFF0000400000200000FFFFFFFFFFFFFBFF;
defparam w_rom_rdata_0_s3.INIT_RAM_10=256'h0B168BC6D804C2021294165D7C9D1F6484485998A5426C6836E6946C8A247D94;
defparam w_rom_rdata_0_s3.INIT_RAM_11=256'hCD674BCCC1931E6EED366CD86E638D9B8E9E67B339C71C8F2E7D5F45DA792E46;
defparam w_rom_rdata_0_s3.INIT_RAM_12=256'h21E48000516A8C781044EEF5183B8E4AA4313643EF16666753394F90835359E5;
defparam w_rom_rdata_0_s3.INIT_RAM_13=256'h4C4C513A4DDFEBE566D3C1BA43481582F04E08F4626906100ED03A7DA26247C2;
defparam w_rom_rdata_0_s3.INIT_RAM_14=256'h47323013026D4AA68AE0C2E344402116AA2C5A8F6C5380AAA82C9EA444285E8C;
defparam w_rom_rdata_0_s3.INIT_RAM_15=256'hA99C00003D8000B2805DB3333337448301310E71992C2348648648833A0A82A4;
defparam w_rom_rdata_0_s3.INIT_RAM_16=256'hCA0A1E98A80B162785C01B22AF023BF00AA3228B20366202C1F0F70180D2A2CF;
defparam w_rom_rdata_0_s3.INIT_RAM_17=256'hEEEB49E8123487F059590F68680B08157FB4334E85917F9200DD3A380B9DD95C;
defparam w_rom_rdata_0_s3.INIT_RAM_18=256'h3005E57D8FCE814CC7DE007EC43DC01F8A2D51B4E269090F96E773F8A8B53465;
defparam w_rom_rdata_0_s3.INIT_RAM_19=256'h73F9BFD8A2FEAF9B677F0B5F3FE42BF76D57CB8BFB8D0005750F22F3C7C78991;
defparam w_rom_rdata_0_s3.INIT_RAM_1A=256'h21A07674CF1F020DB4B62D5B7A9304B57FDA51085736453AA88228B003D64F7D;
defparam w_rom_rdata_0_s3.INIT_RAM_1B=256'h860BF4C88002EF25078D8380A7455046B60A33018D248174BA368620C0464093;
defparam w_rom_rdata_0_s3.INIT_RAM_1C=256'h398C6F4C598FD5CB898669E4F2BBECBE7FF4C326095AE126B4C3B5FAD502A6F6;
defparam w_rom_rdata_0_s3.INIT_RAM_1D=256'h3B20CB738134A62B60770416B3E9DABE2E627C55992382562ABF64C0C69248A3;
defparam w_rom_rdata_0_s3.INIT_RAM_1E=256'h10350C886EB866E837310674924117005E999398A999E74AD5570E602289A216;
defparam w_rom_rdata_0_s3.INIT_RAM_1F=256'hD915208431008223FF8BB6F89819F83BB8C681804C582CCD2A98AF6281623A38;
defparam w_rom_rdata_0_s3.INIT_RAM_20=256'h19C41FB9D9D07B8A3F9DCBC0EF5E47ECEAB452ADDACC4AF8B8A76A6740022686;
defparam w_rom_rdata_0_s3.INIT_RAM_21=256'h8CE060915C9400516A09537E7652209045154006342238043542692292E80544;
defparam w_rom_rdata_0_s3.INIT_RAM_22=256'h302F1EA850914A24A0280D001410A0428848854404450008212B08EB10E9422A;
defparam w_rom_rdata_0_s3.INIT_RAM_23=256'h7486146C9090CC338BDE9DEAA3C97A00951A2D1A2E2850105209014610014610;
defparam w_rom_rdata_0_s3.INIT_RAM_24=256'hFBFA3FF60400BA77C1E6475CF084BCBB53DA09C1862021A0C086188810D0360F;
defparam w_rom_rdata_0_s3.INIT_RAM_25=256'h8050D038293570B6DF19C4BAFCBA000000800003B15CA000CBD47A9BFC9CF8B6;
defparam w_rom_rdata_0_s3.INIT_RAM_26=256'h34F822CBC180251B34AF07A4925EA46FD81DDC96C6568CDC3EAA0E74F0208868;
defparam w_rom_rdata_0_s3.INIT_RAM_27=256'h3E9EFE7454AAA8FBCE2882FBCE2AAA8C62492DB006020634AD54581089A40821;
defparam w_rom_rdata_0_s3.INIT_RAM_28=256'h0032331781B56AD7A5B6D55D5085F4E499CBEF77684936C7A05C28364E8C4199;
defparam w_rom_rdata_0_s3.INIT_RAM_29=256'hE0B5883C288C108102606480102040844D4A6C0006256D641836010782501243;
defparam w_rom_rdata_0_s3.INIT_RAM_2A=256'h88D542222222205C053C7A045AA59B76C9261349B98AA9704802110A0110A806;
defparam w_rom_rdata_0_s3.INIT_RAM_2B=256'hB80012EE8D4504145143AEBAFBEFBEFBEF96DE783BA3309A4584C260A867AC52;
defparam w_rom_rdata_0_s3.INIT_RAM_2C=256'h28528466C61C772AC98808AFA9908D384D005A20132601972C430AE6E22E9549;
defparam w_rom_rdata_0_s3.INIT_RAM_2D=256'h7EE913156E00E7C4856A80EB500088194120408113913800074E1C12872C604B;
defparam w_rom_rdata_0_s3.INIT_RAM_2E=256'hF0025050700570D050000050800880108000C0C1E00011D1D00411D1D00417FB;
defparam w_rom_rdata_0_s3.INIT_RAM_2F=256'h2009C0A08001C0C0E00081404001005190209000A002A1414000205030013051;
defparam w_rom_rdata_0_s3.INIT_RAM_30=256'h80363040E00000D170003050700011506000001000201051D00041D0500290C0;
defparam w_rom_rdata_0_s3.INIT_RAM_31=256'h8026C04040049040402840505020404080064040C006B040402AB1C0C00AB050;
defparam w_rom_rdata_0_s3.INIT_RAM_32=256'h40024080400880C1400880108004C0103001A050300890D1300901D150041000;
defparam w_rom_rdata_0_s3.INIT_RAM_33=256'h702D305080213040C000B1906002214060002150F00710D0F0031051D00A5011;
defparam w_rom_rdata_0_s3.INIT_RAM_34=256'h10280190102000508001409070091010B0016010102000C1A0021050C0203050;
defparam w_rom_rdata_0_s3.INIT_RAM_35=256'hA000115030080140700DD1407005D04000045040C02A50C0C00050C0C0200190;
defparam w_rom_rdata_0_s3.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s3.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.INIT_RAM_3F=256'hFF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s3.READ_MODE=1'b0;
defparam w_rom_rdata_0_s3.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s4 (
    .DO({DO_4[31:1],w_rom_rdata[5]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s4.BIT_WIDTH=1;
defparam w_rom_rdata_0_s4.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE0238D1104FACAC0784BFC51DFB276A40A6240208000000;
defparam w_rom_rdata_0_s4.INIT_RAM_01=256'h130A0FC2A682E80E82440A7500EB7B01FB98F7F771037FEE1414054820107FFE;
defparam w_rom_rdata_0_s4.INIT_RAM_02=256'h8043FBD2FF81C2000D8A0A4E044C10B82C8FBE19B78638BE86192006A3E76A15;
defparam w_rom_rdata_0_s4.INIT_RAM_03=256'h24794BFE07EAA148572FC0025122222249200889249782B4407C926889757F03;
defparam w_rom_rdata_0_s4.INIT_RAM_04=256'h48C6BC168A9360125801A412CB00024300348794BFE0748E03BC6002D1220044;
defparam w_rom_rdata_0_s4.INIT_RAM_05=256'h4C0A0DD321708E8013E888986059251A01080D28D2042B17A3EEA22494A42908;
defparam w_rom_rdata_0_s4.INIT_RAM_06=256'h20A9201A0DD68355A0DD68355A00E75E89525A8453A4C2877A5E8128A05A2835;
defparam w_rom_rdata_0_s4.INIT_RAM_07=256'h0000020000010000FFFFFFFFFFFFFFFE00001000000865F810F8844243E0900B;
defparam w_rom_rdata_0_s4.INIT_RAM_08=256'h0000000000000000FFFDFFFFFEFFFFFE0000000000002000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_09=256'hFFFFFFFFFFFFFFFF0000080000040001FFFFFFFFFFFFFF7F0000000000000000;
defparam w_rom_rdata_0_s4.INIT_RAM_0A=256'hFFFEFFFFFF7FFFFF0000000000000000FFF7FFFFFFFFFFFF0000010000008001;
defparam w_rom_rdata_0_s4.INIT_RAM_0B=256'h0000040000020000FFFFFFFFFFFFFFFE0000000000000000F7FFFFFBFFFFFDFF;
defparam w_rom_rdata_0_s4.INIT_RAM_0C=256'hE888B8F8685858E82A39F80B2BA858CFA8F8E8292878FBC86FCB1F0F9F1BA9A9;
defparam w_rom_rdata_0_s4.INIT_RAM_0D=256'hCC7B08083878B8F88B8B0B8B1B9A383BBB2B1B1B5B792B6F38A8899FEB58A8F8;
defparam w_rom_rdata_0_s4.INIT_RAM_0E=256'hFFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF0000020000010001;
defparam w_rom_rdata_0_s4.INIT_RAM_0F=256'h0000080000040000FFFFFFFFFFFFFF7E0000000000000000EFFFFFF7FFFFFBFF;
defparam w_rom_rdata_0_s4.INIT_RAM_10=256'h36E8BA50FC2850505A561547F846BAA0C06AAB082020098E38908C28A2346EA2;
defparam w_rom_rdata_0_s4.INIT_RAM_11=256'h4422014440928224241224482A2288928A082212214104800092008B39DA8C04;
defparam w_rom_rdata_0_s4.INIT_RAM_12=256'h711810004B064208CA2C1F8BFD33B719786E1C3D4682422211100A10420100A0;
defparam w_rom_rdata_0_s4.INIT_RAM_13=256'hC4C4D977FB777B711FA155FEB48B1556AA1DE4B9F7CB403E7FB8E3F731D744BD;
defparam w_rom_rdata_0_s4.INIT_RAM_14=256'h77F956816E7FD3AD86D409D022739296E960BE4BC880B448896F342CEE27DD84;
defparam w_rom_rdata_0_s4.INIT_RAM_15=256'h27939CE7203011BD08D00222222447620151F6D42A104680D94D94C39C6218E5;
defparam w_rom_rdata_0_s4.INIT_RAM_16=256'hFEDC03F58CCACEAABFBDDF777A3B66A38E03C00CD6D614A7AFED93DC73CFFA88;
defparam w_rom_rdata_0_s4.INIT_RAM_17=256'hBFBB1B8CCEF8870F3EB52F81653385367CE4F6DD582BDA89F6FDBE8987BB7D5D;
defparam w_rom_rdata_0_s4.INIT_RAM_18=256'h7F7ADAF1E80D6B56B15FEDFA0ABE077EAF03FDA8C8FA7BA8FFFFF97F3C0FAB63;
defparam w_rom_rdata_0_s4.INIT_RAM_19=256'h80241200B2F56F2B6F77ADDE6FEE3356EFD7ABFAB787F1BDEB8FE7EFF70FC5ED;
defparam w_rom_rdata_0_s4.INIT_RAM_1A=256'hC090607F8EDFF9956E28EC67F39632B10ADBF67F3DB7721A20AA0A000008A01B;
defparam w_rom_rdata_0_s4.INIT_RAM_1B=256'h052082B2EF90085307DFC1E4EECFAAEEFD9EF5731D432C81A26A6119415623B6;
defparam w_rom_rdata_0_s4.INIT_RAM_1C=256'h08000B9A8806D9CB114BB0020844DA40224A514532DCD266B8AD5826C69F06F2;
defparam w_rom_rdata_0_s4.INIT_RAM_1D=256'h131959E35CCEAC0AF957C8F62379A0AC0A00D81C80C011E07BBB6DAB8EA19190;
defparam w_rom_rdata_0_s4.INIT_RAM_1E=256'h0FE93B374B228088C6D1CC750C81CF66080007021000C1371114237B73B21011;
defparam w_rom_rdata_0_s4.INIT_RAM_1F=256'hDB9E03C16A41800448600000FE5FFE6B688EA15183231DDE2AAACFF3E7201439;
defparam w_rom_rdata_0_s4.INIT_RAM_20=256'h27E536ADF3ACEAE7BB457794DEFDCFEFEFFE7EDDBE4002B1151431012939D6A0;
defparam w_rom_rdata_0_s4.INIT_RAM_21=256'h1F54E8A5950188216C98576ED40449B4C615E26778D1FA25A010D36466FC4F8A;
defparam w_rom_rdata_0_s4.INIT_RAM_22=256'h00E6840209022CCC64BC43226C191EE46473B55FEAFBCACCB15AFFDEB1AD8E38;
defparam w_rom_rdata_0_s4.INIT_RAM_23=256'h50400C0073290876895EFBDBBB52696D9ED47BD47BF1F88820D8CD8B239B8B23;
defparam w_rom_rdata_0_s4.INIT_RAM_24=256'hFB6F00F7ED43B43D8F6DCD54B4A5B6DD9E7E8188C5117170972314541CB0CE85;
defparam w_rom_rdata_0_s4.INIT_RAM_25=256'h6824713779156F38FE3B8D2EDD2CC00000800019735F35F9C769E996A90EB7B6;
defparam w_rom_rdata_0_s4.INIT_RAM_26=256'hF80743FBF334EA3878C19245B6D49942905DDB899FE71FFF4D8EFFFFFCCFDC32;
defparam w_rom_rdata_0_s4.INIT_RAM_27=256'hED0A28F145D1410430D37BCD354104320000092005543AF8FFF818F7FDC47BFD;
defparam w_rom_rdata_0_s4.INIT_RAM_28=256'h392622864C9462F52DB6F36E70B7ED96A0E76EF7FFDF7DD76AAA311C9A1073A2;
defparam w_rom_rdata_0_s4.INIT_RAM_29=256'hF5AD022E9BA911870E5C2F87F0E1C38086804943243A4A818B42014C971F3642;
defparam w_rom_rdata_0_s4.INIT_RAM_2A=256'h52913333333333A8E4E368BC28BF2000126382D92922425ECB92592E0592E812;
defparam w_rom_rdata_0_s4.INIT_RAM_2B=256'h207C1D59415005405403FABFABFABFABFA89AB9F5658809B2804C67C380ABE12;
defparam w_rom_rdata_0_s4.INIT_RAM_2C=256'h0000031E12B5C937201484B58A1E216DCF3C27678267C91509BFE4D6D8FFA019;
defparam w_rom_rdata_0_s4.INIT_RAM_2D=256'hD4AB9B6D6FFFBDE6BF6AAA12750F9E11C162C1826946940035EA14000204244A;
defparam w_rom_rdata_0_s4.INIT_RAM_2E=256'hB00EE190904FE010700FE010300FE090700FE010504FE1C1100FE1C1100FE76E;
defparam w_rom_rdata_0_s4.INIT_RAM_2F=256'h000FE0C0C00FE1C1802FE041102FE140002FE141C00FE1D1D04FE080800FE051;
defparam w_rom_rdata_0_s4.INIT_RAM_30=256'h003F6141504FE0C1C00F6011104F8050106FE0C1002FE001C00FE190B04FE0C1;
defparam w_rom_rdata_0_s4.INIT_RAM_31=256'h802EE080004DE0C0400EE1C1C02FE041802EE000C00F6001C02F60C0806FE050;
defparam w_rom_rdata_0_s4.INIT_RAM_32=256'h402FE1C0000FE180100FE090700FE1D0904FE100C02FE0C0000FE1C1C00FE0C0;
defparam w_rom_rdata_0_s4.INIT_RAM_33=256'h502F6150102F6010500F6111500DE110D00DE041D021E0511021E051B00EE140;
defparam w_rom_rdata_0_s4.INIT_RAM_34=256'h1027E190102FE111104FE090104DE011500FE091402FE140402FE150502FE1D0;
defparam w_rom_rdata_0_s4.INIT_RAM_35=256'hA00FE050D02FE000006F0000004F0040406F0141C06F00C0406F00C0C02FE190;
defparam w_rom_rdata_0_s4.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s4.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.INIT_RAM_3F=256'hFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s4.READ_MODE=1'b0;
defparam w_rom_rdata_0_s4.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s5 (
    .DO({DO_5[31:1],w_rom_rdata[6]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s5.BIT_WIDTH=1;
defparam w_rom_rdata_0_s5.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFEFDCDEEC2A6012616B7B79FF8F7F6F5B8A6DBFFF7000023;
defparam w_rom_rdata_0_s5.INIT_RAM_01=256'hD3E84A42FE702702703B851030F7D3F9FFB9FFF7FD8FFFFF401550B7DFFF0001;
defparam w_rom_rdata_0_s5.INIT_RAM_02=256'h9C2BB0F0FEF9FDFFFF4759C01337013C36673B0873D1287FE23EE33CD21A6C5A;
defparam w_rom_rdata_0_s5.INIT_RAM_03=256'hC299C3FBE6001417AFD6E471F81111116DB11445B6F988FFE41C5B7446AB1928;
defparam w_rom_rdata_0_s5.INIT_RAM_04=256'hEFFF778FC4FFF21BE9BEB7DB556C43753756E99C3FBE7FFA101FE471F8111023;
defparam w_rom_rdata_0_s5.INIT_RAM_05=256'hE20FE2F8BB177F1F8A3C74215F09B0AE54045FAF5BBE8FFB5F73311FDEF7B5AD;
defparam w_rom_rdata_0_s5.INIT_RAM_06=256'hFE5CBBE0F2F83C9E0F2F83C9E0C2BEBBC7CF6FF3A35FBC2037BBF8FC7E2F1F89;
defparam w_rom_rdata_0_s5.INIT_RAM_07=256'h0000020000010000FFFFFFFFFFFFFFFF000010000009E1EF9FE843B741A2DDE5;
defparam w_rom_rdata_0_s5.INIT_RAM_08=256'h0000000000000000FFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_09=256'hFFBFFFFFDFFFFFEF00000000000000007DFFFFFEFFFFFF7F0000000000000000;
defparam w_rom_rdata_0_s5.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFF40000020000010007FFFFFFFFBFFFFFD0000000000000000;
defparam w_rom_rdata_0_s5.INIT_RAM_0B=256'h0000040000020000FFFFFFFFFFFFFFFF0000200000100000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_0C=256'h30333030303120833112B013237030E390E0D052324233625032302031239090;
defparam w_rom_rdata_0_s5.INIT_RAM_0D=256'hC42043432363B3F0B0B072B32100203322233173313125502380A03332129090;
defparam w_rom_rdata_0_s5.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFF80000040000000007FEFFFFFF7FFFFFB0000000000000000;
defparam w_rom_rdata_0_s5.INIT_RAM_0F=256'h0000080000040000FFFFFFFFFFFFFFFF8000400000200000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_10=256'h9DBF9F42242FFFFFFB9A3AE937B9725FDF9D8879E69FFB7FF58F020DD1116DFF;
defparam w_rom_rdata_0_s5.INIT_RAM_11=256'hBFDFDFBFBF7FFDFBFBFDFBF7FDFF7F7F7DF7DFEFFFBEFBFEFD13A01FEFE9F6DB;
defparam w_rom_rdata_0_s5.INIT_RAM_12=256'hD1B5F000FEFDE797FFFF2A09185A83B6ED0F66CA7F7DFDFDFEFFFFFFFFFEFFDF;
defparam w_rom_rdata_0_s5.INIT_RAM_13=256'h6060AF3B6D9339913497E39B607DE501D05EFFD873E8FF3A0F0E3C7BBC7D06DB;
defparam w_rom_rdata_0_s5.INIT_RAM_14=256'h47B7FD584F74F61F7F7FE0FFFFB7FDAF3FDE5DF8EFF7FDD5546751405A214E80;
defparam w_rom_rdata_0_s5.INIT_RAM_15=256'h11996B5AE47901934AC881111116C4FE32790CD8BDFE7FBFFFFFFF431A581674;
defparam w_rom_rdata_0_s5.INIT_RAM_16=256'h6DB7FE7FFFB2A679C6DEA33FF1D7FF1D788D3A367FAF3FD0F1F7EAEB28FAB07C;
defparam w_rom_rdata_0_s5.INIT_RAM_17=256'h9C1C40FFA3E80637ED600EFAFCDF3CDBF48BE0C4FBFFE96803CEE634B38DBAE4;
defparam w_rom_rdata_0_s5.INIT_RAM_18=256'hA795B54EFFFE830C6532FA88BDE4F2823B0D5FB5E037F68DBC6C61236C3513B8;
defparam w_rom_rdata_0_s5.INIT_RAM_19=256'hF6DBFDF6FF96FCF1A6927BF9E89E952A79BA821751E56BCE46FE42DB3CA27BFB;
defparam w_rom_rdata_0_s5.INIT_RAM_1A=256'h5BECC64E72093C8B90144C2271F1F870A8F45FEF821CB9E000AA022000165B64;
defparam w_rom_rdata_0_s5.INIT_RAM_1B=256'h20078E33BF7EFAAF064503F0A3C5D1E46E8AF6D8F2F97E65E516943CF0CE38DA;
defparam w_rom_rdata_0_s5.INIT_RAM_1C=256'h7FE7AAE5BFE0CB37FEB6756DBFFF25F6DB67BEF2969FAEFA7E533A00C0E379CF;
defparam w_rom_rdata_0_s5.INIT_RAM_1D=256'h329CFCFCBE6573873CE5E5261E7EE80F87F91F0FFFF9FC6F9E4DB6DE797CBBF9;
defparam w_rom_rdata_0_s5.INIT_RAM_1E=256'hCA5A897D6330EF94FFF963CBE5DFE5F3DFFFF1FE1FFF7F9DAAAC1C7CBE977694;
defparam w_rom_rdata_0_s5.INIT_RAM_1F=256'h69F6E24696F1C1F7F6DFFFFE0F333F271FF17CBCA796E6CE1999DCC2F3F9B267;
defparam w_rom_rdata_0_s5.INIT_RAM_20=256'h9EAB7A62D0DE66FEE92331BD4270A25BA392C6049FFF203FCB4FF7FFDFFCCD45;
defparam w_rom_rdata_0_s5.INIT_RAM_21=256'h04C22490B351FFFF25F671324D47FF7FB2F36EEA1A7676FCED1FF6DD3F6DDDA6;
defparam w_rom_rdata_0_s5.INIT_RAM_22=256'h93F1A5A3FBC385FB5DEDDAEEEE9B4FED2537FC0FFBABFDE7BFF64CCE0880A7E2;
defparam w_rom_rdata_0_s5.INIT_RAM_23=256'hC8DA7A78A37B48FE1329C8CD7F3EE7FF6FBD2DBD2E34DBBBFFF6DBA769B5A769;
defparam w_rom_rdata_0_s5.INIT_RAM_24=256'h6923401E4248D034DD258471831C91BBB212A30B5376F475C72D5D3D95B8F7B4;
defparam w_rom_rdata_0_s5.INIT_RAM_25=256'hDA2F07B01D8CF5657388FBEFCB67E00000800034EB3151BC7128A772272D9392;
defparam w_rom_rdata_0_s5.INIT_RAM_26=256'h1F92D39D2FEDFA881A50A75ADB6FEB85A0266C8B867B7889BFC5CC60675EB71E;
defparam w_rom_rdata_0_s5.INIT_RAM_27=256'h0F28A640CEE9249249A6DD9A4934C36EF800000894AF931FAD5F88D882FC6C22;
defparam w_rom_rdata_0_s5.INIT_RAM_28=256'hBEBD11BE7ED988EBF6DFFE2A20DCA48002D11642484DB06B3558BFF0032D4080;
defparam w_rom_rdata_0_s5.INIT_RAM_29=256'h4FE44A39DFED194A959E5D482952A54C87A86C43D7276D43F70001B87119FD83;
defparam w_rom_rdata_0_s5.INIT_RAM_2A=256'h8C2AB0000000095D87D118752A750366DBDBEBBDB5A1FFDFB3FC9E4D81E4D206;
defparam w_rom_rdata_0_s5.INIT_RAM_2B=256'hBC1E134BDC0005550003FFEAABFFEAABFFF59353D2FF96C24004CD9F76D80CA8;
defparam w_rom_rdata_0_s5.INIT_RAM_2C=256'h0000025492B6C12E70B88639DFB2A81FB6DE57DBEBDBF5C12EFBD00A0876ED1D;
defparam w_rom_rdata_0_s5.INIT_RAM_2D=256'h66CF8BBFB3FFFFE2D3E00146EAC96F33B870E1C152952800254A14000204244A;
defparam w_rom_rdata_0_s5.INIT_RAM_2E=256'hC00FF1514047F0414000F041000FF0415001F0501043F1804001F1804001F9B3;
defparam w_rom_rdata_0_s5.INIT_RAM_2F=256'h4007F0C1800FF180C02FF110C02FF1504027F1108003F1515041F050800FF000;
defparam w_rom_rdata_0_s5.INIT_RAM_30=256'h5037F1104041F0C04007F111504071511063F040C021F0404000F1D0904FF080;
defparam w_rom_rdata_0_s5.INIT_RAM_31=256'h402FF050504FF040400FF1404027F041402FF041500FF041002FF190106FF041;
defparam w_rom_rdata_0_s5.INIT_RAM_32=256'h1020F1810007F1C10007F0515001F1514041F1104027F0804007F1804001F041;
defparam w_rom_rdata_0_s5.INIT_RAM_33=256'h002FF151102FF0415007F151D002F1415002F141502FF041302FF000C007F151;
defparam w_rom_rdata_0_s5.INIT_RAM_34=256'h402FF0C04027F150C04FF0F1504FF0401003F1010027F141002FF1515020F151;
defparam w_rom_rdata_0_s5.INIT_RAM_35=256'hA007F1410023F1119047F1119047F050100FF150904FF0D1506FF0C1C021F0C0;
defparam w_rom_rdata_0_s5.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s5.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.INIT_RAM_3F=256'hFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s5.READ_MODE=1'b0;
defparam w_rom_rdata_0_s5.RESET_MODE="SYNC";
  pROM w_rom_rdata_0_s6 (
    .DO({DO_6[31:1],w_rom_rdata[7]}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(n17_6) 
);
defparam w_rom_rdata_0_s6.BIT_WIDTH=1;
defparam w_rom_rdata_0_s6.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE05D2CCA08684B412B61293E9D5F2843802924900000010;
defparam w_rom_rdata_0_s6.INIT_RAM_01=256'h91E80B40BE1221021008813100E78AB16E25FFF2AD0FFFD50015552496C90000;
defparam w_rom_rdata_0_s6.INIT_RAM_02=256'h840A91F0EC31C0003B4711C2032300EC36452B2873D1087EC6B8E33E9003CC13;
defparam w_rom_rdata_0_s6.INIT_RAM_03=256'h40C9C3B0C600100C8E526418CC11111124910C44924C88FCE41C496444C11908;
defparam w_rom_rdata_0_s6.INIT_RAM_04=256'h7B4A70C6667FF209709712C98E24412E12E25C9C3B0C7FFE000FE418CC111022;
defparam w_rom_rdata_0_s6.INIT_RAM_05=256'h300B31CC3B2BB29CC3A61200930090764C0430A789228F3967339116739CE739;
defparam w_rom_rdata_0_s6.INIT_RAM_06=256'h1224264091C82452091C824520808738C5CB2390930C88001328CC6633098CC5;
defparam w_rom_rdata_0_s6.INIT_RAM_07=256'h0000020000010000FFFFFFFFFFFFFFFF800010000009C0C31B0209E4C1824922;
defparam w_rom_rdata_0_s6.INIT_RAM_08=256'h0000000000000000FFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_09=256'hFFBFFFFFDFFFFFEF00000000000000007DFFFFFEFFFFFF7F0000000000000000;
defparam w_rom_rdata_0_s6.INIT_RAM_0A=256'hFFFEFFFFFF7FFFFF00000000000000007FF7FFFFFBFFFFFD0000000000000000;
defparam w_rom_rdata_0_s6.INIT_RAM_0B=256'h0000000000000000FEFFFFFF7FFFFFBF8000000000000000F7FFFFFBFFFFFDFF;
defparam w_rom_rdata_0_s6.INIT_RAM_0C=256'h30303030303030B03431B0012330B0F3B0F0F03030303130000000150010B0B0;
defparam w_rom_rdata_0_s6.INIT_RAM_0D=256'hC40000003170A3A00000308101A43020303002000030300070B0B0000030B0B0;
defparam w_rom_rdata_0_s6.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFF80000040000020007FFFFFFFFFFFFFFF0000020000010000;
defparam w_rom_rdata_0_s6.INIT_RAM_0F=256'h0000080000040000FFFFFFFFFFFFFFFF8000400000200000FFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_10=256'h96B9DF413409F5FDEB5E39E5A174FB3BBBBF8939E0100B11D5899213C930484B;
defparam w_rom_rdata_0_s6.INIT_RAM_11=256'h6432316460D2C3262613264C2B22C8D2CB0C321A2561868185D0001CBD29FC99;
defparam w_rom_rdata_0_s6.INIT_RAM_12=256'hF1117000ADBB638F2DB31A09106705346B0EC18A6A43432311904910624080B0;
defparam w_rom_rdata_0_s6.INIT_RAM_13=256'h6868E712493119311687C3D23038E732859497885129BB320A162C50AC5F0491;
defparam w_rom_rdata_0_s6.INIT_RAM_14=256'h4535DB5449662F12D99B60ADDBEE5D6555B6537C2B2E5BD5547051440E316488;
defparam w_rom_rdata_0_s6.INIT_RAM_15=256'h9110E739E45901D2C6E881111112849E3348079827F27967373333C31A380E14;
defparam w_rom_rdata_0_s6.INIT_RAM_16=256'hC99DE6E66B726638CC92622664CE664CF88F3A3E4BA40B8211A64A2718B81034;
defparam w_rom_rdata_0_s6.INIT_RAM_17=256'hD90441BB63F80C04B4201CB2FC9F7C9BE58B228E76E63CE001CAFE2423193A60;
defparam w_rom_rdata_0_s6.INIT_RAM_18=256'hA590904331644380279396AC7BE2718B31000799C845EF8C3C6CC9A744000991;
defparam w_rom_rdata_0_s6.INIT_RAM_19=256'h4DB6C922E796BCECF4DA7B79E89D8F9F3930C20EF9E04AC3C3FE40491C663793;
defparam w_rom_rdata_0_s6.INIT_RAM_1A=256'h150AC42698282C89B60C48224062582088A80D85840B18480288228000040252;
defparam w_rom_rdata_0_s6.INIT_RAM_1B=256'h20048A122C8CB9860E48823005C080A35880F5D13498665A6500000C704408DA;
defparam w_rom_rdata_0_s6.INIT_RAM_1C=256'h66710C2126708702242224DA6DA2932D9602659086B18C9C221112008022498B;
defparam w_rom_rdata_0_s6.INIT_RAM_1D=256'h160C6446764734850CA4632406476608819C110276DD244C8C4DB6BA9A4C364C;
defparam w_rom_rdata_0_s6.INIT_RAM_1E=256'h46CA884D23104B94DCD8449261BB66319B66626E16669B97AAAC0C4C2686ECC0;
defparam w_rom_rdata_0_s6.INIT_RAM_1F=256'h9134C2C2849040022586924A13332B32AC1A4C242195E64608889CC2309DB226;
defparam w_rom_rdata_0_s6.INIT_RAM_20=256'h848ADF33010676DE6D1182DBEF306678B7B1CF0ED93398224265A49BB26C8F44;
defparam w_rom_rdata_0_s6.INIT_RAM_21=256'h0CCC74D07B50F35F8366F1B76D41B64B31FA19CC264D3DEEED072D9319833861;
defparam w_rom_rdata_0_s6.INIT_RAM_22=256'h81B875A1E6C183B333C33999E6E6CB9B212E5E1401543821C7C7336E10C061A2;
defparam w_rom_rdata_0_s6.INIT_RAM_23=256'h68387638A2E708EF1BBDDD6CEFBCF7964B3338333C4C8667DB66B260D96460D9;
defparam w_rom_rdata_0_s6.INIT_RAM_24=256'h4DB6C00C40C8D82635B486D9C10EDBEF2E32628630CE4C4D0D18C3338320C76E;
defparam w_rom_rdata_0_s6.INIT_RAM_25=256'hB20E4A9026446461B39102E9EAF16000000000240BB3702C23A8365B7708D8DB;
defparam w_rom_rdata_0_s6.INIT_RAM_26=256'h836DB3871FDB98881230661ADB66E30180266C8A865A7889B6D1CC20A7183904;
defparam w_rom_rdata_0_s6.INIT_RAM_27=256'h2920F240CEA820820820C70228228A0DD80000086E818C830403A00013180003;
defparam w_rom_rdata_0_s6.INIT_RAM_28=256'h2C991134136DA8C9B6DB4E19A0DCB68002839B4B6C6930CDB0088FF00A3BE100;
defparam w_rom_rdata_0_s6.INIT_RAM_29=256'h6EE0420DD6E508C1835638C0183060C083A8244193272403250001DA7301CB7D;
defparam w_rom_rdata_0_s6.INIT_RAM_2A=256'h842A80000000000318B0180D1A6E012249B2C9249CA99CDB6AE422110221100B;
defparam w_rom_rdata_0_s6.INIT_RAM_2B=256'h9C16136D915550000003FFFFFEAAAAABFFE01251DB64925B2CB60B564C520CA8;
defparam w_rom_rdata_0_s6.INIT_RAM_2C=256'h0000025492B7C237206B62395679DC1769A605B2C9B7648167A7924A40076D04;
defparam w_rom_rdata_0_s6.INIT_RAM_2D=256'h66CE45B6B3FF5A51D1A00106D844CB336810204250850800254A14000204244A;
defparam w_rom_rdata_0_s6.INIT_RAM_2E=256'h0000000000000100000001007000010000000100400000C0400000C0400009B3;
defparam w_rom_rdata_0_s6.INIT_RAM_2F=256'h400000C0C00000C0C02000404020004040200040400000405040014140000100;
defparam w_rom_rdata_0_s6.INIT_RAM_30=256'h60300040504001C0400000001040007010200140402001C0400000D1D04001C0;
defparam w_rom_rdata_0_s6.INIT_RAM_31=256'h402001414000014140000040402001404020004040000140402000C040200140;
defparam w_rom_rdata_0_s6.INIT_RAM_32=256'hC02000C0400000C0400001000000000000000041402001C0400000C040000140;
defparam w_rom_rdata_0_s6.INIT_RAM_33=256'h4020004040200110000000000000000000000040402001404020010000000060;
defparam w_rom_rdata_0_s6.INIT_RAM_34=256'h00200001002000404000018010400100100000C0202000404020004000200040;
defparam w_rom_rdata_0_s6.INIT_RAM_35=256'hA000000000200000000000000000014150400040C00000D0102000C000200001;
defparam w_rom_rdata_0_s6.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam w_rom_rdata_0_s6.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.INIT_RAM_3F=256'hFF3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam w_rom_rdata_0_s6.READ_MODE=1'b0;
defparam w_rom_rdata_0_s6.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_msxmusic_rom */
module ip_ikascc_wrapper (
  n_tsltsl_d,
  w_io_dec_n_6,
  n_trd_d,
  n_twr_d,
  clk,
  n80_10,
  n133_5,
  w_io_dec_n_10,
  ta_d,
  td_in,
  ff_reset,
  ff_4mhz,
  tdir_d,
  n544_4,
  n163_7,
  n503_4,
  w_rom_rdata_en,
  w_scc_data,
  w_scc_out
)
;
input n_tsltsl_d;
input w_io_dec_n_6;
input n_trd_d;
input n_twr_d;
input clk;
input n80_10;
input n133_5;
input w_io_dec_n_10;
input [15:0] ta_d;
input [7:0] td_in;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output tdir_d;
output n544_4;
output n163_7;
output n503_4;
output w_rom_rdata_en;
output [7:0] w_scc_data;
output [10:0] w_scc_out;
wire w_scc_data_0_3;
wire w_scc_data_0_4;
wire w_scc_data_0_5;
wire w_scc_data_0_6;
wire w_scc_data_1_3;
wire w_scc_data_1_5;
wire w_scc_data_1_6;
wire w_scc_data_2_3;
wire w_scc_data_2_4;
wire w_scc_data_2_5;
wire w_scc_data_2_6;
wire w_scc_data_3_3;
wire w_scc_data_3_4;
wire w_scc_data_3_5;
wire w_scc_data_4_3;
wire w_scc_data_4_4;
wire w_scc_data_4_5;
wire w_scc_data_4_6;
wire w_scc_data_5_3;
wire w_scc_data_5_4;
wire w_scc_data_5_5;
wire w_scc_data_6_3;
wire w_scc_data_6_4;
wire w_scc_data_6_5;
wire w_scc_data_7_3;
wire w_scc_data_7_4;
wire w_scc_data_7_5;
wire w_scc_data_1_9;
wire w_scc_data_2_7;
wire w_scc_data_2_8;
wire w_scc_data_3_7;
wire w_scc_data_5_8;
wire w_scc_data_7_8;
wire w_scc_data_0_11;
wire w_scc_data_0_13;
wire w_scc_data_1_11;
wire w_scc_data_7_10;
wire w_scc_data_7_12;
wire w_scc_data_6_8;
wire w_scc_data_5_10;
wire w_scc_data_5_12;
wire w_scc_data_4_9;
wire w_scc_data_3_9;
wire w_scc_data_2_11;
wire w_scc_data_1_13;
wire w_scc_data_1_15;
wire w_scc_data_0_15;
wire n163_5;
wire n163_6;
wire ch3_ram_addr_4_14;
wire n396_5;
wire n544_6;
wire n544_7;
wire ch2_ram_addr_4_15;
wire ch2_ram_addr_4_17;
wire ch1_ram_addr_4_16;
wire n396_9;
wire o_RAM_Q_7_48;
wire o_RAM_Q_7_54;
wire o_RAM_Q_7_45;
wire o_RAM_Q_7_46;
wire [5:0] w_rom_ma;
wire [6:6] test;
wire [7:0] \ramstyle_block.wavedata_ram ;
wire [7:0] \ramstyle_block.wavedata_cpu ;
wire [7:0] \ramstyle_block.wavedata_ram_0 ;
wire [7:0] \ramstyle_block.wavedata_cpu_0 ;
wire [7:0] \ramstyle_block.wavedata_ram_1 ;
wire [7:0] \ramstyle_block.wavedata_cpu_1 ;
wire [7:1] \ramstyle_block.wavedata_ram_2 ;
wire [7:1] \ramstyle_block.wavedata_cpu_2 ;
wire [6:0] ch45_ram_q;
wire [7:0] w_rom_rdata;
wire VCC;
wire GND;
  LUT4 w_scc_data_0_s (
    .F(w_scc_data[0]),
    .I0(w_scc_data_0_3),
    .I1(w_scc_data_0_4),
    .I2(w_scc_data_0_5),
    .I3(w_scc_data_0_6) 
);
defparam w_scc_data_0_s.INIT=16'hFEFF;
  LUT4 w_scc_data_1_s (
    .F(w_scc_data[1]),
    .I0(w_scc_data_1_3),
    .I1(w_scc_data_1_11),
    .I2(w_scc_data_1_5),
    .I3(w_scc_data_1_6) 
);
defparam w_scc_data_1_s.INIT=16'h8FFF;
  LUT4 w_scc_data_2_s (
    .F(w_scc_data[2]),
    .I0(w_scc_data_2_3),
    .I1(w_scc_data_2_4),
    .I2(w_scc_data_2_5),
    .I3(w_scc_data_2_6) 
);
defparam w_scc_data_2_s.INIT=16'h8FFF;
  LUT4 w_scc_data_3_s (
    .F(w_scc_data[3]),
    .I0(w_rom_rdata[3]),
    .I1(w_scc_data_3_3),
    .I2(w_scc_data_3_4),
    .I3(w_scc_data_3_5) 
);
defparam w_scc_data_3_s.INIT=16'hFEFF;
  LUT4 w_scc_data_4_s (
    .F(w_scc_data[4]),
    .I0(w_scc_data_4_3),
    .I1(w_scc_data_4_4),
    .I2(w_scc_data_4_5),
    .I3(w_scc_data_4_6) 
);
defparam w_scc_data_4_s.INIT=16'h8FFF;
  LUT4 w_scc_data_5_s (
    .F(w_scc_data[5]),
    .I0(w_scc_data_5_3),
    .I1(w_scc_data_1_11),
    .I2(w_scc_data_5_4),
    .I3(w_scc_data_5_5) 
);
defparam w_scc_data_5_s.INIT=16'h8FFF;
  LUT4 w_scc_data_6_s (
    .F(w_scc_data[6]),
    .I0(w_scc_data_6_3),
    .I1(w_scc_data_4_4),
    .I2(w_scc_data_6_4),
    .I3(w_scc_data_6_5) 
);
defparam w_scc_data_6_s.INIT=16'h8FFF;
  LUT4 w_scc_data_7_s (
    .F(w_scc_data[7]),
    .I0(w_scc_data_7_3),
    .I1(w_scc_data_1_11),
    .I2(w_scc_data_7_4),
    .I3(w_scc_data_7_5) 
);
defparam w_scc_data_7_s.INIT=16'h8FFF;
  LUT4 w_scc_data_0_s0 (
    .F(w_scc_data_0_3),
    .I0(\ramstyle_block.wavedata_cpu_1 [0]),
    .I1(\ramstyle_block.wavedata_ram_1 [0]),
    .I2(w_scc_data_0_15),
    .I3(w_scc_data_2_4) 
);
defparam w_scc_data_0_s0.INIT=16'hAC00;
  LUT4 w_scc_data_0_s1 (
    .F(w_scc_data_0_4),
    .I0(\ramstyle_block.wavedata_cpu_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_0 [0]),
    .I2(n163_5),
    .I3(w_scc_data_0_13) 
);
defparam w_scc_data_0_s1.INIT=16'hAC00;
  LUT4 w_scc_data_0_s2 (
    .F(w_scc_data_0_5),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_ram [0]),
    .I2(o_RAM_Q_7_54),
    .I3(w_scc_data_4_4) 
);
defparam w_scc_data_0_s2.INIT=16'hAC00;
  LUT3 w_scc_data_0_s3 (
    .F(w_scc_data_0_6),
    .I0(ch45_ram_q[0]),
    .I1(w_scc_data_0_11),
    .I2(w_rom_rdata[0]) 
);
defparam w_scc_data_0_s3.INIT=8'h07;
  LUT3 w_scc_data_1_s0 (
    .F(w_scc_data_1_3),
    .I0(\ramstyle_block.wavedata_cpu_1 [1]),
    .I1(\ramstyle_block.wavedata_ram_1 [1]),
    .I2(w_scc_data_0_15) 
);
defparam w_scc_data_1_s0.INIT=8'hAC;
  LUT4 w_scc_data_1_s2 (
    .F(w_scc_data_1_5),
    .I0(w_scc_data_1_15),
    .I1(ch2_ram_addr_4_17),
    .I2(w_scc_data_1_13),
    .I3(ch1_ram_addr_4_16) 
);
defparam w_scc_data_1_s2.INIT=16'h0777;
  LUT3 w_scc_data_1_s3 (
    .F(w_scc_data_1_6),
    .I0(w_scc_data_1_9),
    .I1(n396_5),
    .I2(w_rom_rdata[1]) 
);
defparam w_scc_data_1_s3.INIT=8'h07;
  LUT3 w_scc_data_2_s0 (
    .F(w_scc_data_2_3),
    .I0(\ramstyle_block.wavedata_cpu_1 [2]),
    .I1(\ramstyle_block.wavedata_ram_1 [2]),
    .I2(w_scc_data_0_15) 
);
defparam w_scc_data_2_s0.INIT=8'hAC;
  LUT4 w_scc_data_2_s1 (
    .F(w_scc_data_2_4),
    .I0(ta_d[6]),
    .I1(w_scc_data_2_7),
    .I2(w_scc_data_2_8),
    .I3(n163_6) 
);
defparam w_scc_data_2_s1.INIT=16'h8000;
  LUT4 w_scc_data_2_s2 (
    .F(w_scc_data_2_5),
    .I0(w_scc_data_0_11),
    .I1(ch45_ram_q[2]),
    .I2(o_RAM_Q_7_48),
    .I3(w_scc_data_4_4) 
);
defparam w_scc_data_2_s2.INIT=16'h0777;
  LUT3 w_scc_data_2_s3 (
    .F(w_scc_data_2_6),
    .I0(w_scc_data_2_11),
    .I1(w_scc_data_0_13),
    .I2(w_rom_rdata[2]) 
);
defparam w_scc_data_2_s3.INIT=8'h07;
  LUT4 w_scc_data_3_s0 (
    .F(w_scc_data_3_3),
    .I0(\ramstyle_block.wavedata_cpu_1 [3]),
    .I1(\ramstyle_block.wavedata_ram_1 [3]),
    .I2(n163_5),
    .I3(w_scc_data_1_11) 
);
defparam w_scc_data_3_s0.INIT=16'hAC00;
  LUT4 w_scc_data_3_s1 (
    .F(w_scc_data_3_4),
    .I0(\ramstyle_block.wavedata_cpu_0 [3]),
    .I1(\ramstyle_block.wavedata_ram_0 [3]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_17) 
);
defparam w_scc_data_3_s1.INIT=16'hAC00;
  LUT4 w_scc_data_3_s2 (
    .F(w_scc_data_3_5),
    .I0(w_scc_data_3_9),
    .I1(ch1_ram_addr_4_16),
    .I2(w_scc_data_3_7),
    .I3(n396_5) 
);
defparam w_scc_data_3_s2.INIT=16'h0777;
  LUT3 w_scc_data_4_s0 (
    .F(w_scc_data_4_3),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_ram [4]),
    .I2(o_RAM_Q_7_54) 
);
defparam w_scc_data_4_s0.INIT=8'hAC;
  LUT4 w_scc_data_4_s1 (
    .F(w_scc_data_4_4),
    .I0(ta_d[6]),
    .I1(w_scc_data_2_7),
    .I2(w_scc_data_2_8),
    .I3(n163_6) 
);
defparam w_scc_data_4_s1.INIT=16'h4000;
  LUT4 w_scc_data_4_s2 (
    .F(w_scc_data_4_5),
    .I0(ch45_ram_q[4]),
    .I1(w_scc_data_0_11),
    .I2(o_RAM_Q_7_46),
    .I3(w_scc_data_2_4) 
);
defparam w_scc_data_4_s2.INIT=16'h0777;
  LUT3 w_scc_data_4_s3 (
    .F(w_scc_data_4_6),
    .I0(w_scc_data_4_9),
    .I1(w_scc_data_0_13),
    .I2(w_rom_rdata[4]) 
);
defparam w_scc_data_4_s3.INIT=8'h07;
  LUT3 w_scc_data_5_s0 (
    .F(w_scc_data_5_3),
    .I0(\ramstyle_block.wavedata_cpu_1 [5]),
    .I1(\ramstyle_block.wavedata_ram_1 [5]),
    .I2(w_scc_data_0_15) 
);
defparam w_scc_data_5_s0.INIT=8'hAC;
  LUT4 w_scc_data_5_s1 (
    .F(w_scc_data_5_4),
    .I0(w_scc_data_5_12),
    .I1(ch2_ram_addr_4_17),
    .I2(w_scc_data_5_10),
    .I3(ch1_ram_addr_4_16) 
);
defparam w_scc_data_5_s1.INIT=16'h0777;
  LUT3 w_scc_data_5_s2 (
    .F(w_scc_data_5_5),
    .I0(w_scc_data_5_8),
    .I1(n396_5),
    .I2(w_rom_rdata[5]) 
);
defparam w_scc_data_5_s2.INIT=8'h07;
  LUT3 w_scc_data_6_s0 (
    .F(w_scc_data_6_3),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(o_RAM_Q_7_54) 
);
defparam w_scc_data_6_s0.INIT=8'hAC;
  LUT4 w_scc_data_6_s1 (
    .F(w_scc_data_6_4),
    .I0(ch45_ram_q[6]),
    .I1(w_scc_data_0_11),
    .I2(o_RAM_Q_7_45),
    .I3(w_scc_data_2_4) 
);
defparam w_scc_data_6_s1.INIT=16'h0777;
  LUT3 w_scc_data_6_s2 (
    .F(w_scc_data_6_5),
    .I0(w_scc_data_6_8),
    .I1(w_scc_data_0_13),
    .I2(w_rom_rdata[6]) 
);
defparam w_scc_data_6_s2.INIT=8'h07;
  LUT3 w_scc_data_7_s0 (
    .F(w_scc_data_7_3),
    .I0(\ramstyle_block.wavedata_cpu_1 [7]),
    .I1(\ramstyle_block.wavedata_ram_1 [7]),
    .I2(w_scc_data_0_15) 
);
defparam w_scc_data_7_s0.INIT=8'hAC;
  LUT4 w_scc_data_7_s1 (
    .F(w_scc_data_7_4),
    .I0(w_scc_data_7_12),
    .I1(ch2_ram_addr_4_17),
    .I2(w_scc_data_7_10),
    .I3(ch1_ram_addr_4_16) 
);
defparam w_scc_data_7_s1.INIT=16'h0777;
  LUT3 w_scc_data_7_s2 (
    .F(w_scc_data_7_5),
    .I0(w_scc_data_7_8),
    .I1(n396_5),
    .I2(w_rom_rdata[7]) 
);
defparam w_scc_data_7_s2.INIT=8'h07;
  LUT3 w_scc_data_1_s6 (
    .F(w_scc_data_1_9),
    .I0(\ramstyle_block.wavedata_cpu_2 [1]),
    .I1(\ramstyle_block.wavedata_ram_2 [1]),
    .I2(n396_9) 
);
defparam w_scc_data_1_s6.INIT=8'hAC;
  LUT2 w_scc_data_2_s4 (
    .F(w_scc_data_2_7),
    .I0(n544_6),
    .I1(n544_7) 
);
defparam w_scc_data_2_s4.INIT=4'h8;
  LUT4 w_scc_data_2_s5 (
    .F(w_scc_data_2_8),
    .I0(n_tsltsl_d),
    .I1(ta_d[13]),
    .I2(ta_d[14]),
    .I3(ta_d[15]) 
);
defparam w_scc_data_2_s5.INIT=16'h0100;
  LUT3 w_scc_data_3_s4 (
    .F(w_scc_data_3_7),
    .I0(\ramstyle_block.wavedata_cpu_2 [3]),
    .I1(\ramstyle_block.wavedata_ram_2 [3]),
    .I2(n396_9) 
);
defparam w_scc_data_3_s4.INIT=8'hAC;
  LUT3 w_scc_data_5_s5 (
    .F(w_scc_data_5_8),
    .I0(\ramstyle_block.wavedata_cpu_2 [5]),
    .I1(\ramstyle_block.wavedata_ram_2 [5]),
    .I2(n396_9) 
);
defparam w_scc_data_5_s5.INIT=8'hAC;
  LUT3 w_scc_data_7_s5 (
    .F(w_scc_data_7_8),
    .I0(\ramstyle_block.wavedata_cpu_2 [7]),
    .I1(\ramstyle_block.wavedata_ram_2 [7]),
    .I2(n396_9) 
);
defparam w_scc_data_7_s5.INIT=8'hAC;
  LUT4 w_scc_data_0_s7 (
    .F(w_scc_data_0_11),
    .I0(n544_6),
    .I1(n544_7),
    .I2(w_scc_data_2_8),
    .I3(w_io_dec_n_6) 
);
defparam w_scc_data_0_s7.INIT=16'h8000;
  LUT4 w_scc_data_0_s8 (
    .F(w_scc_data_0_13),
    .I0(n544_6),
    .I1(n544_7),
    .I2(ch2_ram_addr_4_15),
    .I3(w_scc_data_2_8) 
);
defparam w_scc_data_0_s8.INIT=16'h8000;
  LUT4 w_scc_data_1_s7 (
    .F(w_scc_data_1_11),
    .I0(ta_d[6]),
    .I1(ta_d[7]),
    .I2(ta_d[5]),
    .I3(n163_7) 
);
defparam w_scc_data_1_s7.INIT=16'h0200;
  LUT4 tdir_d_s0 (
    .F(tdir_d),
    .I0(n_trd_d),
    .I1(ta_d[7]),
    .I2(n163_7),
    .I3(w_rom_rdata_en) 
);
defparam tdir_d_s0.INIT=16'hFF10;
  LUT4 w_scc_data_7_s6 (
    .F(w_scc_data_7_10),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_7_s6.INIT=16'hCCCA;
  LUT4 w_scc_data_7_s7 (
    .F(w_scc_data_7_12),
    .I0(\ramstyle_block.wavedata_cpu_0 [7]),
    .I1(\ramstyle_block.wavedata_ram_0 [7]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_7_s7.INIT=16'hCCCA;
  LUT4 w_scc_data_6_s4 (
    .F(w_scc_data_6_8),
    .I0(\ramstyle_block.wavedata_cpu_0 [6]),
    .I1(\ramstyle_block.wavedata_ram_0 [6]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_6_s4.INIT=16'hCCCA;
  LUT4 w_scc_data_5_s6 (
    .F(w_scc_data_5_10),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_5_s6.INIT=16'hCCCA;
  LUT4 w_scc_data_5_s7 (
    .F(w_scc_data_5_12),
    .I0(\ramstyle_block.wavedata_cpu_0 [5]),
    .I1(\ramstyle_block.wavedata_ram_0 [5]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_5_s7.INIT=16'hCCCA;
  LUT4 w_scc_data_4_s5 (
    .F(w_scc_data_4_9),
    .I0(\ramstyle_block.wavedata_cpu_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_0 [4]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_4_s5.INIT=16'hCCCA;
  LUT4 w_scc_data_3_s5 (
    .F(w_scc_data_3_9),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_3_s5.INIT=16'hCCCA;
  LUT4 w_scc_data_2_s7 (
    .F(w_scc_data_2_11),
    .I0(\ramstyle_block.wavedata_cpu_0 [2]),
    .I1(\ramstyle_block.wavedata_ram_0 [2]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_2_s7.INIT=16'hCCCA;
  LUT4 w_scc_data_1_s8 (
    .F(w_scc_data_1_13),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_1_s8.INIT=16'hCCCA;
  LUT4 w_scc_data_1_s9 (
    .F(w_scc_data_1_15),
    .I0(\ramstyle_block.wavedata_cpu_0 [1]),
    .I1(\ramstyle_block.wavedata_ram_0 [1]),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam w_scc_data_1_s9.INIT=16'hCCCA;
  LUT3 w_scc_data_0_s9 (
    .F(w_scc_data_0_15),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch3_ram_addr_4_14) 
);
defparam w_scc_data_0_s9.INIT=8'h10;
  IKASCC u_ikascc (
    .clk(clk),
    .n80_10(n80_10),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .n133_5(n133_5),
    .w_scc_data_1_11(w_scc_data_1_11),
    .w_scc_data_6_3(w_scc_data_6_3),
    .w_scc_data_4_3(w_scc_data_4_3),
    .w_scc_data_0_15(w_scc_data_0_15),
    .w_scc_data_7_3(w_scc_data_7_3),
    .w_scc_data_5_3(w_scc_data_5_3),
    .w_scc_data_2_3(w_scc_data_2_3),
    .w_scc_data_1_3(w_scc_data_1_3),
    .w_io_dec_n_10(w_io_dec_n_10),
    .td_in(td_in[7:0]),
    .ta_d_0(ta_d[0]),
    .ta_d_1(ta_d[1]),
    .ta_d_2(ta_d[2]),
    .ta_d_3(ta_d[3]),
    .ta_d_4(ta_d[4]),
    .ta_d_5(ta_d[5]),
    .ta_d_6(ta_d[6]),
    .ta_d_7(ta_d[7]),
    .ta_d_11(ta_d[11]),
    .ta_d_12(ta_d[12]),
    .ta_d_13(ta_d[13]),
    .ta_d_14(ta_d[14]),
    .ta_d_15(ta_d[15]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n544_4(n544_4),
    .n163_5(n163_5),
    .n163_6(n163_6),
    .n163_7(n163_7),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .n396_5(n396_5),
    .n544_6(n544_6),
    .n544_7(n544_7),
    .ch2_ram_addr_4_15(ch2_ram_addr_4_15),
    .ch2_ram_addr_4_17(ch2_ram_addr_4_17),
    .ch1_ram_addr_4_16(ch1_ram_addr_4_16),
    .n396_9(n396_9),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_54(o_RAM_Q_7_54),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_46(o_RAM_Q_7_46),
    .n503_4(n503_4),
    .w_rom_ma(w_rom_ma[5:0]),
    .test(test[6]),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram [0]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram [1]),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram [3]),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram [4]),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram [5]),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram [6]),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram [7]),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu [0]),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu [1]),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu [3]),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu [4]),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu [5]),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu [6]),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu [7]),
    .\ramstyle_block.wavedata_ram_59 (\ramstyle_block.wavedata_ram_0 [7:0]),
    .\ramstyle_block.wavedata_cpu_60 (\ramstyle_block.wavedata_cpu_0 [7:0]),
    .\ramstyle_block.wavedata_ram_0_62 (\ramstyle_block.wavedata_ram_1 [0]),
    .\ramstyle_block.wavedata_ram_1_63 (\ramstyle_block.wavedata_ram_1 [1]),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_1 [2]),
    .\ramstyle_block.wavedata_ram_3_64 (\ramstyle_block.wavedata_ram_1 [3]),
    .\ramstyle_block.wavedata_ram_5_65 (\ramstyle_block.wavedata_ram_1 [5]),
    .\ramstyle_block.wavedata_ram_7_66 (\ramstyle_block.wavedata_ram_1 [7]),
    .\ramstyle_block.wavedata_cpu_0_68 (\ramstyle_block.wavedata_cpu_1 [0]),
    .\ramstyle_block.wavedata_cpu_1_69 (\ramstyle_block.wavedata_cpu_1 [1]),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_1 [2]),
    .\ramstyle_block.wavedata_cpu_3_70 (\ramstyle_block.wavedata_cpu_1 [3]),
    .\ramstyle_block.wavedata_cpu_5_71 (\ramstyle_block.wavedata_cpu_1 [5]),
    .\ramstyle_block.wavedata_cpu_7_72 (\ramstyle_block.wavedata_cpu_1 [7]),
    .\ramstyle_block.wavedata_ram_1_74 (\ramstyle_block.wavedata_ram_2 [1]),
    .\ramstyle_block.wavedata_ram_3_75 (\ramstyle_block.wavedata_ram_2 [3]),
    .\ramstyle_block.wavedata_ram_5_76 (\ramstyle_block.wavedata_ram_2 [5]),
    .\ramstyle_block.wavedata_ram_7_77 (\ramstyle_block.wavedata_ram_2 [7]),
    .\ramstyle_block.wavedata_cpu_1_79 (\ramstyle_block.wavedata_cpu_2 [1]),
    .\ramstyle_block.wavedata_cpu_3_80 (\ramstyle_block.wavedata_cpu_2 [3]),
    .\ramstyle_block.wavedata_cpu_5_81 (\ramstyle_block.wavedata_cpu_2 [5]),
    .\ramstyle_block.wavedata_cpu_7_82 (\ramstyle_block.wavedata_cpu_2 [7]),
    .ch45_ram_q_0(ch45_ram_q[0]),
    .ch45_ram_q_2(ch45_ram_q[2]),
    .ch45_ram_q_4(ch45_ram_q[4]),
    .ch45_ram_q_6(ch45_ram_q[6])
);
  ip_msxmusic_rom u_rom (
    .clk(clk),
    .n_trd_d(n_trd_d),
    .n_tsltsl_d(n_tsltsl_d),
    .ta_d(ta_d[12:0]),
    .w_rom_ma(w_rom_ma[5:0]),
    .w_rom_rdata_en(w_rom_rdata_en),
    .w_rom_rdata(w_rom_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ikascc_wrapper */
module IKAOPLL_timinggen (
  clk,
  n80_10,
  rhythm_en,
  n379_5,
  ff_reset,
  ff_4mhz,
  cycle_d4,
  cycle_d4_zz,
  cycle_d3_zz,
  hh_tt_sel,
  rst_n,
  ic_n_negedge,
  cycle_00,
  ro_ctrl,
  m_nc_sel,
  n86_4,
  cycle_12_3,
  n158_8,
  cycle_12,
  inhibit_fdbk,
  phisr,
  mcyccntr_lo,
  mcyccntr_hi,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal 
)
;
input clk;
input n80_10;
input rhythm_en;
input n379_5;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output cycle_d4;
output cycle_d4_zz;
output cycle_d3_zz;
output hh_tt_sel;
output rst_n;
output ic_n_negedge;
output cycle_00;
output ro_ctrl;
output m_nc_sel;
output n86_4;
output cycle_12_3;
output n158_8;
output cycle_12;
output inhibit_fdbk;
output [1:1] phisr;
output [2:0] mcyccntr_lo;
output [0:0] mcyccntr_hi;
output [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire n21_4;
wire n33_3;
wire n158_5;
wire n34_4;
wire n84_5;
wire mcyccntr_hi_1_6;
wire n78_6;
wire n77_5;
wire n64_4;
wire n63_4;
wire ro_ctrl_3;
wire ro_ctrl_4;
wire n81_7;
wire n38_6;
wire n65_6;
wire [3:0] phisr_0;
wire [0:0] mc_d4_dly;
wire [0:0] mc_d3_dly;
wire [2:0] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 ;
wire VCC;
wire GND;
  LUT2 n21_s1 (
    .F(n21_4),
    .I0(rst_n),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]) 
);
defparam n21_s1.INIT=4'h4;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(phisr[1]),
    .I1(phisr_0[2]),
    .I2(phisr_0[0]),
    .I3(phisr_0[3]) 
);
defparam n33_s0.INIT=16'h7F00;
  LUT4 cycle_00_s (
    .F(cycle_00),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n78_6) 
);
defparam cycle_00_s.INIT=16'h0100;
  LUT3 ro_ctrl_s (
    .F(ro_ctrl),
    .I0(ro_ctrl_3),
    .I1(mcyccntr_lo[0]),
    .I2(ro_ctrl_4) 
);
defparam ro_ctrl_s.INIT=8'hE0;
  LUT3 m_nc_sel_s (
    .F(m_nc_sel),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam m_nc_sel_s.INIT=8'hC5;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(n158_8),
    .I1(mcyccntr_lo[2]),
    .I2(m_nc_sel) 
);
defparam n158_s1.INIT=8'hD0;
  LUT2 n34_s1 (
    .F(n34_4),
    .I0(ic_n_negedge),
    .I1(n38_6) 
);
defparam n34_s1.INIT=4'h8;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(phisr_0[3]),
    .I1(ic_n_negedge),
    .I2(n80_10),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n86_s1.INIT=16'h10FF;
  LUT2 n84_s2 (
    .F(n84_5),
    .I0(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I1(ic_n_negedge) 
);
defparam n84_s2.INIT=4'h4;
  LUT4 mcyccntr_hi_1_s3 (
    .F(mcyccntr_hi_1_6),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]),
    .I3(n86_4) 
);
defparam mcyccntr_hi_1_s3.INIT=16'h4000;
  LUT2 n78_s2 (
    .F(n78_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4) 
);
defparam n78_s2.INIT=4'h1;
  LUT2 n77_s1 (
    .F(n77_5),
    .I0(cycle_d4),
    .I1(mcyccntr_hi[0]) 
);
defparam n77_s1.INIT=4'h4;
  LUT2 n64_s0 (
    .F(n64_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]) 
);
defparam n64_s0.INIT=4'h6;
  LUT3 n63_s0 (
    .F(n63_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]) 
);
defparam n63_s0.INIT=8'h78;
  LUT2 cycle_12_s0 (
    .F(cycle_12_3),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[2]) 
);
defparam cycle_12_s0.INIT=4'h4;
  LUT4 ro_ctrl_s0 (
    .F(ro_ctrl_3),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s0.INIT=16'hEFF7;
  LUT3 ro_ctrl_s1 (
    .F(ro_ctrl_4),
    .I0(m_nc_sel),
    .I1(cycle_d4_zz),
    .I2(rhythm_en) 
);
defparam ro_ctrl_s1.INIT=8'hD0;
  LUT4 n158_s3 (
    .F(n158_8),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_hi[0]),
    .I2(cycle_d4),
    .I3(rhythm_en) 
);
defparam n158_s3.INIT=16'h1000;
  LUT4 cycle_12_s1 (
    .F(cycle_12),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(cycle_12_3) 
);
defparam cycle_12_s1.INIT=16'h1000;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(mcyccntr_hi_1_6),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I2(ic_n_negedge) 
);
defparam n81_s3.INIT=8'hBA;
  LUT4 inhibit_fdbk_s0 (
    .F(inhibit_fdbk),
    .I0(m_nc_sel),
    .I1(n379_5),
    .I2(mcyccntr_lo[0]),
    .I3(mcyccntr_lo[1]) 
);
defparam inhibit_fdbk_s0.INIT=16'h1F11;
  LUT4 n38_s2 (
    .F(n38_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n38_s2.INIT=16'h01FF;
  DFFSE phisr_3_s0 (
    .Q(phisr_0[3]),
    .D(phisr_0[2]),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFSE phisr_2_s0 (
    .Q(phisr_0[2]),
    .D(phisr[1]),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFSE phisr_1_s0 (
    .Q(phisr[1]),
    .D(phisr_0[0]),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFSE phisr_0_s0 (
    .Q(phisr_0[0]),
    .D(n33_3),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFRE mcyccntr_lo_2_s0 (
    .Q(mcyccntr_lo[2]),
    .D(n63_4),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_2_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_1_s0 (
    .Q(mcyccntr_lo[1]),
    .D(n64_4),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_1_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_0_s0 (
    .Q(mcyccntr_lo[0]),
    .D(n65_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_0_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_1_s0 (
    .Q(cycle_d4),
    .D(n77_5),
    .CLK(clk),
    .CE(mcyccntr_hi_1_6),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_1_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_0_s0 (
    .Q(mcyccntr_hi[0]),
    .D(n78_6),
    .CLK(clk),
    .CE(mcyccntr_hi_1_6),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_0_s0.INIT=1'b0;
  DFFE mc_d4_dly_1_s0 (
    .Q(cycle_d4_zz),
    .D(mc_d4_dly[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE mc_d4_dly_0_s0 (
    .Q(mc_d4_dly[0]),
    .D(cycle_d4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_1_s0 (
    .Q(cycle_d3_zz),
    .D(mc_d3_dly[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_0_s0 (
    .Q(mc_d3_dly[0]),
    .D(mcyccntr_hi[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE o_HH_TT_SEL_s0 (
    .Q(hh_tt_sel),
    .D(n158_5),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1  (
    .Q(rst_n),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .CLK(clk),
    .CE(n80_10),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1 .INIT=1'b1;
  DFFSE ic_n_negedge_s1 (
    .Q(ic_n_negedge),
    .D(n21_4),
    .CLK(clk),
    .CE(n80_10),
    .SET(GND) 
);
defparam ic_n_negedge_s1.INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .D(ff_reset[6]),
    .CLK(clk),
    .CE(n80_10),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .CLK(clk),
    .CE(n80_10),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .CLK(clk),
    .CE(n80_10),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .CLK(clk),
    .CE(n80_10),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1 .INIT=1'b1;
  INV n65_s2 (
    .O(n65_6),
    .I(mcyccntr_lo[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_timinggen */
module IKAOPLL_rw_synchronizer (
  clk,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  n80_10,
  w_io_dec_n,
  \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ,
  n_twr_d,
  ta_d,
  addrreg_wrrq,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 
)
;
input clk;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input n80_10;
input w_io_dec_n;
input \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ;
input n_twr_d;
input [0:0] ta_d;
output addrreg_wrrq;
output \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire n8_19;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(ta_d[0]),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I2(addrreg_wrrq),
    .I3(n80_10) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF400;
  LUT3 n8_s11 (
    .F(n8_19),
    .I0(ta_d[0]),
    .I1(addrreg_wrrq),
    .I2(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ) 
);
defparam n8_s11.INIT=8'h10;
  LUT3 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I0(w_io_dec_n),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ),
    .I2(n_twr_d) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=8'h0D;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_19),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(addrreg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer */
module IKAOPLL_rw_synchronizer_0 (
  clk,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ,
  n80_10,
  ta_d,
  datareg_wrrq
)
;
input clk;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
input n80_10;
input [0:0] ta_d;
output datareg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire n8_19;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(ta_d[0]),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I2(datareg_wrrq),
    .I3(n80_10) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF800;
  LUT3 n8_s11 (
    .F(n8_19),
    .I0(datareg_wrrq),
    .I1(ta_d[0]),
    .I2(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ) 
);
defparam n8_s11.INIT=8'h40;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_19),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(datareg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_0 */
module IKAOPLL_sr (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d;
output [7:0] q_last;
output [7:0] q_2;
output [7:0] q_1;
output [7:0] q_0;
wire VCC;
wire GND;
  DFFE \sr[8]_7_s0  (
    .Q(q_last[7]),
    .D(q_2[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_6_s0  (
    .Q(q_last[6]),
    .D(q_2[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_5_s0  (
    .Q(q_last[5]),
    .D(q_2[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_4_s0  (
    .Q(q_last[4]),
    .D(q_2[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[5]_0_s7  (
    .DO(q_2[7:4]),
    .DI(q_1[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[2]_0_s7  (
    .DO(q_1[7:4]),
    .DI(q_0[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s7  (
    .DO(q_0[7:4]),
    .DI(d[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr */
module IKAOPLL_d9reg (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n922_3,
  n916_5,
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  d9reg_addr,
  d9reg_addrcntr,
  d_7_5,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n922_3;
input n916_5;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d9reg_data;
input [5:4] d9reg_addr;
input [4:4] d9reg_addrcntr;
output d_7_5;
output [7:0] fnum;
wire d_7_4;
wire fnum_7_4;
wire fnum_6_4;
wire fnum_5_4;
wire fnum_4_4;
wire fnum_3_4;
wire fnum_2_4;
wire fnum_1_4;
wire fnum_0_4;
wire [7:0] d;
wire [7:0] q_last;
wire [7:0] q_2;
wire [7:0] q_1;
wire [7:0] q_0;
wire VCC;
wire GND;
  LUT4 d_7_s0 (
    .F(d[7]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[7]),
    .I3(d_7_4) 
);
defparam d_7_s0.INIT=16'hF088;
  LUT4 d_6_s0 (
    .F(d[6]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[6]),
    .I3(d_7_4) 
);
defparam d_6_s0.INIT=16'hF088;
  LUT4 fnum_7_s (
    .F(fnum[7]),
    .I0(cycle_d4_zz),
    .I1(q_1[7]),
    .I2(fnum_7_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_7_s.INIT=16'h44F0;
  LUT4 fnum_6_s (
    .F(fnum[6]),
    .I0(cycle_d4_zz),
    .I1(q_1[6]),
    .I2(fnum_6_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_6_s.INIT=16'h44F0;
  LUT4 fnum_5_s (
    .F(fnum[5]),
    .I0(cycle_d3_zz),
    .I1(q_2[5]),
    .I2(fnum_5_4),
    .I3(cycle_d4_zz) 
);
defparam fnum_5_s.INIT=16'h44F0;
  LUT4 fnum_4_s (
    .F(fnum[4]),
    .I0(cycle_d4_zz),
    .I1(q_1[4]),
    .I2(fnum_4_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_4_s.INIT=16'h44F0;
  LUT4 fnum_3_s (
    .F(fnum[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(fnum_3_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_3_s.INIT=16'h44F0;
  LUT4 fnum_2_s (
    .F(fnum[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(fnum_2_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_2_s.INIT=16'h44F0;
  LUT4 fnum_1_s (
    .F(fnum[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(fnum_1_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_1_s.INIT=16'h44F0;
  LUT4 fnum_0_s (
    .F(fnum[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_0_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_0_s.INIT=16'h44F0;
  LUT4 d_7_s1 (
    .F(d_7_4),
    .I0(d9reg_addr[5]),
    .I1(d9reg_addr[4]),
    .I2(d_7_5),
    .I3(rst_n) 
);
defparam d_7_s1.INIT=16'hBF00;
  LUT3 fnum_7_s0 (
    .F(fnum_7_4),
    .I0(q_0[7]),
    .I1(q_2[7]),
    .I2(cycle_d4_zz) 
);
defparam fnum_7_s0.INIT=8'hCA;
  LUT3 fnum_6_s0 (
    .F(fnum_6_4),
    .I0(q_0[6]),
    .I1(q_2[6]),
    .I2(cycle_d4_zz) 
);
defparam fnum_6_s0.INIT=8'hCA;
  LUT3 fnum_5_s0 (
    .F(fnum_5_4),
    .I0(q_0[5]),
    .I1(q_1[5]),
    .I2(cycle_d3_zz) 
);
defparam fnum_5_s0.INIT=8'hCA;
  LUT3 fnum_4_s0 (
    .F(fnum_4_4),
    .I0(q_0[4]),
    .I1(q_2[4]),
    .I2(cycle_d4_zz) 
);
defparam fnum_4_s0.INIT=8'hCA;
  LUT3 fnum_3_s0 (
    .F(fnum_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam fnum_3_s0.INIT=8'hCA;
  LUT3 fnum_2_s0 (
    .F(fnum_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam fnum_2_s0.INIT=8'hCA;
  LUT3 fnum_1_s0 (
    .F(fnum_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam fnum_1_s0.INIT=8'hCA;
  LUT3 fnum_0_s0 (
    .F(fnum_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_0_s0.INIT=8'hCA;
  LUT3 d_7_s2 (
    .F(d_7_5),
    .I0(d9reg_addrcntr[4]),
    .I1(n922_3),
    .I2(n916_5) 
);
defparam d_7_s2.INIT=8'h10;
  LUT4 d_0_s2 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_7_4) 
);
defparam d_0_s2.INIT=16'hF088;
  LUT4 d_1_s2 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_7_4) 
);
defparam d_1_s2.INIT=16'hF088;
  LUT4 d_2_s2 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_7_4) 
);
defparam d_2_s2.INIT=16'hF088;
  LUT4 d_3_s2 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_7_4) 
);
defparam d_3_s2.INIT=16'hF088;
  LUT4 d_4_s2 (
    .F(d[4]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[4]),
    .I3(d_7_4) 
);
defparam d_4_s2.INIT=16'hF088;
  LUT4 d_5_s2 (
    .F(d[5]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[5]),
    .I3(d_7_4) 
);
defparam d_5_s2.INIT=16'hF088;
  IKAOPLL_sr u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[7:0]),
    .q_last(q_last[7:0]),
    .q_2(q_2[7:0]),
    .q_1(q_1[7:0]),
    .q_0(q_0[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg */
module IKAOPLL_sr_0 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_0 */
module IKAOPLL_d9reg_0 (
  cycle_d3_zz,
  cycle_d4_zz,
  d_7_5,
  rst_n,
  clk,
  n86_4,
  d9reg_addr,
  d9reg_data,
  d_0_4,
  fnum
)
;
input cycle_d3_zz;
input cycle_d4_zz;
input d_7_5;
input rst_n;
input clk;
input n86_4;
input [5:4] d9reg_addr;
input [0:0] d9reg_data;
output d_0_4;
output [8:8] fnum;
wire fnum_8_4;
wire [0:0] d;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 fnum_8_s (
    .F(fnum[8]),
    .I0(cycle_d3_zz),
    .I1(q_2[0]),
    .I2(fnum_8_4),
    .I3(cycle_d4_zz) 
);
defparam fnum_8_s.INIT=16'h44F0;
  LUT4 d_0_s1 (
    .F(d_0_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5),
    .I3(rst_n) 
);
defparam d_0_s1.INIT=16'hBF00;
  LUT3 fnum_8_s0 (
    .F(fnum_8_4),
    .I0(q_0[0]),
    .I1(q_1[0]),
    .I2(cycle_d3_zz) 
);
defparam fnum_8_s0.INIT=8'hCA;
  LUT4 d_0_s2 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s2.INIT=16'hF088;
  IKAOPLL_sr_0 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_0 */
module IKAOPLL_sr_1 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [2:0] d;
output [2:0] q_0;
output [2:0] q_1;
output [2:0] q_2;
output [2:0] q_last;
wire [2:0] \sr[0] ;
wire [2:0] \sr[2] ;
wire [2:0] \sr[3] ;
wire [2:0] \sr[5] ;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_1 */
module IKAOPLL_d9reg_1 (
  cycle_d4_zz,
  cycle_d3_zz,
  rst_n,
  d_0_4,
  clk,
  n86_4,
  d9reg_data,
  block
)
;
input cycle_d4_zz;
input cycle_d3_zz;
input rst_n;
input d_0_4;
input clk;
input n86_4;
input [3:1] d9reg_data;
output [2:0] block;
wire block_2_4;
wire block_1_4;
wire block_0_4;
wire [2:0] d;
wire [2:0] q_0;
wire [2:0] q_1;
wire [2:0] q_2;
wire [2:0] q_last;
wire VCC;
wire GND;
  LUT4 block_2_s (
    .F(block[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(block_2_4),
    .I3(cycle_d3_zz) 
);
defparam block_2_s.INIT=16'h44F0;
  LUT4 block_1_s (
    .F(block[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(block_1_4),
    .I3(cycle_d3_zz) 
);
defparam block_1_s.INIT=16'h44F0;
  LUT4 block_0_s (
    .F(block[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(block_0_4),
    .I3(cycle_d3_zz) 
);
defparam block_0_s.INIT=16'h44F0;
  LUT3 block_2_s0 (
    .F(block_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam block_2_s0.INIT=8'hCA;
  LUT3 block_1_s0 (
    .F(block_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam block_1_s0.INIT=8'hCA;
  LUT3 block_0_s0 (
    .F(block_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam block_0_s0.INIT=8'hCA;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s1.INIT=16'hF088;
  LUT4 d_1_s1 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[1]),
    .I3(d_0_4) 
);
defparam d_1_s1.INIT=16'hF088;
  LUT4 d_2_s1 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[2]),
    .I3(d_0_4) 
);
defparam d_2_s1.INIT=16'hF088;
  IKAOPLL_sr_1 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[2:0]),
    .q_0(q_0[2:0]),
    .q_1(q_1[2:0]),
    .q_2(q_2[2:0]),
    .q_last(q_last[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_1 */
module IKAOPLL_sr_2 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_2 */
module IKAOPLL_d9reg_2 (
  rst_n,
  d_0_4,
  clk,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input clk;
input n86_4;
input [4:4] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s1.INIT=16'hF088;
  IKAOPLL_sr_2 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_2 */
module IKAOPLL_sr_3 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_3 */
module IKAOPLL_d9reg_3 (
  rst_n,
  d_0_4,
  clk,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input clk;
input n86_4;
input [5:5] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s1.INIT=16'hF088;
  IKAOPLL_sr_3 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_3 */
module IKAOPLL_sr_4 (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  \sr[2]_0_21 ,
  \sr[2]_addr_tmp_19 ,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d;
output \sr[2]_0_21 ;
output \sr[2]_addr_tmp_19 ;
output [3:0] q_last;
output [3:0] q_2;
output [3:0] q_1;
output [3:0] q_0;
wire VCC;
wire GND;
  LUT2 \sr[2]_0_s11  (
    .F(\sr[2]_0_21 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[2]_0_s11 .INIT=4'h6;
  LUT2 \sr[2]_addr_tmp_s9  (
    .F(\sr[2]_addr_tmp_19 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[2]_addr_tmp_s9 .INIT=4'h9;
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_4 */
module IKAOPLL_d9reg_4 (
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  rst_n,
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_addr,
  d9reg_data,
  d_3_4,
  \sr[2]_0_21 ,
  \sr[2]_addr_tmp_19 ,
  vol_reg
)
;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input rst_n;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [5:4] d9reg_addr;
input [3:0] d9reg_data;
output d_3_4;
output \sr[2]_0_21 ;
output \sr[2]_addr_tmp_19 ;
output [3:0] vol_reg;
wire vol_reg_3_4;
wire vol_reg_2_4;
wire vol_reg_1_4;
wire vol_reg_0_4;
wire [3:0] d;
wire [3:0] q_last;
wire [3:0] q_2;
wire [3:0] q_1;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 vol_reg_3_s (
    .F(vol_reg[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(vol_reg_3_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_3_s.INIT=16'h44F0;
  LUT4 vol_reg_2_s (
    .F(vol_reg[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(vol_reg_2_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_2_s.INIT=16'h44F0;
  LUT4 vol_reg_1_s (
    .F(vol_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(vol_reg_1_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_1_s.INIT=16'h44F0;
  LUT4 vol_reg_0_s (
    .F(vol_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(vol_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_0_s.INIT=16'h44F0;
  LUT4 d_3_s1 (
    .F(d_3_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5),
    .I3(rst_n) 
);
defparam d_3_s1.INIT=16'h7F00;
  LUT3 vol_reg_3_s0 (
    .F(vol_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_3_s0.INIT=8'hCA;
  LUT3 vol_reg_2_s0 (
    .F(vol_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_2_s0.INIT=8'hCA;
  LUT3 vol_reg_1_s0 (
    .F(vol_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_1_s0.INIT=8'hCA;
  LUT3 vol_reg_0_s0 (
    .F(vol_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_0_s0.INIT=8'hCA;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s1.INIT=16'hF088;
  LUT4 d_1_s1 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s1.INIT=16'hF088;
  LUT4 d_2_s1 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s1.INIT=16'hF088;
  LUT4 d_3_s2 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s2.INIT=16'hF088;
  IKAOPLL_sr_4 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[3:0]),
    .\sr[2]_0_21 (\sr[2]_0_21 ),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .q_last(q_last[3:0]),
    .q_2(q_2[3:0]),
    .q_1(q_1[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_4 */
module IKAOPLL_sr_5 (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d;
output [3:0] q_last;
output [3:0] q_2;
output [3:0] q_1;
output [3:0] q_0;
wire VCC;
wire GND;
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_5 */
module IKAOPLL_d9reg_5 (
  rst_n,
  d_3_4,
  cycle_d4_zz,
  cycle_d3_zz,
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  inst_reg_3_4,
  inst_reg_3_5,
  inst_reg_2_4,
  inst_reg_2_5,
  inst_reg_1_4,
  inst_reg_1_5,
  inst_reg
)
;
input rst_n;
input d_3_4;
input cycle_d4_zz;
input cycle_d3_zz;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:4] d9reg_data;
output inst_reg_3_4;
output inst_reg_3_5;
output inst_reg_2_4;
output inst_reg_2_5;
output inst_reg_1_4;
output inst_reg_1_5;
output [3:0] inst_reg;
wire inst_reg_0_4;
wire [3:0] d;
wire [3:0] q_last;
wire [3:0] q_2;
wire [3:0] q_1;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 inst_reg_0_s (
    .F(inst_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(inst_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_0_s.INIT=16'h44F0;
  LUT3 inst_reg_3_s0 (
    .F(inst_reg_3_4),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2[3]) 
);
defparam inst_reg_3_s0.INIT=8'h40;
  LUT4 inst_reg_3_s1 (
    .F(inst_reg_3_5),
    .I0(q_0[3]),
    .I1(q_1[3]),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_3_s1.INIT=16'h0C0A;
  LUT3 inst_reg_2_s0 (
    .F(inst_reg_2_4),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2[2]) 
);
defparam inst_reg_2_s0.INIT=8'h40;
  LUT4 inst_reg_2_s1 (
    .F(inst_reg_2_5),
    .I0(q_0[2]),
    .I1(q_1[2]),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_2_s1.INIT=16'h0C0A;
  LUT3 inst_reg_1_s0 (
    .F(inst_reg_1_4),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2[1]) 
);
defparam inst_reg_1_s0.INIT=8'h40;
  LUT4 inst_reg_1_s1 (
    .F(inst_reg_1_5),
    .I0(q_0[1]),
    .I1(q_1[1]),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_1_s1.INIT=16'h0C0A;
  LUT3 inst_reg_0_s0 (
    .F(inst_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_0_s0.INIT=8'hCA;
  LUT4 inst_reg_1_s2 (
    .F(inst_reg[1]),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2[1]),
    .I3(inst_reg_1_5) 
);
defparam inst_reg_1_s2.INIT=16'hFF40;
  LUT4 inst_reg_2_s2 (
    .F(inst_reg[2]),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2[2]),
    .I3(inst_reg_2_5) 
);
defparam inst_reg_2_s2.INIT=16'hFF40;
  LUT4 inst_reg_3_s2 (
    .F(inst_reg[3]),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2[3]),
    .I3(inst_reg_3_5) 
);
defparam inst_reg_3_s2.INIT=16'hFF40;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s1.INIT=16'hF088;
  LUT4 d_1_s1 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s1.INIT=16'hF088;
  IKAOPLL_sr_5 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[3:0]),
    .q_last(q_last[3:0]),
    .q_2(q_2[3:0]),
    .q_1(q_1[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_5 */
module IKAOPLL_instrom (
  clk,
  m_nc_sel_z_6,
  cust_inst_sel_4,
  perc_proc_d,
  n1068_3,
  inst_reg_3_4,
  inst_reg_3_5,
  cust_inst_sel_5,
  inst_reg_2_4,
  inst_reg_2_5,
  cyc13,
  rhythm_en,
  perc_proc,
  inst_reg_0,
  inst_reg_2,
  inst_reg_3,
  dc_rom,
  dm_rom,
  n63_58,
  tl_rom,
  fb_rom,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_8,
  mem_q_9,
  mem_q_10,
  mem_q_12,
  mem_q_13,
  mem_q_14,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_36,
  mem_q_37,
  mem_q_40,
  mem_q_41,
  mem_q_42,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  mem_q_48,
  mem_q_49,
  mem_q_50
)
;
input clk;
input m_nc_sel_z_6;
input cust_inst_sel_4;
input perc_proc_d;
input n1068_3;
input inst_reg_3_4;
input inst_reg_3_5;
input cust_inst_sel_5;
input inst_reg_2_4;
input inst_reg_2_5;
input cyc13;
input rhythm_en;
input [4:0] perc_proc;
input inst_reg_0;
input inst_reg_2;
input inst_reg_3;
output dc_rom;
output dm_rom;
output n63_58;
output [5:0] tl_rom;
output [2:0] fb_rom;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_8;
output mem_q_9;
output mem_q_10;
output mem_q_12;
output mem_q_13;
output mem_q_14;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_36;
output mem_q_37;
output mem_q_40;
output mem_q_41;
output mem_q_42;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output mem_q_48;
output mem_q_49;
output mem_q_50;
wire n35_57;
wire n36_58;
wire n37_51;
wire n38_51;
wire n39_47;
wire n42_54;
wire n43_62;
wire n44_57;
wire n47_51;
wire n49_49;
wire n50_48;
wire n51_49;
wire n54_52;
wire n55_51;
wire n57_54;
wire n60_54;
wire n62_59;
wire n63_57;
wire n64_55;
wire n65_54;
wire n66_58;
wire n67_61;
wire n68_62;
wire n70_58;
wire n73_47;
wire n75_50;
wire n79_60;
wire n83_60;
wire n89_55;
wire n90_50;
wire n91_63;
wire n37_53;
wire n46_11;
wire n52_10;
wire n56_11;
wire n59_10;
wire n76_11;
wire n84_49;
wire n87_51;
wire n86_54;
wire n81_50;
wire n78_51;
wire n77_53;
wire n74_53;
wire n72_53;
wire n71_51;
wire n69_50;
wire n58_47;
wire n53_51;
wire n82_52;
wire n48_76;
wire n35_58;
wire n36_59;
wire n36_60;
wire n36_61;
wire n36_62;
wire n37_54;
wire n37_55;
wire n37_56;
wire n42_55;
wire n43_64;
wire n44_58;
wire n44_59;
wire n55_54;
wire n57_55;
wire n57_57;
wire n61_58;
wire n62_60;
wire n62_61;
wire n62_62;
wire n64_56;
wire n66_59;
wire n66_60;
wire n67_62;
wire n70_59;
wire n79_62;
wire n83_61;
wire n83_62;
wire n89_56;
wire n91_65;
wire n91_66;
wire n87_52;
wire n86_57;
wire n81_51;
wire n81_52;
wire n81_53;
wire n78_52;
wire n77_54;
wire n77_55;
wire n77_56;
wire n69_51;
wire n88_52;
wire n36_63;
wire n36_64;
wire n57_58;
wire n62_64;
wire n76_13;
wire n87_55;
wire n36_65;
wire n66_64;
wire n57_60;
wire n37_59;
wire n35_62;
wire n76_15;
wire n62_66;
wire n86_59;
wire n79_64;
wire n34_46;
wire n88_54;
wire n87_57;
wire n52_13;
wire n46_14;
wire n91_68;
wire n68_65;
wire n65_57;
wire n63_62;
wire n55_56;
wire n43_68;
wire n60_59;
wire n72_56;
wire n86_61;
wire n87_59;
wire n61_61;
wire n40_49;
wire n41_53;
wire n84_53;
wire n63_64;
wire n35_64;
wire n61_63;
wire n55_58;
wire VCC;
wire GND;
  LUT3 n35_s43 (
    .F(n35_57),
    .I0(n35_58),
    .I1(n35_62),
    .I2(n35_64) 
);
defparam n35_s43.INIT=8'hF4;
  LUT4 n36_s43 (
    .F(n36_58),
    .I0(n36_59),
    .I1(n36_60),
    .I2(n36_61),
    .I3(n36_62) 
);
defparam n36_s43.INIT=16'hF40B;
  LUT4 n37_s40 (
    .F(n37_51),
    .I0(n37_54),
    .I1(n37_55),
    .I2(n36_59),
    .I3(n37_56) 
);
defparam n37_s40.INIT=16'hD4CD;
  LUT4 n38_s40 (
    .F(n38_51),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n38_s40.INIT=16'h7427;
  LUT4 n39_s38 (
    .F(n39_47),
    .I0(n37_55),
    .I1(n36_59),
    .I2(n37_54),
    .I3(n37_56) 
);
defparam n39_s38.INIT=16'hF530;
  LUT3 n42_s41 (
    .F(n42_54),
    .I0(n35_62),
    .I1(n42_55),
    .I2(n35_64) 
);
defparam n42_s41.INIT=8'hF8;
  LUT3 n43_s45 (
    .F(n43_62),
    .I0(n43_68),
    .I1(n35_62),
    .I2(n43_64) 
);
defparam n43_s45.INIT=8'h41;
  LUT4 n44_s42 (
    .F(n44_57),
    .I0(n44_58),
    .I1(n44_59),
    .I2(n35_62),
    .I3(n35_64) 
);
defparam n44_s42.INIT=16'hFF10;
  LUT4 n47_s40 (
    .F(n47_51),
    .I0(n37_56),
    .I1(n37_54),
    .I2(n37_55),
    .I3(n36_59) 
);
defparam n47_s40.INIT=16'h08A3;
  LUT4 n49_s39 (
    .F(n49_49),
    .I0(n37_54),
    .I1(n37_56),
    .I2(n36_59),
    .I3(n37_55) 
);
defparam n49_s39.INIT=16'h3F45;
  LUT4 n50_s38 (
    .F(n50_48),
    .I0(n36_59),
    .I1(n37_54),
    .I2(n37_55),
    .I3(n37_56) 
);
defparam n50_s38.INIT=16'h0BF1;
  LUT4 n51_s39 (
    .F(n51_49),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n51_s39.INIT=16'h35A3;
  LUT4 n54_s41 (
    .F(n54_52),
    .I0(n36_59),
    .I1(n37_56),
    .I2(n37_55),
    .I3(n37_54) 
);
defparam n54_s41.INIT=16'h0798;
  LUT4 n55_s39 (
    .F(n55_51),
    .I0(n55_58),
    .I1(n55_56),
    .I2(n55_54),
    .I3(n44_59) 
);
defparam n55_s39.INIT=16'h000E;
  LUT3 n57_s41 (
    .F(n57_54),
    .I0(n57_55),
    .I1(n57_60),
    .I2(n57_57) 
);
defparam n57_s41.INIT=8'h0E;
  LUT3 n60_s41 (
    .F(n60_54),
    .I0(n55_56),
    .I1(n60_59),
    .I2(n36_61) 
);
defparam n60_s41.INIT=8'hE3;
  LUT4 n62_s43 (
    .F(n62_59),
    .I0(n62_60),
    .I1(n62_61),
    .I2(n62_62),
    .I3(n62_66) 
);
defparam n62_s43.INIT=16'hFF40;
  LUT4 n63_s42 (
    .F(n63_57),
    .I0(n63_58),
    .I1(n49_49),
    .I2(n63_62),
    .I3(n63_64) 
);
defparam n63_s42.INIT=16'h2B30;
  LUT3 n64_s42 (
    .F(n64_55),
    .I0(n64_56),
    .I1(n35_62),
    .I2(n57_60) 
);
defparam n64_s42.INIT=8'hF4;
  LUT4 n65_s41 (
    .F(n65_54),
    .I0(n35_62),
    .I1(n37_55),
    .I2(n37_54),
    .I3(n65_57) 
);
defparam n65_s41.INIT=16'hAA3C;
  LUT4 n66_s43 (
    .F(n66_58),
    .I0(n66_59),
    .I1(n66_60),
    .I2(n35_62),
    .I3(n66_64) 
);
defparam n66_s43.INIT=16'hFF10;
  LUT3 n67_s45 (
    .F(n67_61),
    .I0(n51_49),
    .I1(n35_62),
    .I2(n67_62) 
);
defparam n67_s45.INIT=8'hC2;
  LUT4 n68_s47 (
    .F(n68_62),
    .I0(n37_54),
    .I1(n36_59),
    .I2(n37_55),
    .I3(n68_65) 
);
defparam n68_s47.INIT=16'hC20D;
  LUT3 n70_s43 (
    .F(n70_58),
    .I0(n70_59),
    .I1(n35_62),
    .I2(n35_64) 
);
defparam n70_s43.INIT=8'hF4;
  LUT4 n73_s38 (
    .F(n73_47),
    .I0(n36_59),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n37_54) 
);
defparam n73_s38.INIT=16'hF35C;
  LUT4 n75_s39 (
    .F(n75_50),
    .I0(n37_55),
    .I1(n36_59),
    .I2(n37_56),
    .I3(n37_54) 
);
defparam n75_s39.INIT=16'hCE30;
  LUT4 n79_s45 (
    .F(n79_60),
    .I0(n79_64),
    .I1(n35_62),
    .I2(n79_62),
    .I3(n62_66) 
);
defparam n79_s45.INIT=16'hFF40;
  LUT3 n83_s44 (
    .F(n83_60),
    .I0(n83_61),
    .I1(perc_proc[4]),
    .I2(n83_62) 
);
defparam n83_s44.INIT=8'hD0;
  LUT4 n89_s42 (
    .F(n89_55),
    .I0(n89_56),
    .I1(n35_62),
    .I2(n66_64),
    .I3(n36_60) 
);
defparam n89_s42.INIT=16'hFFF4;
  LUT4 n90_s39 (
    .F(n90_50),
    .I0(n36_59),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n37_54) 
);
defparam n90_s39.INIT=16'hE7F9;
  LUT4 n91_s47 (
    .F(n91_63),
    .I0(n91_68),
    .I1(n91_65),
    .I2(n91_66),
    .I3(n63_64) 
);
defparam n91_s47.INIT=16'h0203;
  LUT2 n37_s41 (
    .F(n37_53),
    .I0(n35_62),
    .I1(m_nc_sel_z_6) 
);
defparam n37_s41.INIT=4'h4;
  LUT3 n46_s7 (
    .F(n46_11),
    .I0(n79_64),
    .I1(n46_14),
    .I2(m_nc_sel_z_6) 
);
defparam n46_s7.INIT=8'h70;
  LUT4 n52_s6 (
    .F(n52_10),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n52_13),
    .I3(m_nc_sel_z_6) 
);
defparam n52_s6.INIT=16'h7F00;
  LUT4 n56_s7 (
    .F(n56_11),
    .I0(n36_59),
    .I1(n37_54),
    .I2(m_nc_sel_z_6),
    .I3(n49_49) 
);
defparam n56_s7.INIT=16'h70F0;
  LUT4 n59_s6 (
    .F(n59_10),
    .I0(n36_59),
    .I1(n37_54),
    .I2(n79_64),
    .I3(m_nc_sel_z_6) 
);
defparam n59_s6.INIT=16'h7F00;
  LUT3 n76_s7 (
    .F(n76_11),
    .I0(n76_15),
    .I1(n36_59),
    .I2(m_nc_sel_z_6) 
);
defparam n76_s7.INIT=8'hD0;
  LUT2 n84_s41 (
    .F(n84_49),
    .I0(n35_62),
    .I1(m_nc_sel_z_6) 
);
defparam n84_s41.INIT=4'h8;
  LUT4 n87_s40 (
    .F(n87_51),
    .I0(n87_52),
    .I1(inst_reg_0),
    .I2(n87_59),
    .I3(n87_57) 
);
defparam n87_s40.INIT=16'h0857;
  LUT4 n86_s43 (
    .F(n86_54),
    .I0(n86_59),
    .I1(n76_15),
    .I2(n86_61),
    .I3(n86_57) 
);
defparam n86_s43.INIT=16'h8D88;
  LUT3 n81_s39 (
    .F(n81_50),
    .I0(n81_51),
    .I1(n81_52),
    .I2(n81_53) 
);
defparam n81_s39.INIT=8'h0E;
  LUT3 n78_s40 (
    .F(n78_51),
    .I0(n78_52),
    .I1(n35_62),
    .I2(n76_15) 
);
defparam n78_s40.INIT=8'hF4;
  LUT4 n77_s41 (
    .F(n77_53),
    .I0(n46_14),
    .I1(n77_54),
    .I2(n77_55),
    .I3(n77_56) 
);
defparam n77_s41.INIT=16'h00B0;
  LUT4 n74_s41 (
    .F(n74_53),
    .I0(n36_59),
    .I1(n37_55),
    .I2(n86_59),
    .I3(n83_62) 
);
defparam n74_s41.INIT=16'h4200;
  LUT3 n72_s41 (
    .F(n72_53),
    .I0(n72_56),
    .I1(n57_60),
    .I2(n86_61) 
);
defparam n72_s41.INIT=8'h0E;
  LUT4 n71_s40 (
    .F(n71_51),
    .I0(n37_55),
    .I1(n36_59),
    .I2(n42_55),
    .I3(n81_53) 
);
defparam n71_s40.INIT=16'h000E;
  LUT4 n69_s39 (
    .F(n69_50),
    .I0(n69_51),
    .I1(n87_57),
    .I2(n35_64),
    .I3(n81_53) 
);
defparam n69_s39.INIT=16'h00F2;
  LUT4 n58_s38 (
    .F(n58_47),
    .I0(n37_56),
    .I1(n37_55),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n58_s38.INIT=16'h0B00;
  LUT4 n53_s40 (
    .F(n53_51),
    .I0(n37_56),
    .I1(n60_59),
    .I2(n36_59),
    .I3(n62_66) 
);
defparam n53_s40.INIT=16'hFF80;
  LUT4 n82_s41 (
    .F(n82_52),
    .I0(n38_51),
    .I1(n77_54),
    .I2(n37_55),
    .I3(n37_54) 
);
defparam n82_s41.INIT=16'h05C0;
  LUT4 n48_s59 (
    .F(n48_76),
    .I0(n37_56),
    .I1(n36_59),
    .I2(n37_54),
    .I3(n37_55) 
);
defparam n48_s59.INIT=16'h3EC3;
  LUT4 n35_s44 (
    .F(n35_58),
    .I0(n36_59),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n37_54) 
);
defparam n35_s44.INIT=16'h70EA;
  LUT3 n36_s44 (
    .F(n36_59),
    .I0(n35_62),
    .I1(inst_reg_0),
    .I2(n36_63) 
);
defparam n36_s44.INIT=8'h70;
  LUT2 n36_s45 (
    .F(n36_60),
    .I0(inst_reg_3),
    .I1(n69_51) 
);
defparam n36_s45.INIT=4'h8;
  LUT3 n36_s46 (
    .F(n36_61),
    .I0(cust_inst_sel_4),
    .I1(n35_62),
    .I2(n36_64) 
);
defparam n36_s46.INIT=8'hB0;
  LUT4 n36_s47 (
    .F(n36_62),
    .I0(n37_56),
    .I1(n37_54),
    .I2(n37_55),
    .I3(n36_59) 
);
defparam n36_s47.INIT=16'hD233;
  LUT2 n37_s42 (
    .F(n37_54),
    .I0(cust_inst_sel_4),
    .I1(n36_64) 
);
defparam n37_s42.INIT=4'h4;
  LUT2 n37_s43 (
    .F(n37_55),
    .I0(n69_51),
    .I1(n87_52) 
);
defparam n37_s43.INIT=4'h4;
  LUT3 n37_s44 (
    .F(n37_56),
    .I0(n37_59),
    .I1(n77_54),
    .I2(n36_64) 
);
defparam n37_s44.INIT=8'h10;
  LUT4 n42_s42 (
    .F(n42_55),
    .I0(n37_56),
    .I1(n37_55),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n42_s42.INIT=16'h54EF;
  LUT4 n43_s47 (
    .F(n43_64),
    .I0(n37_54),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n36_59) 
);
defparam n43_s47.INIT=16'hC4BF;
  LUT4 n44_s43 (
    .F(n44_58),
    .I0(n36_59),
    .I1(n37_56),
    .I2(n37_54),
    .I3(n37_55) 
);
defparam n44_s43.INIT=16'h009E;
  LUT4 n44_s44 (
    .F(n44_59),
    .I0(n36_59),
    .I1(n37_56),
    .I2(n37_54),
    .I3(n37_55) 
);
defparam n44_s44.INIT=16'h0100;
  LUT2 n55_s42 (
    .F(n55_54),
    .I0(n35_62),
    .I1(n87_52) 
);
defparam n55_s42.INIT=4'h4;
  LUT4 n57_s42 (
    .F(n57_55),
    .I0(n36_59),
    .I1(n37_54),
    .I2(n57_58),
    .I3(n35_62) 
);
defparam n57_s42.INIT=16'hEF00;
  LUT4 n57_s44 (
    .F(n57_57),
    .I0(n37_56),
    .I1(n37_55),
    .I2(n37_54),
    .I3(n36_59) 
);
defparam n57_s44.INIT=16'h4100;
  LUT4 n61_s43 (
    .F(n61_58),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n61_s43.INIT=16'h4770;
  LUT4 n62_s44 (
    .F(n62_60),
    .I0(n37_55),
    .I1(n36_59),
    .I2(n37_56),
    .I3(n37_54) 
);
defparam n62_s44.INIT=16'hC200;
  LUT4 n62_s45 (
    .F(n62_61),
    .I0(n37_54),
    .I1(n36_59),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n62_s45.INIT=16'hEFF3;
  LUT4 n62_s46 (
    .F(n62_62),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n37_54),
    .I3(n35_62) 
);
defparam n62_s46.INIT=16'hFE00;
  LUT3 n63_s43 (
    .F(n63_58),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]) 
);
defparam n63_s43.INIT=8'h01;
  LUT4 n64_s43 (
    .F(n64_56),
    .I0(n36_59),
    .I1(n37_54),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n64_s43.INIT=16'h0B33;
  LUT4 n66_s44 (
    .F(n66_59),
    .I0(n36_59),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n37_54) 
);
defparam n66_s44.INIT=16'h8000;
  LUT4 n66_s45 (
    .F(n66_60),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n37_54),
    .I3(n36_59) 
);
defparam n66_s45.INIT=16'h0130;
  LUT4 n67_s46 (
    .F(n67_62),
    .I0(n37_55),
    .I1(n37_54),
    .I2(n37_56),
    .I3(n36_59) 
);
defparam n67_s46.INIT=16'hFC23;
  LUT4 n70_s44 (
    .F(n70_59),
    .I0(n36_60),
    .I1(n57_58),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n70_s44.INIT=16'hFC53;
  LUT4 n79_s47 (
    .F(n79_62),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n37_54),
    .I3(n36_59) 
);
defparam n79_s47.INIT=16'hCAFC;
  LUT4 n83_s45 (
    .F(n83_61),
    .I0(n37_56),
    .I1(n37_55),
    .I2(n36_59),
    .I3(n37_54) 
);
defparam n83_s45.INIT=16'hA77C;
  LUT4 n83_s46 (
    .F(n83_62),
    .I0(perc_proc[2]),
    .I1(perc_proc[3]),
    .I2(perc_proc_d),
    .I3(n1068_3) 
);
defparam n83_s46.INIT=16'h0001;
  LUT4 n89_s43 (
    .F(n89_56),
    .I0(n37_56),
    .I1(n36_59),
    .I2(n37_54),
    .I3(n37_55) 
);
defparam n89_s43.INIT=16'hEBFC;
  LUT2 n91_s49 (
    .F(n91_65),
    .I0(n35_62),
    .I1(n66_64) 
);
defparam n91_s49.INIT=4'h1;
  LUT4 n91_s50 (
    .F(n91_66),
    .I0(n37_56),
    .I1(n37_54),
    .I2(n37_55),
    .I3(n36_59) 
);
defparam n91_s50.INIT=16'hE100;
  LUT4 n87_s41 (
    .F(n87_52),
    .I0(n87_55),
    .I1(n76_13),
    .I2(perc_proc[0]),
    .I3(perc_proc_d) 
);
defparam n87_s41.INIT=16'hF335;
  LUT2 n86_s46 (
    .F(n86_57),
    .I0(inst_reg_0),
    .I1(n35_62) 
);
defparam n86_s46.INIT=4'h4;
  LUT4 n81_s40 (
    .F(n81_51),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n81_s40.INIT=16'h0110;
  LUT4 n81_s41 (
    .F(n81_52),
    .I0(n37_54),
    .I1(n37_55),
    .I2(n37_59),
    .I3(n36_59) 
);
defparam n81_s41.INIT=16'h00F4;
  LUT4 n81_s42 (
    .F(n81_53),
    .I0(n35_62),
    .I1(inst_reg_3),
    .I2(n37_59),
    .I3(n36_64) 
);
defparam n81_s42.INIT=16'h0700;
  LUT4 n78_s41 (
    .F(n78_52),
    .I0(n37_56),
    .I1(n36_59),
    .I2(n37_54),
    .I3(n37_55) 
);
defparam n78_s41.INIT=16'hF13F;
  LUT4 n77_s42 (
    .F(n77_54),
    .I0(inst_reg_3_4),
    .I1(inst_reg_3_5),
    .I2(n1068_3),
    .I3(cust_inst_sel_5) 
);
defparam n77_s42.INIT=16'h0100;
  LUT2 n77_s43 (
    .F(n77_55),
    .I0(n36_63),
    .I1(n62_64) 
);
defparam n77_s43.INIT=4'h8;
  LUT4 n77_s44 (
    .F(n77_56),
    .I0(cust_inst_sel_4),
    .I1(n37_56),
    .I2(n36_59),
    .I3(n37_55) 
);
defparam n77_s44.INIT=16'hCAAC;
  LUT4 n69_s40 (
    .F(n69_51),
    .I0(inst_reg_2_4),
    .I1(inst_reg_2_5),
    .I2(cust_inst_sel_5),
    .I3(n63_58) 
);
defparam n69_s40.INIT=16'h1000;
  LUT4 n88_s41 (
    .F(n88_52),
    .I0(n35_62),
    .I1(n37_54),
    .I2(n36_59),
    .I3(n37_55) 
);
defparam n88_s41.INIT=16'h2DFB;
  LUT4 n36_s48 (
    .F(n36_63),
    .I0(n36_65),
    .I1(perc_proc[4]),
    .I2(n62_64),
    .I3(n63_58) 
);
defparam n36_s48.INIT=16'h3220;
  LUT4 n36_s49 (
    .F(n36_64),
    .I0(n81_51),
    .I1(n76_13),
    .I2(perc_proc[0]),
    .I3(perc_proc_d) 
);
defparam n36_s49.INIT=16'hF335;
  LUT2 n57_s45 (
    .F(n57_58),
    .I0(n69_51),
    .I1(n77_54) 
);
defparam n57_s45.INIT=4'h1;
  LUT4 n62_s48 (
    .F(n62_64),
    .I0(perc_proc[0]),
    .I1(perc_proc[2]),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n62_s48.INIT=16'h0001;
  LUT4 n76_s9 (
    .F(n76_13),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n76_s9.INIT=16'h0001;
  LUT4 n87_s44 (
    .F(n87_55),
    .I0(perc_proc[3]),
    .I1(perc_proc[4]),
    .I2(perc_proc[1]),
    .I3(perc_proc[2]) 
);
defparam n87_s44.INIT=16'h0110;
  LUT3 n36_s50 (
    .F(n36_65),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[0]) 
);
defparam n36_s50.INIT=8'h07;
  LUT4 n66_s48 (
    .F(n66_64),
    .I0(n36_63),
    .I1(n87_55),
    .I2(n81_51),
    .I3(n36_65) 
);
defparam n66_s48.INIT=16'h5400;
  LUT4 n57_s46 (
    .F(n57_60),
    .I0(n36_63),
    .I1(n62_64),
    .I2(n37_55),
    .I3(n37_54) 
);
defparam n57_s46.INIT=16'h0770;
  LUT4 n37_s46 (
    .F(n37_59),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[0]),
    .I3(n87_55) 
);
defparam n37_s46.INIT=16'h0700;
  LUT4 n35_s47 (
    .F(n35_62),
    .I0(cust_inst_sel_5),
    .I1(perc_proc[0]),
    .I2(perc_proc[1]),
    .I3(perc_proc[2]) 
);
defparam n35_s47.INIT=16'h0002;
  LUT4 n76_s10 (
    .F(n76_15),
    .I0(perc_proc[0]),
    .I1(rhythm_en),
    .I2(cyc13),
    .I3(n76_13) 
);
defparam n76_s10.INIT=16'h6A00;
  LUT4 n62_s49 (
    .F(n62_66),
    .I0(rhythm_en),
    .I1(cyc13),
    .I2(perc_proc[1]),
    .I3(n62_64) 
);
defparam n62_s49.INIT=16'h7000;
  LUT4 n86_s47 (
    .F(n86_59),
    .I0(n37_59),
    .I1(n77_54),
    .I2(n36_64),
    .I3(n37_54) 
);
defparam n86_s47.INIT=16'h00EF;
  LUT4 n79_s48 (
    .F(n79_64),
    .I0(n37_55),
    .I1(n37_59),
    .I2(n77_54),
    .I3(n36_64) 
);
defparam n79_s48.INIT=16'h0200;
  LUT4 n34_s37 (
    .F(n34_46),
    .I0(n37_59),
    .I1(n77_54),
    .I2(n36_64),
    .I3(n46_14) 
);
defparam n34_s37.INIT=16'h1000;
  LUT4 n88_s42 (
    .F(n88_54),
    .I0(n37_59),
    .I1(n77_54),
    .I2(n36_64),
    .I3(n88_52) 
);
defparam n88_s42.INIT=16'h00EF;
  LUT3 n87_s45 (
    .F(n87_57),
    .I0(n36_59),
    .I1(cust_inst_sel_4),
    .I2(n36_64) 
);
defparam n87_s45.INIT=8'h9A;
  LUT3 n52_s8 (
    .F(n52_13),
    .I0(n36_59),
    .I1(cust_inst_sel_4),
    .I2(n36_64) 
);
defparam n52_s8.INIT=8'h45;
  LUT3 n46_s9 (
    .F(n46_14),
    .I0(cust_inst_sel_4),
    .I1(n36_64),
    .I2(n36_59) 
);
defparam n46_s9.INIT=8'hB0;
  LUT4 n91_s51 (
    .F(n91_68),
    .I0(n37_56),
    .I1(n37_55),
    .I2(cust_inst_sel_4),
    .I3(n36_64) 
);
defparam n91_s51.INIT=16'h3D33;
  LUT4 n68_s49 (
    .F(n68_65),
    .I0(cust_inst_sel_4),
    .I1(n36_64),
    .I2(n37_56),
    .I3(n35_62) 
);
defparam n68_s49.INIT=16'hFB00;
  LUT4 n65_s43 (
    .F(n65_57),
    .I0(n37_56),
    .I1(n36_59),
    .I2(cust_inst_sel_4),
    .I3(n36_64) 
);
defparam n65_s43.INIT=16'hB6BB;
  LUT4 n63_s46 (
    .F(n63_62),
    .I0(n37_55),
    .I1(n37_56),
    .I2(cust_inst_sel_4),
    .I3(n36_64) 
);
defparam n63_s46.INIT=16'hE3EE;
  LUT4 n55_s43 (
    .F(n55_56),
    .I0(n37_56),
    .I1(cust_inst_sel_4),
    .I2(n36_64),
    .I3(n36_59) 
);
defparam n55_s43.INIT=16'hBA45;
  LUT4 n43_s49 (
    .F(n43_68),
    .I0(n69_51),
    .I1(n87_52),
    .I2(cust_inst_sel_4),
    .I3(n36_64) 
);
defparam n43_s49.INIT=16'h0B00;
  LUT4 n60_s44 (
    .F(n60_59),
    .I0(cust_inst_sel_4),
    .I1(n36_64),
    .I2(n69_51),
    .I3(n87_52) 
);
defparam n60_s44.INIT=16'h0B00;
  LUT4 n72_s43 (
    .F(n72_56),
    .I0(n69_51),
    .I1(n87_52),
    .I2(n36_59),
    .I3(cust_inst_sel_4) 
);
defparam n72_s43.INIT=16'h4B00;
  LUT4 n86_s48 (
    .F(n86_61),
    .I0(n37_56),
    .I1(n77_54),
    .I2(n69_51),
    .I3(n87_52) 
);
defparam n86_s48.INIT=16'hACAA;
  LUT4 n87_s46 (
    .F(n87_59),
    .I0(n69_51),
    .I1(n87_52),
    .I2(n36_59),
    .I3(n37_56) 
);
defparam n87_s46.INIT=16'h0F44;
  LUT4 n61_s45 (
    .F(n61_61),
    .I0(n36_63),
    .I1(n69_51),
    .I2(n87_52),
    .I3(n86_57) 
);
defparam n61_s45.INIT=16'h008A;
  LUT4 n40_s39 (
    .F(n40_49),
    .I0(n69_51),
    .I1(n87_52),
    .I2(n37_56),
    .I3(n52_13) 
);
defparam n40_s39.INIT=16'h0BB0;
  LUT4 n41_s40 (
    .F(n41_53),
    .I0(n69_51),
    .I1(n87_52),
    .I2(n36_61),
    .I3(n36_59) 
);
defparam n41_s40.INIT=16'h0B00;
  LUT4 n84_s43 (
    .F(n84_53),
    .I0(n69_51),
    .I1(n87_52),
    .I2(n37_56),
    .I3(n36_59) 
);
defparam n84_s43.INIT=16'h0B00;
  LUT4 n63_s47 (
    .F(n63_64),
    .I0(n35_62),
    .I1(inst_reg_0),
    .I2(n36_63),
    .I3(cust_inst_sel_5) 
);
defparam n63_s47.INIT=16'h8F70;
  LUT4 n35_s48 (
    .F(n35_64),
    .I0(n35_62),
    .I1(inst_reg_0),
    .I2(n36_63),
    .I3(n76_15) 
);
defparam n35_s48.INIT=16'h7000;
  LUT4 n61_s46 (
    .F(n61_63),
    .I0(n61_58),
    .I1(n35_62),
    .I2(n87_52),
    .I3(n61_61) 
);
defparam n61_s46.INIT=16'hFF45;
  LUT4 n55_s44 (
    .F(n55_58),
    .I0(inst_reg_0),
    .I1(n35_62),
    .I2(inst_reg_2),
    .I3(n36_63) 
);
defparam n55_s44.INIT=16'hFB00;
  DFFE mem_q_61_s0 (
    .Q(tl_rom[4]),
    .D(n35_57),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_60_s0 (
    .Q(tl_rom[3]),
    .D(n36_58),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_59_s0 (
    .Q(tl_rom[2]),
    .D(n37_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_58_s0 (
    .Q(tl_rom[1]),
    .D(n38_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_57_s0 (
    .Q(tl_rom[0]),
    .D(n39_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_56_s0 (
    .Q(dc_rom),
    .D(n40_49),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_55_s0 (
    .Q(dm_rom),
    .D(n41_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_54_s0 (
    .Q(fb_rom[2]),
    .D(n42_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_53_s0 (
    .Q(fb_rom[1]),
    .D(n43_62),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_52_s0 (
    .Q(fb_rom[0]),
    .D(n44_57),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_50_s0 (
    .Q(mem_q_50),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n46_11) 
);
  DFFRE mem_q_49_s0 (
    .Q(mem_q_49),
    .D(n47_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_48_s0 (
    .Q(mem_q_48),
    .D(n48_76),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_47_s0 (
    .Q(mem_q_47),
    .D(n49_49),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_46_s0 (
    .Q(mem_q_46),
    .D(n50_48),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_45_s0 (
    .Q(mem_q_45),
    .D(n51_49),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_44_s0 (
    .Q(mem_q_44),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n52_10) 
);
  DFFE mem_q_42_s0 (
    .Q(mem_q_42),
    .D(n53_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_41_s0 (
    .Q(mem_q_41),
    .D(n54_52),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_40_s0 (
    .Q(mem_q_40),
    .D(n55_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_37_s0 (
    .Q(mem_q_37),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n56_11) 
);
  DFFE mem_q_36_s0 (
    .Q(mem_q_36),
    .D(n57_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_35_s0 (
    .Q(mem_q_35),
    .D(n58_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_34_s0 (
    .Q(mem_q_34),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n59_10) 
);
  DFFE mem_q_31_s0 (
    .Q(mem_q_31),
    .D(n60_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_30_s0 (
    .Q(mem_q_30),
    .D(n61_63),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_29_s0 (
    .Q(mem_q_29),
    .D(n62_59),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_28_s0 (
    .Q(mem_q_28),
    .D(n63_57),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_27_s0 (
    .Q(mem_q_27),
    .D(n64_55),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_26_s0 (
    .Q(mem_q_26),
    .D(n65_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_25_s0 (
    .Q(mem_q_25),
    .D(n66_58),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_24_s0 (
    .Q(mem_q_24),
    .D(n67_61),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_23_s0 (
    .Q(mem_q_23),
    .D(n68_62),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_22_s0 (
    .Q(mem_q_22),
    .D(n69_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_21_s0 (
    .Q(mem_q_21),
    .D(n70_58),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_20_s0 (
    .Q(mem_q_20),
    .D(n71_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_19_s0 (
    .Q(mem_q_19),
    .D(n72_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_18_s0 (
    .Q(mem_q_18),
    .D(n73_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_17_s0 (
    .Q(mem_q_17),
    .D(n74_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_16_s0 (
    .Q(mem_q_16),
    .D(n75_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_15_s0 (
    .Q(mem_q_15),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n76_11) 
);
  DFFE mem_q_14_s0 (
    .Q(mem_q_14),
    .D(n77_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_13_s0 (
    .Q(mem_q_13),
    .D(n78_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_12_s0 (
    .Q(mem_q_12),
    .D(n79_60),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_10_s0 (
    .Q(mem_q_10),
    .D(n81_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_9_s0 (
    .Q(mem_q_9),
    .D(n82_52),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_8_s0 (
    .Q(mem_q_8),
    .D(n83_60),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_7_s0 (
    .Q(mem_q_7),
    .D(n84_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n84_49) 
);
  DFFE mem_q_5_s0 (
    .Q(mem_q_5),
    .D(n86_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_4_s0 (
    .Q(mem_q_4),
    .D(n87_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_3_s0 (
    .Q(mem_q_3),
    .D(n88_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_2_s0 (
    .Q(mem_q_2),
    .D(n89_55),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_1_s0 (
    .Q(mem_q_1),
    .D(n90_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_0_s0 (
    .Q(mem_q_0),
    .D(n91_63),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_62_s0 (
    .Q(tl_rom[5]),
    .D(n34_46),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_instrom */
module IKAOPLL_reg (
  clk,
  w_io_dec_n,
  n_twr_d,
  n86_4,
  n1825_9,
  cycle_12,
  m_nc_sel,
  ic_n_negedge,
  n80_10,
  rst_n,
  cycle_d3_zz,
  cycle_d4_zz,
  n48_4,
  hh_tt_start_attack_dly_1_34,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  td_in,
  phisr,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  ta_d,
  eg_envcntr_test_data,
  rhythm_en,
  m_nc_sel_z,
  cust_inst_sel_z,
  inst_latch_oe,
  kon_z,
  kon,
  m_nc_sel_z_6,
  am,
  pm,
  dc,
  dm,
  kon_3,
  tl_5_5,
  pm_6,
  kon_7,
  kon_8,
  kon_9,
  kon_11,
  n672_5,
  \sr[2]_0_21 ,
  \sr[2]_addr_tmp_19 ,
  etyp_reg,
  ksr_reg,
  \ksl_reg[0] ,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \ar_reg[1] ,
  \dr_reg[0] ,
  \dr_reg[1] ,
  \rr_reg[0] ,
  \rr_reg[1] ,
  test,
  tl,
  mul,
  sl,
  fb,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  fnum,
  fnum_83,
  block,
  q_0,
  q_1,
  q_2
)
;
input clk;
input w_io_dec_n;
input n_twr_d;
input n86_4;
input n1825_9;
input cycle_12;
input m_nc_sel;
input ic_n_negedge;
input n80_10;
input rst_n;
input cycle_d3_zz;
input cycle_d4_zz;
input n48_4;
input hh_tt_start_attack_dly_1_34;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] td_in;
input [1:1] phisr;
input [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [3:0] ta_d;
output eg_envcntr_test_data;
output rhythm_en;
output m_nc_sel_z;
output cust_inst_sel_z;
output inst_latch_oe;
output kon_z;
output kon;
output m_nc_sel_z_6;
output am;
output pm;
output dc;
output dm;
output kon_3;
output tl_5_5;
output pm_6;
output kon_7;
output kon_8;
output kon_9;
output kon_11;
output n672_5;
output \sr[2]_0_21 ;
output \sr[2]_addr_tmp_19 ;
output [1:0] etyp_reg;
output [1:0] ksr_reg;
output [1:0] \ksl_reg[0] ;
output [1:0] \ksl_reg[1] ;
output [3:0] \ar_reg[0] ;
output [3:0] \ar_reg[1] ;
output [3:0] \dr_reg[0] ;
output [3:0] \dr_reg[1] ;
output [3:0] \rr_reg[0] ;
output [3:0] \rr_reg[1] ;
output [3:0] test;
output [5:0] tl;
output [3:0] mul;
output [3:0] sl;
output [2:0] fb;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output [7:0] fnum;
output [8:8] fnum_83;
output [2:0] block;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire n1431_4;
wire n2223_4;
wire perc_proc_d;
wire cust_inst_sel;
wire n1068_3;
wire \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ;
wire n847_4;
wire n916_4;
wire cust_inst_sel_4;
wire n916_5;
wire tl_5_4;
wire tl_5_6;
wire tl_4_4;
wire tl_4_5;
wire tl_3_4;
wire tl_3_5;
wire tl_2_4;
wire tl_2_5;
wire am_4;
wire pm_4;
wire pm_5;
wire mul_2_4;
wire mul_1_4;
wire mul_1_5;
wire mul_0_4;
wire mul_0_5;
wire sl_3_4;
wire sl_2_4;
wire sl_1_4;
wire sl_0_4;
wire tl_1_5;
wire n2140_7;
wire n2156_7;
wire kon_5;
wire kon_6;
wire cust_inst_sel_5;
wire n2209_6;
wire n2203_7;
wire n2156_9;
wire n2171_7;
wire n2140_9;
wire n2164_7;
wire n2175_6;
wire n2144_7;
wire n2140_11;
wire n2164_9;
wire n2156_11;
wire n2171_9;
wire n2191_6;
wire n2187_7;
wire \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ;
wire n2217_8;
wire dc_reg;
wire dm_reg;
wire d9reg_en;
wire d9reg_wrdata_queued_n;
wire cyc13;
wire \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 ;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_0_COUT;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n922_3;
wire n893_6;
wire \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_18 ;
wire addrreg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire datareg_wrrq;
wire d_7_5;
wire d_0_4;
wire d_3_4;
wire inst_reg_3_4;
wire inst_reg_3_5;
wire inst_reg_2_4;
wire inst_reg_2_5;
wire inst_reg_1_4;
wire inst_reg_1_5;
wire dc_rom;
wire dm_rom;
wire n63_58;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain ;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp ;
wire [7:0] d1reg_addr;
wire [1:0] am_reg;
wire [1:0] pm_reg;
wire [3:0] \mul_reg[0] ;
wire [3:0] \mul_reg[1] ;
wire [3:0] \sl_reg[0] ;
wire [3:0] \sl_reg[1] ;
wire [5:0] tl_reg;
wire [2:0] fb_reg;
wire [4:0] rhythm_reg;
wire [5:0] d9reg_addr;
wire [7:0] d9reg_data;
wire [4:0] d9reg_addrcntr;
wire [4:0] perc_proc;
wire [3:0] vol_reg_latch;
wire [3:0] inst_reg_latch;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
wire [0:0] q_0_0;
wire [0:0] q_1_0;
wire [0:0] q_2_0;
wire [3:0] vol_reg;
wire [3:0] inst_reg;
wire [5:0] tl_rom;
wire [2:0] fb_rom;
wire [50:8] mem_q_6;
wire VCC;
wire GND;
  LUT2 n1431_s1 (
    .F(n1431_4),
    .I0(addrreg_wrrq),
    .I1(n86_4) 
);
defparam n1431_s1.INIT=4'h8;
  LUT3 n2223_s1 (
    .F(n2223_4),
    .I0(datareg_wrrq),
    .I1(d9reg_en),
    .I2(n86_4) 
);
defparam n2223_s1.INIT=8'h80;
  LUT2 perc_proc_d_s0 (
    .F(perc_proc_d),
    .I0(rhythm_en),
    .I1(cyc13) 
);
defparam perc_proc_d_s0.INIT=4'h8;
  LUT2 kon_s (
    .F(kon),
    .I0(kon_3),
    .I1(kon_11) 
);
defparam kon_s.INIT=4'h7;
  LUT4 cust_inst_sel_s0 (
    .F(cust_inst_sel),
    .I0(inst_reg[2]),
    .I1(inst_reg[0]),
    .I2(inst_reg[3]),
    .I3(cust_inst_sel_4) 
);
defparam cust_inst_sel_s0.INIT=16'h0100;
  LUT2 n1068_s0 (
    .F(n1068_3),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]) 
);
defparam n1068_s0.INIT=4'hE;
  LUT2 \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2 .INIT=4'h1;
  LUT2 n847_s1 (
    .F(n847_4),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n847_s1.INIT=4'h1;
  LUT3 n916_s1 (
    .F(n916_4),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n916_5) 
);
defparam n916_s1.INIT=8'h07;
  LUT4 m_nc_sel_z_s2 (
    .F(m_nc_sel_z_6),
    .I0(phisr[1]),
    .I1(ic_n_negedge),
    .I2(n80_10),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam m_nc_sel_z_s2.INIT=16'h10FF;
  LUT4 tl_5_s (
    .F(tl[5]),
    .I0(tl_5_4),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(tl_5_6) 
);
defparam tl_5_s.INIT=16'h888F;
  LUT4 tl_4_s (
    .F(tl[4]),
    .I0(tl_4_4),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(tl_4_5) 
);
defparam tl_4_s.INIT=16'h888F;
  LUT4 tl_3_s (
    .F(tl[3]),
    .I0(tl_3_4),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(tl_3_5) 
);
defparam tl_3_s.INIT=16'h888F;
  LUT4 tl_2_s (
    .F(tl[2]),
    .I0(tl_2_4),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(tl_2_5) 
);
defparam tl_2_s.INIT=16'h888F;
  LUT3 am_s (
    .F(am),
    .I0(am_reg[0]),
    .I1(m_nc_sel_z),
    .I2(am_4) 
);
defparam am_s.INIT=8'hB0;
  LUT4 pm_s (
    .F(pm),
    .I0(pm_4),
    .I1(pm_5),
    .I2(pm_reg[0]),
    .I3(pm_6) 
);
defparam pm_s.INIT=16'hD0DD;
  LUT4 mul_2_s (
    .F(mul[2]),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[42]),
    .I2(mul_2_4),
    .I3(cust_inst_sel_z) 
);
defparam mul_2_s.INIT=16'hF088;
  LUT4 mul_1_s (
    .F(mul[1]),
    .I0(mul_1_4),
    .I1(mul_1_5),
    .I2(\mul_reg[0] [1]),
    .I3(pm_6) 
);
defparam mul_1_s.INIT=16'hD0DD;
  LUT4 mul_0_s (
    .F(mul[0]),
    .I0(mul_0_4),
    .I1(mul_0_5),
    .I2(\mul_reg[0] [0]),
    .I3(pm_6) 
);
defparam mul_0_s.INIT=16'hD0DD;
  LUT4 sl_3_s (
    .F(sl[3]),
    .I0(m_nc_sel_z),
    .I1(mem_q_15),
    .I2(sl_3_4),
    .I3(cust_inst_sel_z) 
);
defparam sl_3_s.INIT=16'hF088;
  LUT4 sl_2_s (
    .F(sl[2]),
    .I0(\sl_reg[0] [2]),
    .I1(mem_q_6[14]),
    .I2(m_nc_sel_z),
    .I3(sl_2_4) 
);
defparam sl_2_s.INIT=16'hA0CF;
  LUT4 sl_1_s (
    .F(sl[1]),
    .I0(\sl_reg[0] [1]),
    .I1(mem_q_6[13]),
    .I2(m_nc_sel_z),
    .I3(sl_1_4) 
);
defparam sl_1_s.INIT=16'hA0CF;
  LUT4 sl_0_s (
    .F(sl[0]),
    .I0(\sl_reg[0] [0]),
    .I1(mem_q_6[12]),
    .I2(m_nc_sel_z),
    .I3(sl_0_4) 
);
defparam sl_0_s.INIT=16'hA0CF;
  LUT4 tl_1_s (
    .F(tl[1]),
    .I0(tl_rom[1]),
    .I1(tl_reg[1]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_1_s.INIT=16'hCA00;
  LUT4 tl_0_s (
    .F(tl[0]),
    .I0(tl_rom[0]),
    .I1(tl_reg[0]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_0_s.INIT=16'hCA00;
  LUT3 dc_s (
    .F(dc),
    .I0(dc_rom),
    .I1(dc_reg),
    .I2(cust_inst_sel_z) 
);
defparam dc_s.INIT=8'hCA;
  LUT3 dm_s (
    .F(dm),
    .I0(dm_rom),
    .I1(dm_reg),
    .I2(cust_inst_sel_z) 
);
defparam dm_s.INIT=8'hCA;
  LUT3 fb_2_s (
    .F(fb[2]),
    .I0(fb_rom[2]),
    .I1(fb_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam fb_2_s.INIT=8'hCA;
  LUT3 fb_1_s (
    .F(fb[1]),
    .I0(fb_rom[1]),
    .I1(fb_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam fb_1_s.INIT=8'hCA;
  LUT3 fb_0_s (
    .F(fb[0]),
    .I0(fb_rom[0]),
    .I1(fb_reg[0]),
    .I2(cust_inst_sel_z) 
);
defparam fb_0_s.INIT=8'hCA;
  LUT4 mul_3_s (
    .F(mul[3]),
    .I0(\mul_reg[1] [3]),
    .I1(\mul_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_3_s.INIT=16'hCA00;
  LUT4 kon_s0 (
    .F(kon_3),
    .I0(perc_proc[0]),
    .I1(rhythm_reg[0]),
    .I2(kon_5),
    .I3(kon_6) 
);
defparam kon_s0.INIT=16'h0700;
  LUT4 cust_inst_sel_s1 (
    .F(cust_inst_sel_4),
    .I0(inst_reg_1_4),
    .I1(inst_reg_1_5),
    .I2(cust_inst_sel_5),
    .I3(n63_58) 
);
defparam cust_inst_sel_s1.INIT=16'h1000;
  LUT3 n916_s2 (
    .F(n916_5),
    .I0(addrreg_wrrq),
    .I1(d9reg_wrdata_queued_n),
    .I2(rst_n) 
);
defparam n916_s2.INIT=8'h10;
  LUT3 tl_5_s0 (
    .F(tl_5_4),
    .I0(tl_rom[5]),
    .I1(inst_reg_latch[3]),
    .I2(inst_latch_oe) 
);
defparam tl_5_s0.INIT=8'hCA;
  LUT2 tl_5_s1 (
    .F(tl_5_5),
    .I0(cust_inst_sel_z),
    .I1(m_nc_sel_z) 
);
defparam tl_5_s1.INIT=4'h4;
  LUT4 tl_5_s2 (
    .F(tl_5_6),
    .I0(cust_inst_sel_z),
    .I1(tl_reg[5]),
    .I2(vol_reg_latch[3]),
    .I3(m_nc_sel_z) 
);
defparam tl_5_s2.INIT=16'h770F;
  LUT3 tl_4_s0 (
    .F(tl_4_4),
    .I0(tl_rom[4]),
    .I1(inst_reg_latch[2]),
    .I2(inst_latch_oe) 
);
defparam tl_4_s0.INIT=8'hCA;
  LUT4 tl_4_s1 (
    .F(tl_4_5),
    .I0(cust_inst_sel_z),
    .I1(tl_reg[4]),
    .I2(vol_reg_latch[2]),
    .I3(m_nc_sel_z) 
);
defparam tl_4_s1.INIT=16'h770F;
  LUT3 tl_3_s0 (
    .F(tl_3_4),
    .I0(tl_rom[3]),
    .I1(inst_reg_latch[1]),
    .I2(inst_latch_oe) 
);
defparam tl_3_s0.INIT=8'hCA;
  LUT4 tl_3_s1 (
    .F(tl_3_5),
    .I0(cust_inst_sel_z),
    .I1(tl_reg[3]),
    .I2(vol_reg_latch[1]),
    .I3(m_nc_sel_z) 
);
defparam tl_3_s1.INIT=16'h770F;
  LUT3 tl_2_s0 (
    .F(tl_2_4),
    .I0(tl_rom[2]),
    .I1(inst_reg_latch[0]),
    .I2(inst_latch_oe) 
);
defparam tl_2_s0.INIT=8'hCA;
  LUT4 tl_2_s1 (
    .F(tl_2_5),
    .I0(cust_inst_sel_z),
    .I1(tl_reg[2]),
    .I2(vol_reg_latch[0]),
    .I3(m_nc_sel_z) 
);
defparam tl_2_s1.INIT=16'h770F;
  LUT4 am_s0 (
    .F(am_4),
    .I0(am_reg[1]),
    .I1(mem_q_6[50]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam am_s0.INIT=16'hFA0C;
  LUT4 pm_s0 (
    .F(pm_4),
    .I0(mem_q_6[48]),
    .I1(pm_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam pm_s0.INIT=16'h03F5;
  LUT2 pm_s1 (
    .F(pm_5),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[49]) 
);
defparam pm_s1.INIT=4'h8;
  LUT2 pm_s2 (
    .F(pm_6),
    .I0(cust_inst_sel_z),
    .I1(m_nc_sel_z) 
);
defparam pm_s2.INIT=4'h8;
  LUT3 mul_2_s0 (
    .F(mul_2_4),
    .I0(\mul_reg[1] [2]),
    .I1(\mul_reg[0] [2]),
    .I2(m_nc_sel_z) 
);
defparam mul_2_s0.INIT=8'hCA;
  LUT4 mul_1_s0 (
    .F(mul_1_4),
    .I0(mem_q_6[37]),
    .I1(\mul_reg[1] [1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_1_s0.INIT=16'h03F5;
  LUT2 mul_1_s1 (
    .F(mul_1_5),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[41]) 
);
defparam mul_1_s1.INIT=4'h8;
  LUT4 mul_0_s0 (
    .F(mul_0_4),
    .I0(mem_q_6[36]),
    .I1(\mul_reg[1] [0]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_0_s0.INIT=16'h03F5;
  LUT2 mul_0_s1 (
    .F(mul_0_5),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[40]) 
);
defparam mul_0_s1.INIT=4'h8;
  LUT3 sl_3_s0 (
    .F(sl_3_4),
    .I0(\sl_reg[1] [3]),
    .I1(\sl_reg[0] [3]),
    .I2(m_nc_sel_z) 
);
defparam sl_3_s0.INIT=8'hCA;
  LUT4 sl_2_s0 (
    .F(sl_2_4),
    .I0(\sl_reg[1] [2]),
    .I1(mem_q_6[10]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_2_s0.INIT=16'hF503;
  LUT4 sl_1_s0 (
    .F(sl_1_4),
    .I0(\sl_reg[1] [1]),
    .I1(mem_q_6[9]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_1_s0.INIT=16'hF503;
  LUT4 sl_0_s0 (
    .F(sl_0_4),
    .I0(\sl_reg[1] [0]),
    .I1(mem_q_6[8]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_0_s0.INIT=16'hF503;
  LUT2 tl_1_s0 (
    .F(tl_1_5),
    .I0(inst_latch_oe),
    .I1(m_nc_sel_z) 
);
defparam tl_1_s0.INIT=4'h4;
  LUT4 n2140_s4 (
    .F(n2140_7),
    .I0(d1reg_addr[1]),
    .I1(d1reg_addr[5]),
    .I2(d1reg_addr[6]),
    .I3(d1reg_addr[7]) 
);
defparam n2140_s4.INIT=16'h0001;
  LUT4 n2156_s4 (
    .F(n2156_7),
    .I0(d1reg_addr[5]),
    .I1(d1reg_addr[6]),
    .I2(d1reg_addr[7]),
    .I3(d1reg_addr[1]) 
);
defparam n2156_s4.INIT=16'h0100;
  LUT4 kon_s2 (
    .F(kon_5),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[2]),
    .I3(rhythm_reg[4]) 
);
defparam kon_s2.INIT=16'hF800;
  LUT4 kon_s3 (
    .F(kon_6),
    .I0(rhythm_reg[1]),
    .I1(perc_proc[4]),
    .I2(rhythm_reg[2]),
    .I3(perc_proc[1]) 
);
defparam kon_s3.INIT=16'h0777;
  LUT3 kon_s4 (
    .F(kon_7),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2_0[0]) 
);
defparam kon_s4.INIT=8'h40;
  LUT2 kon_s5 (
    .F(kon_8),
    .I0(rhythm_reg[3]),
    .I1(perc_proc[3]) 
);
defparam kon_s5.INIT=4'h8;
  LUT4 kon_s6 (
    .F(kon_9),
    .I0(q_0_0[0]),
    .I1(q_1_0[0]),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam kon_s6.INIT=16'h0C0A;
  LUT4 cust_inst_sel_s2 (
    .F(cust_inst_sel_5),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam cust_inst_sel_s2.INIT=16'h0007;
  LUT4 kon_s7 (
    .F(kon_11),
    .I0(kon_7),
    .I1(rhythm_reg[3]),
    .I2(perc_proc[3]),
    .I3(kon_9) 
);
defparam kon_s7.INIT=16'h0015;
  LUT4 n2209_s2 (
    .F(n2209_6),
    .I0(n2164_7),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[3]),
    .I3(d1reg_addr[2]) 
);
defparam n2209_s2.INIT=16'h2000;
  LUT4 n2203_s3 (
    .F(n2203_7),
    .I0(n2156_9),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[3]),
    .I3(d1reg_addr[2]) 
);
defparam n2203_s3.INIT=16'h2000;
  LUT4 n2156_s5 (
    .F(n2156_9),
    .I0(n86_4),
    .I1(d1reg_addr[0]),
    .I2(datareg_wrrq),
    .I3(n2156_7) 
);
defparam n2156_s5.INIT=16'h2000;
  LUT4 n2171_s3 (
    .F(n2171_7),
    .I0(n86_4),
    .I1(d1reg_addr[0]),
    .I2(datareg_wrrq),
    .I3(n2171_9) 
);
defparam n2171_s3.INIT=16'h2000;
  LUT4 n2140_s5 (
    .F(n2140_9),
    .I0(n86_4),
    .I1(n2140_11),
    .I2(d1reg_addr[0]),
    .I3(datareg_wrrq) 
);
defparam n2140_s5.INIT=16'h0800;
  LUT4 n2164_s3 (
    .F(n2164_7),
    .I0(n86_4),
    .I1(d1reg_addr[0]),
    .I2(datareg_wrrq),
    .I3(n2156_7) 
);
defparam n2164_s3.INIT=16'h8000;
  LUT4 n2175_s2 (
    .F(n2175_6),
    .I0(n86_4),
    .I1(d1reg_addr[0]),
    .I2(datareg_wrrq),
    .I3(n2171_9) 
);
defparam n2175_s2.INIT=16'h8000;
  LUT4 n2144_s3 (
    .F(n2144_7),
    .I0(n86_4),
    .I1(n2140_11),
    .I2(d1reg_addr[0]),
    .I3(datareg_wrrq) 
);
defparam n2144_s3.INIT=16'h8000;
  LUT4 n2140_s6 (
    .F(n2140_11),
    .I0(n2140_7),
    .I1(d1reg_addr[2]),
    .I2(d1reg_addr[3]),
    .I3(d1reg_addr[4]) 
);
defparam n2140_s6.INIT=16'h0002;
  LUT4 n2164_s4 (
    .F(n2164_9),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(n2164_7) 
);
defparam n2164_s4.INIT=16'h0100;
  LUT4 n2156_s6 (
    .F(n2156_11),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(n2156_9) 
);
defparam n2156_s6.INIT=16'h0100;
  LUT4 n2171_s4 (
    .F(n2171_9),
    .I0(n2140_7),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(d1reg_addr[2]) 
);
defparam n2171_s4.INIT=16'h0200;
  LUT4 n2191_s2 (
    .F(n2191_6),
    .I0(n2164_7),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(d1reg_addr[2]) 
);
defparam n2191_s2.INIT=16'h0200;
  LUT4 n2187_s3 (
    .F(n2187_7),
    .I0(n2156_9),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(d1reg_addr[2]) 
);
defparam n2187_s3.INIT=16'h0200;
  LUT4 \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ),
    .I0(ta_d[3]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(n48_4) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s3 .INIT=16'h1000;
  LUT4 n2217_s3 (
    .F(n2217_8),
    .I0(addrreg_wrrq),
    .I1(n86_4),
    .I2(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I3(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n2217_s3.INIT=16'h0008;
  DFF \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .CLK(clk) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .D(w_io_dec_n),
    .CLK(clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .CLK(clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .D(n_twr_d),
    .CLK(clk) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_2_s0  (
    .Q(eg_envcntr_test_data),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE d1reg_addr_7_s0 (
    .Q(d1reg_addr[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_6_s0 (
    .Q(d1reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_5_s0 (
    .Q(d1reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_4_s0 (
    .Q(d1reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_3_s0 (
    .Q(d1reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_2_s0 (
    .Q(d1reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_1_s0 (
    .Q(d1reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_0_s0 (
    .Q(d1reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFRE am_reg_1_s0 (
    .Q(am_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE am_reg_0_s0 (
    .Q(am_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE pm_reg_1_s0 (
    .Q(pm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE pm_reg_0_s0 (
    .Q(pm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_1_s0 (
    .Q(etyp_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_0_s0 (
    .Q(etyp_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_1_s0 (
    .Q(ksr_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_0_s0 (
    .Q(ksr_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_3_s0  (
    .Q(\mul_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_2_s0  (
    .Q(\mul_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_1_s0  (
    .Q(\mul_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_0_s0  (
    .Q(\mul_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_3_s0  (
    .Q(\mul_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_2_s0  (
    .Q(\mul_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_1_s0  (
    .Q(\mul_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_0_s0  (
    .Q(\mul_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2144_7),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_1_s0  (
    .Q(\ksl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_0_s0  (
    .Q(\ksl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_1_s0  (
    .Q(\ksl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_0_s0  (
    .Q(\ksl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_3_s0  (
    .Q(\ar_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_2_s0  (
    .Q(\ar_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_1_s0  (
    .Q(\ar_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_0_s0  (
    .Q(\ar_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_3_s0  (
    .Q(\ar_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_2_s0  (
    .Q(\ar_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_1_s0  (
    .Q(\ar_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_0_s0  (
    .Q(\ar_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_3_s0  (
    .Q(\dr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_2_s0  (
    .Q(\dr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_1_s0  (
    .Q(\dr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_0_s0  (
    .Q(\dr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_3_s0  (
    .Q(\dr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_2_s0  (
    .Q(\dr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_1_s0  (
    .Q(\dr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_0_s0  (
    .Q(\dr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2175_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_3_s0  (
    .Q(\sl_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_2_s0  (
    .Q(\sl_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_1_s0  (
    .Q(\sl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_0_s0  (
    .Q(\sl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_3_s0  (
    .Q(\sl_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_2_s0  (
    .Q(\sl_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_1_s0  (
    .Q(\sl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_0_s0  (
    .Q(\sl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_3_s0  (
    .Q(\rr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_2_s0  (
    .Q(\rr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_1_s0  (
    .Q(\rr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_0_s0  (
    .Q(\rr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2187_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_3_s0  (
    .Q(\rr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_2_s0  (
    .Q(\rr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_1_s0  (
    .Q(\rr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_0_s0  (
    .Q(\rr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE tl_reg_5_s0 (
    .Q(tl_reg[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE tl_reg_4_s0 (
    .Q(tl_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE tl_reg_3_s0 (
    .Q(tl_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE tl_reg_2_s0 (
    .Q(tl_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE tl_reg_1_s0 (
    .Q(tl_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE tl_reg_0_s0 (
    .Q(tl_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2156_11),
    .RESET(n672_5) 
);
  DFFRE dc_reg_s0 (
    .Q(dc_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE dm_reg_s0 (
    .Q(dm_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE fb_reg_2_s0 (
    .Q(fb_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE fb_reg_1_s0 (
    .Q(fb_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE fb_reg_0_s0 (
    .Q(fb_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2164_9),
    .RESET(n672_5) 
);
  DFFRE test_reg_3_s0 (
    .Q(test[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_2_s0 (
    .Q(test[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_1_s0 (
    .Q(test[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_0_s0 (
    .Q(test[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_5_s0 (
    .Q(rhythm_en),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2203_7),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_4_s0 (
    .Q(rhythm_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2203_7),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_3_s0 (
    .Q(rhythm_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2203_7),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_2_s0 (
    .Q(rhythm_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2203_7),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_1_s0 (
    .Q(rhythm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2203_7),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_0_s0 (
    .Q(rhythm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2203_7),
    .RESET(n672_5) 
);
  DFFE d9reg_addr_5_s0 (
    .Q(d9reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_4_s0 (
    .Q(d9reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_3_s0 (
    .Q(d9reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_2_s0 (
    .Q(d9reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_1_s0 (
    .Q(d9reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_0_s0 (
    .Q(d9reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFRE d9reg_en_s0 (
    .Q(d9reg_en),
    .D(n847_4),
    .CLK(clk),
    .CE(n1431_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_7_s0 (
    .Q(d9reg_data[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_6_s0 (
    .Q(d9reg_data[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_5_s0 (
    .Q(d9reg_data[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_4_s0 (
    .Q(d9reg_data[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_3_s0 (
    .Q(d9reg_data[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_2_s0 (
    .Q(d9reg_data[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_1_s0 (
    .Q(d9reg_data[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_0_s0 (
    .Q(d9reg_data[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_addrcntr_4_s0 (
    .Q(d9reg_addrcntr[4]),
    .D(n889_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1825_9) 
);
  DFFRE d9reg_addrcntr_3_s0 (
    .Q(d9reg_addrcntr[3]),
    .D(n890_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1825_9) 
);
  DFFRE d9reg_addrcntr_2_s0 (
    .Q(d9reg_addrcntr[2]),
    .D(n891_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1825_9) 
);
  DFFRE d9reg_addrcntr_1_s0 (
    .Q(d9reg_addrcntr[1]),
    .D(n892_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1825_9) 
);
  DFFRE d9reg_addrcntr_0_s0 (
    .Q(d9reg_addrcntr[0]),
    .D(n893_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1825_9) 
);
  DFFE d9reg_wrdata_queued_n_s0 (
    .Q(d9reg_wrdata_queued_n),
    .D(n916_4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc13_s0 (
    .Q(cyc13),
    .D(cycle_12),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_4_s0 (
    .Q(perc_proc[4]),
    .D(perc_proc[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_3_s0 (
    .Q(perc_proc[3]),
    .D(perc_proc[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_2_s0 (
    .Q(perc_proc[2]),
    .D(perc_proc[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_1_s0 (
    .Q(perc_proc[1]),
    .D(perc_proc[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_0_s0 (
    .Q(perc_proc[0]),
    .D(perc_proc_d),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE m_nc_sel_z_s0 (
    .Q(m_nc_sel_z),
    .D(m_nc_sel),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE cust_inst_sel_z_s0 (
    .Q(cust_inst_sel_z),
    .D(cust_inst_sel),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_latch_oe_s0 (
    .Q(inst_latch_oe),
    .D(n1068_3),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_3_s0 (
    .Q(vol_reg_latch[3]),
    .D(vol_reg[3]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_2_s0 (
    .Q(vol_reg_latch[2]),
    .D(vol_reg[2]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_1_s0 (
    .Q(vol_reg_latch[1]),
    .D(vol_reg[1]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_0_s0 (
    .Q(vol_reg_latch[0]),
    .D(vol_reg[0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_3_s0 (
    .Q(inst_reg_latch[3]),
    .D(inst_reg[3]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_2_s0 (
    .Q(inst_reg_latch[2]),
    .D(inst_reg[2]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_1_s0 (
    .Q(inst_reg_latch[1]),
    .D(inst_reg[1]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_0_s0 (
    .Q(inst_reg_latch[0]),
    .D(inst_reg[0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE kon_z_s0 (
    .Q(kon_z),
    .D(kon),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s2  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 ),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_18 ),
    .CLK(clk) 
);
  RAM16S4 \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s4  (
    .DO(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3:0]),
    .DI(td_in[3:0]),
    .AD({GND,GND,GND,\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 }),
    .WRE(VCC),
    .CLK(clk) 
);
  RAM16S4 \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s6  (
    .DO(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7:4]),
    .DI(td_in[7:4]),
    .AD({GND,GND,GND,\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 }),
    .WRE(VCC),
    .CLK(clk) 
);
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(d9reg_addrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(d9reg_addrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_0_COUT),
    .I0(d9reg_addrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(d9reg_addrcntr[0]),
    .I1(d9reg_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addr[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(d9reg_addrcntr[2]),
    .I1(d9reg_addr[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n922_3),
    .I0(d9reg_addrcntr[3]),
    .I1(d9reg_addr[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  INV n672_s2 (
    .O(n672_5),
    .I(rst_n) 
);
  INV n893_s2 (
    .O(n893_6),
    .I(d9reg_addrcntr[0]) 
);
  INV \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s12  (
    .O(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_18 ),
    .I(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 ) 
);
  IKAOPLL_rw_synchronizer u_sync_addrreg (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .n80_10(n80_10),
    .w_io_dec_n(w_io_dec_n),
    .\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 (\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ),
    .n_twr_d(n_twr_d),
    .ta_d(ta_d[0]),
    .addrreg_wrrq(addrreg_wrrq),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 )
);
  IKAOPLL_rw_synchronizer_0 u_sync_datareg (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .n80_10(n80_10),
    .ta_d(ta_d[0]),
    .datareg_wrrq(datareg_wrrq)
);
  IKAOPLL_d9reg u_fnum_lsbs (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n922_3(n922_3),
    .n916_5(n916_5),
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[7:0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d_7_5(d_7_5),
    .fnum(fnum[7:0])
);
  IKAOPLL_d9reg_0 u_fnum_msb (
    .cycle_d3_zz(cycle_d3_zz),
    .cycle_d4_zz(cycle_d4_zz),
    .d_7_5(d_7_5),
    .rst_n(rst_n),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_data(d9reg_data[0]),
    .d_0_4(d_0_4),
    .fnum(fnum_83[8])
);
  IKAOPLL_d9reg_1 u_block (
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:1]),
    .block(block[2:0])
);
  IKAOPLL_d9reg_2 u_kon (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[4]),
    .q_0(q_0_0[0]),
    .q_1(q_1_0[0]),
    .q_2(q_2_0[0])
);
  IKAOPLL_d9reg_3 u_susen (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[5]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_d9reg_4 u_vol (
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .rst_n(rst_n),
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_data(d9reg_data[3:0]),
    .d_3_4(d_3_4),
    .\sr[2]_0_21 (\sr[2]_0_21 ),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .vol_reg(vol_reg[3:0])
);
  IKAOPLL_d9reg_5 u_inst (
    .rst_n(rst_n),
    .d_3_4(d_3_4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[7:4]),
    .inst_reg_3_4(inst_reg_3_4),
    .inst_reg_3_5(inst_reg_3_5),
    .inst_reg_2_4(inst_reg_2_4),
    .inst_reg_2_5(inst_reg_2_5),
    .inst_reg_1_4(inst_reg_1_4),
    .inst_reg_1_5(inst_reg_1_5),
    .inst_reg(inst_reg[3:0])
);
  IKAOPLL_instrom u_instrom (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cust_inst_sel_4(cust_inst_sel_4),
    .perc_proc_d(perc_proc_d),
    .n1068_3(n1068_3),
    .inst_reg_3_4(inst_reg_3_4),
    .inst_reg_3_5(inst_reg_3_5),
    .cust_inst_sel_5(cust_inst_sel_5),
    .inst_reg_2_4(inst_reg_2_4),
    .inst_reg_2_5(inst_reg_2_5),
    .cyc13(cyc13),
    .rhythm_en(rhythm_en),
    .perc_proc(perc_proc[4:0]),
    .inst_reg_0(inst_reg[0]),
    .inst_reg_2(inst_reg[2]),
    .inst_reg_3(inst_reg[3]),
    .dc_rom(dc_rom),
    .dm_rom(dm_rom),
    .n63_58(n63_58),
    .tl_rom(tl_rom[5:0]),
    .fb_rom(fb_rom[2:0]),
    .mem_q_0(mem_q_0),
    .mem_q_1(mem_q_1),
    .mem_q_2(mem_q_2),
    .mem_q_3(mem_q_3),
    .mem_q_4(mem_q_4),
    .mem_q_5(mem_q_5),
    .mem_q_7(mem_q_7),
    .mem_q_8(mem_q_6[8]),
    .mem_q_9(mem_q_6[9]),
    .mem_q_10(mem_q_6[10]),
    .mem_q_12(mem_q_6[12]),
    .mem_q_13(mem_q_6[13]),
    .mem_q_14(mem_q_6[14]),
    .mem_q_15(mem_q_15),
    .mem_q_16(mem_q_16),
    .mem_q_17(mem_q_17),
    .mem_q_18(mem_q_18),
    .mem_q_19(mem_q_19),
    .mem_q_20(mem_q_20),
    .mem_q_21(mem_q_21),
    .mem_q_22(mem_q_22),
    .mem_q_23(mem_q_23),
    .mem_q_24(mem_q_24),
    .mem_q_25(mem_q_25),
    .mem_q_26(mem_q_26),
    .mem_q_27(mem_q_27),
    .mem_q_28(mem_q_28),
    .mem_q_29(mem_q_29),
    .mem_q_30(mem_q_30),
    .mem_q_31(mem_q_31),
    .mem_q_34(mem_q_34),
    .mem_q_35(mem_q_35),
    .mem_q_36(mem_q_6[36]),
    .mem_q_37(mem_q_6[37]),
    .mem_q_40(mem_q_6[40]),
    .mem_q_41(mem_q_6[41]),
    .mem_q_42(mem_q_6[42]),
    .mem_q_44(mem_q_44),
    .mem_q_45(mem_q_45),
    .mem_q_46(mem_q_46),
    .mem_q_47(mem_q_47),
    .mem_q_48(mem_q_6[48]),
    .mem_q_49(mem_q_6[49]),
    .mem_q_50(mem_q_6[50])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_reg */
module IKAOPLL_lfo (
  clk,
  n1825_9,
  cycle_d3_zz,
  n86_4,
  rst_n,
  cycle_00,
  m_nc_sel_z_6,
  n1570_5,
  cycle_d4,
  test_1,
  test_3,
  mcyccntr_lo,
  prescaler_co_5,
  pmval,
  amval
)
;
input clk;
input n1825_9;
input cycle_d3_zz;
input n86_4;
input rst_n;
input cycle_00;
input m_nc_sel_z_6;
input n1570_5;
input cycle_d4;
input test_1;
input test_3;
input [2:2] mcyccntr_lo;
output prescaler_co_5;
output [2:0] pmval;
output [3:0] amval;
wire n131_3;
wire n225_4;
wire n154_4;
wire pm_cntr_2_6;
wire amval_tff_7;
wire n63_4;
wire n62_4;
wire n61_4;
wire n89_4;
wire n88_4;
wire prescaler_co_4;
wire n131_4;
wire n131_5;
wire n33_6;
wire pm_cntr_2_7;
wire amval_tff_8;
wire prescaler_co_6;
wire n131_6;
wire amval_tff_9;
wire amval_tff_10;
wire amval_tff_11;
wire amval_tff_12;
wire n33_8;
wire pm_prescaler_3_9;
wire prescaler_co;
wire n230_6;
wire n25_8;
wire amval_cntup;
wire cycle_d3_zzz;
wire amval_addend_co_z;
wire amval_tff;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n142_5;
wire n64_6;
wire n90_6;
wire [5:0] prescaler;
wire [3:0] pm_prescaler;
wire [8:0] amval_sr;
wire VCC;
wire GND;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(amval_sr[0]),
    .I1(n131_4),
    .I2(n131_5),
    .I3(rst_n) 
);
defparam n131_s0.INIT=16'hE800;
  LUT2 n225_s1 (
    .F(n225_4),
    .I0(cycle_00),
    .I1(m_nc_sel_z_6) 
);
defparam n225_s1.INIT=4'h8;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(amval_sr[0]),
    .I1(n131_4),
    .I2(n131_5),
    .I3(n33_6) 
);
defparam n154_s1.INIT=16'h9600;
  LUT4 pm_cntr_2_s3 (
    .F(pm_cntr_2_6),
    .I0(prescaler_co_4),
    .I1(pm_cntr_2_7),
    .I2(test_3),
    .I3(n1825_9) 
);
defparam pm_cntr_2_s3.INIT=16'hF800;
  LUT4 amval_tff_s3 (
    .F(amval_tff_7),
    .I0(amval_tff_8),
    .I1(cycle_00),
    .I2(n86_4),
    .I3(amval_cntup) 
);
defparam amval_tff_s3.INIT=16'h4000;
  LUT2 n63_s0 (
    .F(n63_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]) 
);
defparam n63_s0.INIT=4'h6;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n61_s0 (
    .F(n61_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam n61_s0.INIT=16'h7F80;
  LUT2 n89_s0 (
    .F(n89_4),
    .I0(pmval[0]),
    .I1(pmval[1]) 
);
defparam n89_s0.INIT=4'h6;
  LUT3 n88_s0 (
    .F(n88_4),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(pmval[2]) 
);
defparam n88_s0.INIT=8'h78;
  LUT3 prescaler_co_s1 (
    .F(prescaler_co_4),
    .I0(prescaler[0]),
    .I1(prescaler[1]),
    .I2(prescaler_co_6) 
);
defparam prescaler_co_s1.INIT=8'h80;
  LUT2 prescaler_co_s2 (
    .F(prescaler_co_5),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5) 
);
defparam prescaler_co_s2.INIT=4'h8;
  LUT3 n131_s1 (
    .F(n131_4),
    .I0(cycle_d4),
    .I1(cycle_d3_zzz),
    .I2(amval_addend_co_z) 
);
defparam n131_s1.INIT=8'h10;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(cycle_00),
    .I1(amval_tff),
    .I2(n131_6) 
);
defparam n131_s2.INIT=8'hE0;
  LUT2 n33_s3 (
    .F(n33_6),
    .I0(test_1),
    .I1(rst_n) 
);
defparam n33_s3.INIT=4'h4;
  LUT4 pm_cntr_2_s4 (
    .F(pm_cntr_2_7),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam pm_cntr_2_s4.INIT=16'h8000;
  LUT4 amval_tff_s4 (
    .F(amval_tff_8),
    .I0(amval_tff_9),
    .I1(amval_tff_10),
    .I2(amval_tff_11),
    .I3(amval_sr[6]) 
);
defparam amval_tff_s4.INIT=16'h0F77;
  LUT4 prescaler_co_s3 (
    .F(prescaler_co_6),
    .I0(prescaler[2]),
    .I1(prescaler[3]),
    .I2(prescaler[4]),
    .I3(prescaler[5]) 
);
defparam prescaler_co_s3.INIT=16'h8000;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(amval_cntup),
    .I1(test_3),
    .I2(cycle_d4),
    .I3(cycle_d3_zzz) 
);
defparam n131_s3.INIT=16'h000E;
  LUT2 amval_tff_s5 (
    .F(amval_tff_9),
    .I0(amval_sr[4]),
    .I1(amval_tff_12) 
);
defparam amval_tff_s5.INIT=4'h4;
  LUT2 amval_tff_s6 (
    .F(amval_tff_10),
    .I0(amval_sr[3]),
    .I1(amval_sr[5]) 
);
defparam amval_tff_s6.INIT=4'h1;
  LUT4 amval_tff_s7 (
    .F(amval_tff_11),
    .I0(amval_tff),
    .I1(amval_sr[0]),
    .I2(amval_sr[3]),
    .I3(amval_sr[5]) 
);
defparam amval_tff_s7.INIT=16'h4000;
  LUT4 amval_tff_s8 (
    .F(amval_tff_12),
    .I0(amval_sr[0]),
    .I1(amval_sr[1]),
    .I2(amval_sr[2]),
    .I3(amval_tff) 
);
defparam amval_tff_s8.INIT=16'h0100;
  LUT3 n33_s4 (
    .F(n33_8),
    .I0(test_1),
    .I1(rst_n),
    .I2(n86_4) 
);
defparam n33_s4.INIT=8'hB0;
  LUT4 pm_prescaler_3_s4 (
    .F(pm_prescaler_3_9),
    .I0(prescaler[0]),
    .I1(prescaler[1]),
    .I2(prescaler_co_6),
    .I3(n1825_9) 
);
defparam pm_prescaler_3_s4.INIT=16'h8000;
  LUT4 prescaler_co_s4 (
    .F(prescaler_co),
    .I0(prescaler[0]),
    .I1(prescaler[1]),
    .I2(prescaler_co_6),
    .I3(prescaler_co_5) 
);
defparam prescaler_co_s4.INIT=16'h8000;
  LUT3 n230_s2 (
    .F(n230_6),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(m_nc_sel_z_6) 
);
defparam n230_s2.INIT=8'h80;
  LUT4 n25_s3 (
    .F(n25_8),
    .I0(prescaler[0]),
    .I1(n86_4),
    .I2(mcyccntr_lo[2]),
    .I3(n1570_5) 
);
defparam n25_s3.INIT=16'h6AAA;
  DFFRE prescaler_4_s0 (
    .Q(prescaler[4]),
    .D(n21_1),
    .CLK(clk),
    .CE(n1825_9),
    .RESET(n33_8) 
);
  DFFRE prescaler_3_s0 (
    .Q(prescaler[3]),
    .D(n22_1),
    .CLK(clk),
    .CE(n1825_9),
    .RESET(n33_8) 
);
  DFFRE prescaler_2_s0 (
    .Q(prescaler[2]),
    .D(n23_1),
    .CLK(clk),
    .CE(n1825_9),
    .RESET(n33_8) 
);
  DFFRE prescaler_1_s0 (
    .Q(prescaler[1]),
    .D(n24_1),
    .CLK(clk),
    .CE(n1825_9),
    .RESET(n33_8) 
);
  DFFRE pm_prescaler_3_s0 (
    .Q(pm_prescaler[3]),
    .D(n61_4),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_8) 
);
  DFFRE pm_prescaler_2_s0 (
    .Q(pm_prescaler[2]),
    .D(n62_4),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_8) 
);
  DFFRE pm_prescaler_1_s0 (
    .Q(pm_prescaler[1]),
    .D(n63_4),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_8) 
);
  DFFRE pm_prescaler_0_s0 (
    .Q(pm_prescaler[0]),
    .D(n64_6),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_8) 
);
  DFFRE pm_cntr_2_s0 (
    .Q(pmval[2]),
    .D(n88_4),
    .CLK(clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_8) 
);
  DFFRE pm_cntr_1_s0 (
    .Q(pmval[1]),
    .D(n89_4),
    .CLK(clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_8) 
);
  DFFRE pm_cntr_0_s0 (
    .Q(pmval[0]),
    .D(n90_6),
    .CLK(clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_8) 
);
  DFFE amval_cntup_s0 (
    .Q(amval_cntup),
    .D(prescaler_co),
    .CLK(clk),
    .CE(n230_6) 
);
  DFFE cycle_d3_zzz_s0 (
    .Q(cycle_d3_zzz),
    .D(cycle_d3_zz),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_addend_co_z_s0 (
    .Q(amval_addend_co_z),
    .D(n131_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE amval_tff_s0 (
    .Q(amval_tff),
    .D(n142_5),
    .CLK(clk),
    .CE(amval_tff_7),
    .RESET(n33_8) 
);
  DFFE amval_sr_8_s0 (
    .Q(amval_sr[8]),
    .D(n154_4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_7_s0 (
    .Q(amval_sr[7]),
    .D(amval_sr[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_6_s0 (
    .Q(amval_sr[6]),
    .D(amval_sr[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_5_s0 (
    .Q(amval_sr[5]),
    .D(amval_sr[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_4_s0 (
    .Q(amval_sr[4]),
    .D(amval_sr[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_3_s0 (
    .Q(amval_sr[3]),
    .D(amval_sr[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_2_s0 (
    .Q(amval_sr[2]),
    .D(amval_sr[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_1_s0 (
    .Q(amval_sr[1]),
    .D(amval_sr[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_0_s0 (
    .Q(amval_sr[0]),
    .D(amval_sr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE o_AMVAL_3_s0 (
    .Q(amval[3]),
    .D(amval_sr[6]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_2_s0 (
    .Q(amval[2]),
    .D(amval_sr[5]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_1_s0 (
    .Q(amval[1]),
    .D(amval_sr[4]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_0_s0 (
    .Q(amval[0]),
    .D(amval_sr[3]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFRE prescaler_5_s0 (
    .Q(prescaler[5]),
    .D(n20_1),
    .CLK(clk),
    .CE(n1825_9),
    .RESET(n33_8) 
);
  DFFR prescaler_0_s2 (
    .Q(prescaler[0]),
    .D(n25_8),
    .CLK(clk),
    .RESET(n33_8) 
);
defparam prescaler_0_s2.INIT=1'b0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(prescaler[1]),
    .I1(prescaler[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(prescaler[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(prescaler[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(prescaler[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(prescaler[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n142_s2 (
    .O(n142_5),
    .I(amval_tff) 
);
  INV n64_s2 (
    .O(n64_6),
    .I(pm_prescaler[0]) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(pmval[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_lfo */
module IKAOPLL_sr_6 (
  clk,
  n86_4,
  n426_6,
  cyc3r_phase_current,
  \sr[0] 
)
;
input clk;
input n86_4;
input n426_6;
input [18:0] cyc3r_phase_current;
output [18:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_17_s0  (
    .Q(\sr[0] [17]),
    .D(cyc3r_phase_current[17]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_16_s0  (
    .Q(\sr[0] [16]),
    .D(cyc3r_phase_current[16]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_15_s0  (
    .Q(\sr[0] [15]),
    .D(cyc3r_phase_current[15]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_14_s0  (
    .Q(\sr[0] [14]),
    .D(cyc3r_phase_current[14]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(cyc3r_phase_current[13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(cyc3r_phase_current[12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(cyc3r_phase_current[11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(cyc3r_phase_current[10]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(cyc3r_phase_current[9]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(cyc3r_phase_current[8]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(cyc3r_phase_current[7]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc3r_phase_current[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc3r_phase_current[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc3r_phase_current[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc3r_phase_current[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc3r_phase_current[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc3r_phase_current[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc3r_phase_current[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_18_s0  (
    .Q(\sr[0] [18]),
    .D(cyc3r_phase_current[18]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_6 */
module IKAOPLL_pg (
  clk,
  n86_4,
  pm,
  n672_5,
  m_nc_sel_z_6,
  prescaler_co_5,
  rst_n,
  cycle_d4,
  n158_8,
  cycle_12_3,
  rhythm_en,
  cyc18r_start_attack,
  hh_tt_sel,
  fnum,
  block,
  mul,
  cyc18r_phase_sr_out,
  fnum_84,
  pmval,
  mcyccntr_lo,
  test,
  mcyccntr_hi,
  hh_tt_start_attack_dly,
  n426_6,
  n1570_5,
  op_phase,
  \sr[0] 
)
;
input clk;
input n86_4;
input pm;
input n672_5;
input m_nc_sel_z_6;
input prescaler_co_5;
input rst_n;
input cycle_d4;
input n158_8;
input cycle_12_3;
input rhythm_en;
input cyc18r_start_attack;
input hh_tt_sel;
input [7:0] fnum;
input [2:0] block;
input [3:0] mul;
input [18:0] cyc18r_phase_sr_out;
input [8:8] fnum_84;
input [2:0] pmval;
input [2:0] mcyccntr_lo;
input [2:1] test;
input [0:0] mcyccntr_hi;
input [14:14] hh_tt_start_attack_dly;
output n426_6;
output n1570_5;
output [9:0] op_phase;
output [18:0] \sr[0] ;
wire n138_21;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ;
wire n1570_4;
wire n269_3;
wire n270_3;
wire n271_3;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n607_3;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ;
wire n141_5;
wire n266_5;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ;
wire n269_4;
wire op_phase_0_4;
wire op_phase_2_3;
wire op_phase_4_3;
wire op_phase_6_3;
wire op_phase_8_3;
wire op_phase_9_4;
wire n607_4;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ;
wire n141_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_17 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ;
wire n607_5;
wire n607_6;
wire n607_7;
wire n607_8;
wire n607_9;
wire n607_10;
wire op_phase_9_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ;
wire n1574_6;
wire cyc0r_pm;
wire n245_2;
wire n246_2;
wire n247_2;
wire n248_2;
wire n249_2;
wire n250_2;
wire n251_2;
wire n252_2;
wire n253_2;
wire n254_2;
wire n255_2;
wire n256_2;
wire n257_2;
wire n258_2;
wire n259_2;
wire n260_2;
wire n261_2;
wire n262_2;
wire n263_2;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ;
wire n386_1;
wire n386_2;
wire n385_1;
wire n385_2;
wire n384_1;
wire n384_2;
wire n383_1;
wire n383_2;
wire n382_1;
wire n382_2;
wire n381_1;
wire n381_2;
wire n380_1;
wire n380_2;
wire n379_1;
wire n379_2;
wire n378_1;
wire n378_2;
wire n377_1;
wire n377_2;
wire n376_1;
wire n376_2;
wire n375_1;
wire n375_2;
wire n374_1;
wire n374_2;
wire n373_1;
wire n373_2;
wire n372_1;
wire n372_2;
wire n371_1;
wire n371_2;
wire n370_1;
wire n370_2;
wire n369_1;
wire n369_2;
wire n368_1;
wire n368_0_COUT;
wire n551_1_SUM;
wire n551_3;
wire n550_1_SUM;
wire n550_3;
wire n549_1_SUM;
wire scramble_phase;
wire [12:3] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 ;
wire [2:2] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val ;
wire [13:1] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 ;
wire [8:0] cyc0r_fnum;
wire [2:0] cyc0r_block;
wire [3:0] cyc0r_mul;
wire [3:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul ;
wire [16:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev ;
wire [18:0] cyc3r_phase_current;
wire [3:0] hh_phase_z;
wire [1:0] tc_phase_z;
wire [22:0] noise_lfsr;
wire [10:0] \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val ;
wire [35:19] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 n138_s16 (
    .F(n138_21),
    .I0(cyc0r_mul[0]),
    .I1(cyc0r_mul[1]),
    .I2(cyc0r_mul[2]),
    .I3(cyc0r_mul[3]) 
);
defparam n138_s16.INIT=16'hC2AA;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I0(pmval[2]),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0 .INIT=8'hCA;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(m_nc_sel_z_6) 
);
defparam n1570_s1.INIT=8'h40;
  LUT3 n269_s0 (
    .F(n269_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .I1(n248_2),
    .I2(n269_4) 
);
defparam n269_s0.INIT=8'hAC;
  LUT3 n270_s0 (
    .F(n270_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .I1(n249_2),
    .I2(n269_4) 
);
defparam n270_s0.INIT=8'hAC;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .I1(n250_2),
    .I2(n269_4) 
);
defparam n271_s0.INIT=8'hAC;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .I1(n251_2),
    .I2(n269_4) 
);
defparam n272_s0.INIT=8'hAC;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .I1(n252_2),
    .I2(n269_4) 
);
defparam n273_s0.INIT=8'hAC;
  LUT3 n274_s0 (
    .F(n274_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .I1(n253_2),
    .I2(n269_4) 
);
defparam n274_s0.INIT=8'hAC;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .I1(n254_2),
    .I2(n269_4) 
);
defparam n275_s0.INIT=8'hAC;
  LUT3 n276_s0 (
    .F(n276_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .I1(n255_2),
    .I2(n269_4) 
);
defparam n276_s0.INIT=8'hAC;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .I1(n256_2),
    .I2(n269_4) 
);
defparam n277_s0.INIT=8'hAC;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .I1(n257_2),
    .I2(n269_4) 
);
defparam n278_s0.INIT=8'hAC;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .I1(n258_2),
    .I2(n269_4) 
);
defparam n279_s0.INIT=8'hAC;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .I1(n259_2),
    .I2(n269_4) 
);
defparam n280_s0.INIT=8'hAC;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .I1(n260_2),
    .I2(n269_4) 
);
defparam n281_s0.INIT=8'hAC;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .I1(n261_2),
    .I2(n269_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .I1(n262_2),
    .I2(n269_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .I1(n263_2),
    .I2(n269_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT3 op_phase_2_s (
    .F(op_phase[2]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[11]),
    .I2(op_phase_2_3) 
);
defparam op_phase_2_s.INIT=8'hF4;
  LUT3 op_phase_4_s (
    .F(op_phase[4]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[13]),
    .I2(op_phase_4_3) 
);
defparam op_phase_4_s.INIT=8'hF4;
  LUT3 op_phase_5_s (
    .F(op_phase[5]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[14]),
    .I2(op_phase_2_3) 
);
defparam op_phase_5_s.INIT=8'hF4;
  LUT3 op_phase_6_s (
    .F(op_phase[6]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[15]),
    .I2(op_phase_6_3) 
);
defparam op_phase_6_s.INIT=8'hF4;
  LUT3 op_phase_7_s (
    .F(op_phase[7]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[16]),
    .I2(op_phase_6_3) 
);
defparam op_phase_7_s.INIT=8'hF4;
  LUT4 op_phase_8_s (
    .F(op_phase[8]),
    .I0(prescaler_co_5),
    .I1(cyc18r_phase_sr_out[17]),
    .I2(op_phase_8_3),
    .I3(op_phase_0_4) 
);
defparam op_phase_8_s.INIT=16'hFAFC;
  LUT4 op_phase_9_s (
    .F(op_phase[9]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[18]),
    .I2(op_phase_9_6),
    .I3(op_phase_9_4) 
);
defparam op_phase_9_s.INIT=16'hFFF4;
  LUT4 n607_s0 (
    .F(n607_3),
    .I0(test[1]),
    .I1(n607_4),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[22]) 
);
defparam n607_s0.INIT=16'hEFFE;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I0(pmval[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I0(pmval[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3 .INIT=8'h90;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I1(cyc0r_block[0]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3 .INIT=16'hF088;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I0(cyc0r_block[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4 .INIT=16'h44F0;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2 .INIT=4'h8;
  LUT2 n141_s2 (
    .F(n141_5),
    .I0(n141_6),
    .I1(n86_4) 
);
defparam n141_s2.INIT=4'h4;
  LUT2 n266_s2 (
    .F(n266_5),
    .I0(n86_4),
    .I1(n269_4) 
);
defparam n266_s2.INIT=4'h8;
  LUT2 n426_s3 (
    .F(n426_6),
    .I0(rst_n),
    .I1(n86_4) 
);
defparam n426_s3.INIT=4'h4;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_17 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22 .INIT=8'h80;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1 .INIT=8'h10;
  LUT4 n1570_s2 (
    .F(n1570_5),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_hi[0]),
    .I2(mcyccntr_lo[0]),
    .I3(cycle_d4) 
);
defparam n1570_s2.INIT=16'h1000;
  LUT4 n269_s1 (
    .F(n269_4),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]) 
);
defparam n269_s1.INIT=16'h0001;
  LUT3 op_phase_0_s0 (
    .F(op_phase_0_4),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(n158_8) 
);
defparam op_phase_0_s0.INIT=8'hE0;
  LUT3 op_phase_2_s0 (
    .F(op_phase_2_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_2_s0.INIT=8'h90;
  LUT3 op_phase_4_s0 (
    .F(op_phase_4_3),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(n158_8) 
);
defparam op_phase_4_s0.INIT=8'h40;
  LUT3 op_phase_6_s0 (
    .F(op_phase_6_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_6_s0.INIT=8'h60;
  LUT4 op_phase_8_s0 (
    .F(op_phase_8_3),
    .I0(noise_lfsr[22]),
    .I1(hh_phase_z[3]),
    .I2(cycle_12_3),
    .I3(n158_8) 
);
defparam op_phase_8_s0.INIT=16'h6000;
  LUT3 op_phase_9_s1 (
    .F(op_phase_9_4),
    .I0(rhythm_en),
    .I1(scramble_phase),
    .I2(n1570_5) 
);
defparam op_phase_9_s1.INIT=8'h80;
  LUT4 n607_s1 (
    .F(n607_4),
    .I0(n607_5),
    .I1(n607_6),
    .I2(n607_7),
    .I3(n607_8) 
);
defparam n607_s1.INIT=16'h8000;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5 .INIT=16'hBF40;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[7]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4 .INIT=16'h0F77;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[6]),
    .I2(cyc0r_fnum[7]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4 .INIT=16'h0F77;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s5 .INIT=8'hAC;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5 .INIT=8'hCA;
  LUT4 n141_s3 (
    .F(n141_6),
    .I0(hh_tt_start_attack_dly[14]),
    .I1(cyc18r_start_attack),
    .I2(test[2]),
    .I3(hh_tt_sel) 
);
defparam n141_s3.INIT=16'h0503;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s13  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_17 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s13 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s2 .INIT=8'hCA;
  LUT4 n607_s2 (
    .F(n607_5),
    .I0(noise_lfsr[15]),
    .I1(noise_lfsr[18]),
    .I2(noise_lfsr[19]),
    .I3(noise_lfsr[21]) 
);
defparam n607_s2.INIT=16'h0001;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(noise_lfsr[8]),
    .I1(noise_lfsr[9]),
    .I2(noise_lfsr[11]),
    .I3(noise_lfsr[14]) 
);
defparam n607_s3.INIT=16'h0001;
  LUT4 n607_s4 (
    .F(n607_7),
    .I0(noise_lfsr[0]),
    .I1(noise_lfsr[1]),
    .I2(noise_lfsr[2]),
    .I3(n607_9) 
);
defparam n607_s4.INIT=16'h0100;
  LUT4 n607_s5 (
    .F(n607_8),
    .I0(noise_lfsr[7]),
    .I1(noise_lfsr[10]),
    .I2(noise_lfsr[12]),
    .I3(n607_10) 
);
defparam n607_s5.INIT=16'h0100;
  LUT4 n607_s6 (
    .F(n607_9),
    .I0(noise_lfsr[3]),
    .I1(noise_lfsr[4]),
    .I2(noise_lfsr[5]),
    .I3(noise_lfsr[6]) 
);
defparam n607_s6.INIT=16'h0001;
  LUT4 n607_s7 (
    .F(n607_10),
    .I0(noise_lfsr[13]),
    .I1(noise_lfsr[16]),
    .I2(noise_lfsr[17]),
    .I3(noise_lfsr[20]) 
);
defparam n607_s7.INIT=16'h0001;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s6  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s6 .INIT=16'h5044;
  LUT4 op_phase_9_s2 (
    .F(op_phase_9_6),
    .I0(hh_phase_z[3]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]),
    .I3(n158_8) 
);
defparam op_phase_9_s2.INIT=16'h2000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s6  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I0(pmval[2]),
    .I1(cyc0r_pm),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s6 .INIT=8'h70;
  LUT4 op_phase_3_s0 (
    .F(op_phase[3]),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(n158_8),
    .I3(cyc18r_phase_sr_out[12]) 
);
defparam op_phase_3_s0.INIT=16'h1F00;
  LUT4 op_phase_1_s0 (
    .F(op_phase[1]),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(n158_8),
    .I3(cyc18r_phase_sr_out[10]) 
);
defparam op_phase_1_s0.INIT=16'h1F00;
  LUT4 op_phase_0_s1 (
    .F(op_phase[0]),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(n158_8),
    .I3(cyc18r_phase_sr_out[9]) 
);
defparam op_phase_0_s1.INIT=16'h1F00;
  LUT4 n1574_s2 (
    .F(n1574_6),
    .I0(rhythm_en),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(m_nc_sel_z_6) 
);
defparam n1574_s2.INIT=16'h8000;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[0]),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24 .INIT=16'hCA00;
  DFFE cyc0r_fnum_7_s0 (
    .Q(cyc0r_fnum[7]),
    .D(fnum[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_6_s0 (
    .Q(cyc0r_fnum[6]),
    .D(fnum[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_5_s0 (
    .Q(cyc0r_fnum[5]),
    .D(fnum[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_4_s0 (
    .Q(cyc0r_fnum[4]),
    .D(fnum[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_3_s0 (
    .Q(cyc0r_fnum[3]),
    .D(fnum[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_2_s0 (
    .Q(cyc0r_fnum[2]),
    .D(fnum[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_1_s0 (
    .Q(cyc0r_fnum[1]),
    .D(fnum[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_0_s0 (
    .Q(cyc0r_fnum[0]),
    .D(fnum[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_2_s0 (
    .Q(cyc0r_block[2]),
    .D(block[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_1_s0 (
    .Q(cyc0r_block[1]),
    .D(block[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_0_s0 (
    .Q(cyc0r_block[0]),
    .D(block[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_3_s0 (
    .Q(cyc0r_mul[3]),
    .D(mul[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_2_s0 (
    .Q(cyc0r_mul[2]),
    .D(mul[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_1_s0 (
    .Q(cyc0r_mul[1]),
    .D(mul[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_0_s0 (
    .Q(cyc0r_mul[0]),
    .D(mul[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_pm_s0 (
    .Q(cyc0r_pm),
    .D(pm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]),
    .D(cyc0r_mul[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .D(cyc0r_mul[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .D(cyc0r_mul[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .D(n138_21),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .D(cyc18r_phase_sr_out[18]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .D(cyc18r_phase_sr_out[15]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .D(cyc18r_phase_sr_out[13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .D(cyc18r_phase_sr_out[10]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .D(cyc18r_phase_sr_out[9]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .D(cyc18r_phase_sr_out[8]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .D(cyc18r_phase_sr_out[7]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .D(cyc18r_phase_sr_out[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .D(cyc18r_phase_sr_out[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .D(cyc18r_phase_sr_out[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .D(cyc18r_phase_sr_out[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .D(cyc18r_phase_sr_out[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .D(cyc18r_phase_sr_out[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .D(cyc18r_phase_sr_out[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .D(n245_2),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .D(n246_2),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .D(n247_2),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .D(n269_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .D(n270_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .D(n271_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .D(n272_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .D(n273_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .D(n274_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .D(n275_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .D(n276_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .D(n277_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .D(n278_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .D(n279_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .D(n280_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .D(n281_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .D(n282_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .D(n283_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .D(n284_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_18_s0 (
    .Q(cyc3r_phase_current[18]),
    .D(n368_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_17_s0 (
    .Q(cyc3r_phase_current[17]),
    .D(n369_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_16_s0 (
    .Q(cyc3r_phase_current[16]),
    .D(n370_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_15_s0 (
    .Q(cyc3r_phase_current[15]),
    .D(n371_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_14_s0 (
    .Q(cyc3r_phase_current[14]),
    .D(n372_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_13_s0 (
    .Q(cyc3r_phase_current[13]),
    .D(n373_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_12_s0 (
    .Q(cyc3r_phase_current[12]),
    .D(n374_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_11_s0 (
    .Q(cyc3r_phase_current[11]),
    .D(n375_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_10_s0 (
    .Q(cyc3r_phase_current[10]),
    .D(n376_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_9_s0 (
    .Q(cyc3r_phase_current[9]),
    .D(n377_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_8_s0 (
    .Q(cyc3r_phase_current[8]),
    .D(n378_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_7_s0 (
    .Q(cyc3r_phase_current[7]),
    .D(n379_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_6_s0 (
    .Q(cyc3r_phase_current[6]),
    .D(n380_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_5_s0 (
    .Q(cyc3r_phase_current[5]),
    .D(n381_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_4_s0 (
    .Q(cyc3r_phase_current[4]),
    .D(n382_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_3_s0 (
    .Q(cyc3r_phase_current[3]),
    .D(n383_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_2_s0 (
    .Q(cyc3r_phase_current[2]),
    .D(n384_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_1_s0 (
    .Q(cyc3r_phase_current[1]),
    .D(n385_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_0_s0 (
    .Q(cyc3r_phase_current[0]),
    .D(n386_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_phase_z_3_s0 (
    .Q(hh_phase_z[3]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_2_s0 (
    .Q(hh_phase_z[2]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_1_s0 (
    .Q(hh_phase_z[1]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_0_s0 (
    .Q(hh_phase_z[0]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE tc_phase_z_1_s0 (
    .Q(tc_phase_z[1]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk),
    .CE(n1574_6) 
);
  DFFE tc_phase_z_0_s0 (
    .Q(tc_phase_z[0]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk),
    .CE(n1574_6) 
);
  DFFRE noise_lfsr_22_s0 (
    .Q(noise_lfsr[22]),
    .D(noise_lfsr[21]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_21_s0 (
    .Q(noise_lfsr[21]),
    .D(noise_lfsr[20]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_20_s0 (
    .Q(noise_lfsr[20]),
    .D(noise_lfsr[19]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_19_s0 (
    .Q(noise_lfsr[19]),
    .D(noise_lfsr[18]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_18_s0 (
    .Q(noise_lfsr[18]),
    .D(noise_lfsr[17]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_17_s0 (
    .Q(noise_lfsr[17]),
    .D(noise_lfsr[16]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_16_s0 (
    .Q(noise_lfsr[16]),
    .D(noise_lfsr[15]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr[15]),
    .D(noise_lfsr[14]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_14_s0 (
    .Q(noise_lfsr[14]),
    .D(noise_lfsr[13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_13_s0 (
    .Q(noise_lfsr[13]),
    .D(noise_lfsr[12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_12_s0 (
    .Q(noise_lfsr[12]),
    .D(noise_lfsr[11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_11_s0 (
    .Q(noise_lfsr[11]),
    .D(noise_lfsr[10]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_10_s0 (
    .Q(noise_lfsr[10]),
    .D(noise_lfsr[9]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_9_s0 (
    .Q(noise_lfsr[9]),
    .D(noise_lfsr[8]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_8_s0 (
    .Q(noise_lfsr[8]),
    .D(noise_lfsr[7]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_7_s0 (
    .Q(noise_lfsr[7]),
    .D(noise_lfsr[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_6_s0 (
    .Q(noise_lfsr[6]),
    .D(noise_lfsr[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_5_s0 (
    .Q(noise_lfsr[5]),
    .D(noise_lfsr[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_4_s0 (
    .Q(noise_lfsr[4]),
    .D(noise_lfsr[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_3_s0 (
    .Q(noise_lfsr[3]),
    .D(noise_lfsr[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_2_s0 (
    .Q(noise_lfsr[2]),
    .D(noise_lfsr[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_1_s0 (
    .Q(noise_lfsr[1]),
    .D(noise_lfsr[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(n607_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFE cyc0r_fnum_8_s0 (
    .Q(cyc0r_fnum[8]),
    .D(fnum_84[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  MULT18X18 n243_s1 (
    .DOUT({DOUT[35:19],n245_2,n246_2,n247_2,n248_2,n249_2,n250_2,n251_2,n252_2,n253_2,n254_2,n255_2,n256_2,n257_2,n258_2,n259_2,n260_2,n261_2,n262_2,n263_2}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,cyc0r_mul[3:1],n138_21}),
    .B({GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk),
    .CE(n86_4),
    .RESET(GND) 
);
defparam n243_s1.AREG=1'b1;
defparam n243_s1.ASIGN_REG=1'b0;
defparam n243_s1.BREG=1'b0;
defparam n243_s1.BSIGN_REG=1'b0;
defparam n243_s1.MULT_RESET_MODE="SYNC";
defparam n243_s1.OUT_REG=1'b0;
defparam n243_s1.PIPE_REG=1'b0;
defparam n243_s1.SOA_REG=1'b0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ),
    .I0(GND),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ),
    .I0(cyc0r_fnum[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ),
    .I0(cyc0r_fnum[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ),
    .I0(cyc0r_fnum[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ),
    .I0(cyc0r_fnum[3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ),
    .I0(cyc0r_fnum[4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ),
    .I0(cyc0r_fnum[5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ),
    .I0(cyc0r_fnum[6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ),
    .I0(cyc0r_fnum[7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]),
    .I0(cyc0r_fnum[8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s .ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_1),
    .COUT(n386_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_1),
    .COUT(n385_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .I3(GND),
    .CIN(n386_2) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_1),
    .COUT(n384_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .I3(GND),
    .CIN(n385_2) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_1),
    .COUT(n383_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .I3(GND),
    .CIN(n384_2) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_1),
    .COUT(n382_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .I3(GND),
    .CIN(n383_2) 
);
defparam n382_s.ALU_MODE=0;
  ALU n381_s (
    .SUM(n381_1),
    .COUT(n381_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .I3(GND),
    .CIN(n382_2) 
);
defparam n381_s.ALU_MODE=0;
  ALU n380_s (
    .SUM(n380_1),
    .COUT(n380_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .I3(GND),
    .CIN(n381_2) 
);
defparam n380_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_1),
    .COUT(n379_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .I3(GND),
    .CIN(n380_2) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_1),
    .COUT(n378_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .I3(GND),
    .CIN(n379_2) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_1),
    .COUT(n377_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .I3(GND),
    .CIN(n378_2) 
);
defparam n377_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_1),
    .COUT(n376_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .I3(GND),
    .CIN(n377_2) 
);
defparam n376_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_1),
    .COUT(n375_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .I3(GND),
    .CIN(n376_2) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_1),
    .COUT(n374_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .I3(GND),
    .CIN(n375_2) 
);
defparam n374_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_1),
    .COUT(n373_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .I3(GND),
    .CIN(n374_2) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_1),
    .COUT(n372_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .I3(GND),
    .CIN(n373_2) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_1),
    .COUT(n371_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .I3(GND),
    .CIN(n372_2) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_1),
    .COUT(n370_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .I3(GND),
    .CIN(n371_2) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_1),
    .COUT(n369_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .I3(GND),
    .CIN(n370_2) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_1),
    .COUT(n368_0_COUT),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .I3(GND),
    .CIN(n369_2) 
);
defparam n368_s.ALU_MODE=0;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(tc_phase_z[1]),
    .I1(tc_phase_z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n551_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(hh_phase_z[1]),
    .I1(tc_phase_z[1]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(scramble_phase),
    .I0(hh_phase_z[2]),
    .I1(hh_phase_z[0]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s0.ALU_MODE=3;
  IKAOPLL_sr_6 u_cyc4r_cyc18r_phase_sr (
    .clk(clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .cyc3r_phase_current(cyc3r_phase_current[18:0]),
    .\sr[0] (\sr[0] [18:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_pg */
module IKAOPLL_sr_7 (
  clk,
  n86_4,
  cyc17r_envstat,
  cyc19r_envstat
)
;
input clk;
input n86_4;
input [1:0] cyc17r_envstat;
output [1:0] cyc19r_envstat;
wire [1:0] \sr[16] ;
wire VCC;
wire GND;
  DFFE \sr[16]_1_s0  (
    .Q(\sr[16] [1]),
    .D(cyc17r_envstat[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(\sr[16] [0]),
    .D(cyc17r_envstat[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[17]_1_s0  (
    .Q(cyc19r_envstat[1]),
    .D(\sr[16] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[17]_0_s0  (
    .Q(cyc19r_envstat[0]),
    .D(\sr[16] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_7 */
module IKAOPLL_sr_8 (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  envcntr_sr_16_14,
  envcntr_sr_16_18,
  cyc18r_attnlv,
  cyc2r_attnlv,
  \sr[0]_2_27 ,
  \sr[0]_2_29 ,
  cyc18r_attnlv_85,
  cyc19r_attnlv,
  cyc17r_attnlv
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input envcntr_sr_16_14;
input envcntr_sr_16_18;
input [1:0] cyc18r_attnlv;
input [6:2] cyc2r_attnlv;
output \sr[0]_2_27 ;
output \sr[0]_2_29 ;
output [6:2] cyc18r_attnlv_85;
output [6:0] cyc19r_attnlv;
output [6:2] cyc17r_attnlv;
wire \sr[0]_addr_tmp_18 ;
wire \sr[0]_addr_tmp_20 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \sr[0]_2_s14  (
    .F(\sr[0]_2_27 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_2_s14 .INIT=8'h78;
  LUT4 \sr[0]_2_s15  (
    .F(\sr[0]_2_29 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_2_s15 .INIT=16'h7F80;
  LUT3 \sr[0]_addr_tmp_s7  (
    .F(\sr[0]_addr_tmp_18 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_addr_tmp_s7 .INIT=8'hE1;
  LUT4 \sr[0]_addr_tmp_s8  (
    .F(\sr[0]_addr_tmp_20 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_addr_tmp_s8 .INIT=16'hFE01;
  DFFE \sr[15]_6_s0  (
    .Q(cyc18r_attnlv_85[6]),
    .D(cyc17r_attnlv[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_5_s0  (
    .Q(cyc18r_attnlv_85[5]),
    .D(cyc17r_attnlv[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_4_s0  (
    .Q(cyc18r_attnlv_85[4]),
    .D(cyc17r_attnlv[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_3_s0  (
    .Q(cyc18r_attnlv_85[3]),
    .D(cyc17r_attnlv[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_2_s0  (
    .Q(cyc18r_attnlv_85[2]),
    .D(cyc17r_attnlv[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_6_s0  (
    .Q(cyc19r_attnlv[6]),
    .D(cyc18r_attnlv_85[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_5_s0  (
    .Q(cyc19r_attnlv[5]),
    .D(cyc18r_attnlv_85[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_4_s0  (
    .Q(cyc19r_attnlv[4]),
    .D(cyc18r_attnlv_85[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_3_s0  (
    .Q(cyc19r_attnlv[3]),
    .D(cyc18r_attnlv_85[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_2_s0  (
    .Q(cyc19r_attnlv[2]),
    .D(cyc18r_attnlv_85[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_1_s0  (
    .Q(cyc19r_attnlv[1]),
    .D(cyc18r_attnlv[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(cyc19r_attnlv[0]),
    .D(cyc18r_attnlv[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[0]_2_s10  (
    .DO(cyc17r_attnlv[5:2]),
    .DI(cyc2r_attnlv[5:2]),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_2_s11  (
    .DO({DO[3:1],cyc17r_attnlv[6]}),
    .DI({GND,GND,GND,cyc2r_attnlv[6]}),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_8 */
module IKAOPLL_eg (
  clk,
  n86_4,
  n672_5,
  kon,
  n426_6,
  am,
  \sr[2]_0_21 ,
  rst_n,
  eg_envcntr_test_data,
  cycle_00,
  kon_11,
  kon_3,
  m_nc_sel_z,
  cust_inst_sel_z,
  tl_5_5,
  pm_6,
  cycle_d4_zz,
  cycle_d3_zz,
  inst_latch_oe,
  kon_z,
  m_nc_sel,
  kon_7,
  kon_8,
  kon_9,
  m_nc_sel_z_6,
  n1570_5,
  \sr[2]_addr_tmp_19 ,
  block,
  \sr[0] ,
  \sr[0]_86 ,
  \sr[0]_87 ,
  sl,
  tl,
  fnum,
  fnum_88,
  test_0,
  test_3,
  amval,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  \ksl_reg[1] ,
  \ksl_reg[0] ,
  ksr_reg,
  etyp_reg,
  q_1,
  \rr_reg[0] ,
  \ar_reg[0] ,
  \dr_reg[1] ,
  \dr_reg[0] ,
  q_0,
  q_2,
  \rr_reg[1] ,
  \ar_reg[1] ,
  mcyccntr_lo,
  cyc18r_start_attack,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  op_attnlv_max,
  n1825_9,
  hh_tt_start_attack_dly_1_34,
  op_attnlv,
  hh_tt_start_attack_dly,
  cyc18r_phase_sr_out,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6
)
;
input clk;
input n86_4;
input n672_5;
input kon;
input n426_6;
input am;
input \sr[2]_0_21 ;
input rst_n;
input eg_envcntr_test_data;
input cycle_00;
input kon_11;
input kon_3;
input m_nc_sel_z;
input cust_inst_sel_z;
input tl_5_5;
input pm_6;
input cycle_d4_zz;
input cycle_d3_zz;
input inst_latch_oe;
input kon_z;
input m_nc_sel;
input kon_7;
input kon_8;
input kon_9;
input m_nc_sel_z_6;
input n1570_5;
input \sr[2]_addr_tmp_19 ;
input [2:0] block;
input [18:0] \sr[0] ;
input [11:0] \sr[0]_86 ;
input [11:0] \sr[0]_87 ;
input [3:0] sl;
input [5:0] tl;
input [7:5] fnum;
input [8:8] fnum_88;
input test_0;
input test_3;
input [3:0] amval;
input mem_q_0;
input mem_q_1;
input mem_q_2;
input mem_q_3;
input mem_q_4;
input mem_q_5;
input mem_q_7;
input mem_q_15;
input mem_q_16;
input mem_q_17;
input mem_q_18;
input mem_q_19;
input mem_q_20;
input mem_q_21;
input mem_q_22;
input mem_q_23;
input mem_q_24;
input mem_q_25;
input mem_q_26;
input mem_q_27;
input mem_q_28;
input mem_q_29;
input mem_q_30;
input mem_q_31;
input mem_q_34;
input mem_q_35;
input mem_q_44;
input mem_q_45;
input mem_q_46;
input mem_q_47;
input [1:0] \ksl_reg[1] ;
input [1:0] \ksl_reg[0] ;
input [1:0] ksr_reg;
input [1:0] etyp_reg;
input [0:0] q_1;
input [3:0] \rr_reg[0] ;
input [3:0] \ar_reg[0] ;
input [3:0] \dr_reg[1] ;
input [3:0] \dr_reg[0] ;
input [0:0] q_0;
input [0:0] q_2;
input [3:0] \rr_reg[1] ;
input [3:0] \ar_reg[1] ;
input [2:2] mcyccntr_lo;
output cyc18r_start_attack;
output hh_tt_start_attack_dly_1_6;
output envcntr_sr_16_10;
output op_attnlv_max;
output n1825_9;
output hh_tt_start_attack_dly_1_34;
output [6:0] op_attnlv;
output [14:14] hh_tt_start_attack_dly;
output [18:0] cyc18r_phase_sr_out;
output [11:0] cyc21c_mod_z_tap6;
output [11:0] cyc21c_mod_zz_tap6;
wire n32_3;
wire n33_3;
wire n34_3;
wire n137_3;
wire n143_3;
wire n188_3;
wire n193_3;
wire n198_3;
wire n204_3;
wire cyc18c_start_attack;
wire n394_3;
wire n395_3;
wire cyc18c_attnlv_quite;
wire n348_11;
wire n352_5;
wire cyc1c_egparam_saturated_3_5;
wire n843_5;
wire n354_7;
wire n355_7;
wire cyc18c_ksval_shifted_0_9;
wire n348_13;
wire n815_5;
wire n814_5;
wire n813_5;
wire n812_5;
wire n351_12;
wire n350_12;
wire n349_10;
wire n12_9;
wire hh_tt_start_attack_dly_addr_tmp_14;
wire hh_tt_start_attack_dly_1_31;
wire hh_tt_start_attack_dly_1_33;
wire zb_sr_addr_tmp_17;
wire zb_sr_16_28;
wire hh_tt_start_attack_dly_addr_tmp_18;
wire n32_4;
wire n188_4;
wire n188_5;
wire n193_4;
wire n204_4;
wire cyc18c_start_attack_4;
wire cyc2c_next_envstat_1_5;
wire cyc2c_next_envstat_0_5;
wire n394_4;
wire n394_5;
wire cyc2c_attndelta_0_4;
wire cyc2c_attndelta_0_5;
wire cyc2c_attndelta_0_6;
wire cyc2c_attndelta_1_4;
wire cyc2c_attndelta_1_6;
wire cyc2c_attndelta_2_4;
wire cyc2c_attndelta_2_5;
wire cyc2c_attndelta_3_4;
wire cyc2c_attndelta_3_5;
wire cyc2c_attndelta_3_6;
wire cyc2c_attndelta_4_4;
wire cyc2c_attndelta_5_4;
wire cyc2c_attndelta_6_4;
wire cyc18c_attnlv_quite_8;
wire op_attnlv_max_3;
wire cyc18c_ksval_shifted_4_8;
wire cyc18c_ksval_shifted_4_9;
wire cyc18c_ksval_shifted_4_10;
wire cyc18c_ksval_shifted_3_10;
wire cyc18c_ksval_shifted_3_11;
wire cyc18c_ksval_shifted_3_12;
wire cyc18c_ksval_shifted_2_10;
wire cyc18c_ksval_shifted_2_11;
wire cyc18c_ksval_shifted_1_10;
wire n348_14;
wire n352_6;
wire cyc18c_ksval_shifted_0_10;
wire cyc18c_ksval_shifted_0_11;
wire cyc18c_ksval_shifted_5_10;
wire n348_15;
wire n348_16;
wire n348_17;
wire n351_13;
wire n351_14;
wire n351_15;
wire n351_16;
wire n350_13;
wire n350_14;
wire n349_11;
wire n349_12;
wire cyc2c_curr_attnlv_0_7;
wire cyc2c_next_envstat_0_6;
wire cyc2c_next_envstat_0_7;
wire cyc2c_next_envstat_0_8;
wire cyc2c_next_envstat_0_9;
wire cyc2c_attndelta_0_7;
wire cyc2c_attndelta_0_8;
wire cyc2c_attndelta_0_9;
wire cyc2c_attndelta_0_10;
wire cyc2c_attndelta_1_7;
wire cyc2c_attndelta_1_8;
wire cyc2c_attndelta_2_6;
wire cyc2c_attndelta_2_7;
wire cyc2c_attndelta_2_8;
wire cyc2c_attndelta_3_7;
wire cyc2c_attndelta_3_9;
wire cyc18c_ksval_shifted_4_11;
wire cyc18c_ksval_shifted_4_12;
wire cyc18c_ksval_shifted_2_12;
wire n348_19;
wire n352_7;
wire n352_8;
wire cyc18c_ksval_shifted_0_12;
wire cyc18c_ksval_shifted_0_13;
wire cyc18c_ksval_shifted_0_14;
wire n348_20;
wire n348_21;
wire n348_22;
wire n348_23;
wire n348_24;
wire n348_25;
wire n348_26;
wire n348_27;
wire n351_17;
wire n351_18;
wire n351_19;
wire n351_20;
wire n351_21;
wire n350_16;
wire n350_17;
wire n350_18;
wire n350_19;
wire n349_13;
wire n349_14;
wire n349_15;
wire n349_16;
wire cyc2c_attndelta_0_11;
wire cyc2c_attndelta_0_12;
wire cyc2c_attndelta_3_10;
wire n348_28;
wire n348_29;
wire n348_30;
wire n348_31;
wire n348_32;
wire n348_33;
wire n348_34;
wire n348_35;
wire n351_22;
wire n351_23;
wire n351_24;
wire n351_25;
wire n351_26;
wire n351_27;
wire n350_20;
wire n350_21;
wire n350_22;
wire n349_17;
wire n349_18;
wire n349_19;
wire n351_28;
wire n350_23;
wire n350_24;
wire n349_20;
wire n349_21;
wire n349_22;
wire n349_23;
wire cyc2c_attndelta_1_10;
wire hh_tt_start_attack_dly_addr_tmp_20;
wire det_one_10;
wire zb_sr_addr_tmp_21;
wire cyc18c_ksval_shifted_1_13;
wire cyc2c_attndelta_3_13;
wire n1828_6;
wire n350_26;
wire n348_37;
wire n13_8;
wire cyc2c_attndelta_3_16;
wire eg_prescaler_d0_z;
wire envcntr_adder_co_z;
wire rst_z;
wire det_one;
wire cyc18r_kon;
wire cyc19r_kon;
wire cyc18r_attnlv_quite;
wire cyc19r_attnlv_quite;
wire cyc19r_start_attack;
wire cyc1r_envdeltaweight_intensity;
wire cyc1r_egparam_zero;
wire hh_tt_start_attack_dly_1_10;
wire hh_tt_start_attack_dly_1_14;
wire hh_tt_start_attack_dly_1_18;
wire zb_sr_16_10;
wire zb_sr_16_14;
wire envcntr_sr_16_14;
wire envcntr_sr_16_18;
wire cyc2c_egparam_final_0_2;
wire cyc2c_egparam_final_1_2;
wire cyc2c_egparam_final_2_2;
wire cyc1c_egparam_scaled_0_3;
wire cyc1c_egparam_scaled_1_3;
wire cyc1c_egparam_scaled_2_3;
wire cyc2c_next_attnlv_0_2;
wire cyc2c_next_attnlv_1_2;
wire cyc2c_next_attnlv_2_2;
wire cyc2c_next_attnlv_3_2;
wire cyc2c_next_attnlv_4_2;
wire cyc2c_next_attnlv_5_2;
wire cyc2c_next_attnlv_6_0_COUT;
wire cyc18c_ksval_adder_hi_0_3;
wire cyc18c_ksval_adder_hi_1_3;
wire n776_2;
wire n776_3;
wire n775_2;
wire n775_3;
wire n774_2;
wire n774_3;
wire n773_2;
wire n773_3;
wire n772_2;
wire n772_3;
wire n771_2;
wire n770_6;
wire cyc19c_ksval_am_0_3;
wire cyc19c_ksval_am_1_3;
wire cyc19c_ksval_am_2_3;
wire cyc19c_ksval_am_3_3;
wire cyc19c_ksval_am_4_3;
wire cyc19c_ksval_am_5_3;
wire cyc19c_attnlv_scaled_0_3;
wire cyc19c_attnlv_scaled_1_3;
wire cyc19c_attnlv_scaled_2_3;
wire cyc19c_attnlv_scaled_3_3;
wire cyc19c_attnlv_scaled_4_3;
wire cyc19c_attnlv_scaled_5_3;
wire n738_1_SUM;
wire n738_3;
wire n739_1_SUM;
wire n739_3;
wire n740_1_SUM;
wire n740_3;
wire n741_1_SUM;
wire n741_3;
wire \sr[0]_2_27 ;
wire \sr[0]_2_29 ;
wire [5:3] cyc18c_ksval_base;
wire [1:0] cyc2c_next_envstat;
wire [6:0] cyc2c_attndelta;
wire [6:1] cyc18c_ksval_shifted;
wire [6:0] cyc19c_attnlv_saturated;
wire [6:0] cyc2c_curr_attnlv;
wire [17:0] envcntr_sr;
wire [1:0] envcntr;
wire [12:0] zb_sr;
wire [3:0] conseczerobitcntr;
wire [3:0] cyc0r_egparam_muxed;
wire [3:0] cyc0r_ksr_factor;
wire [1:0] cyc1r_eg_prescaler;
wire [3:0] cyc1r_egparam_saturated;
wire [3:0] cyc1r_attenrate;
wire [1:0] cyc1r_ksr_factor_lo;
wire [6:0] cyc2r_attnlv;
wire [7:0] cyc18r_ksval_tl;
wire [0:0] cyc18r_am;
wire [1:0] eg_prescaler;
wire [6:0] cyc18r_attnlv;
wire [1:0] cyc17r_envstat;
wire [3:0] cyc19r_sl;
wire [2:0] cyc2c_egparam_final;
wire [4:0] cyc1c_egparam_scaled;
wire [6:0] cyc2c_next_attnlv;
wire [3:0] cyc18c_ksval_adder_hi;
wire [7:0] cyc19c_ksval_am;
wire [7:0] cyc19c_attnlv_scaled;
wire [1:0] cyc19r_envstat;
wire [6:0] cyc19r_attnlv;
wire [6:2] cyc17r_attnlv;
wire [31:20] DO;
wire [3:1] DO_0;
wire [3:1] DO_1;
wire VCC;
wire GND;
  LUT4 cyc18c_ksval_base_5_s16 (
    .F(cyc18c_ksval_base[5]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_88[8]) 
);
defparam cyc18c_ksval_base_5_s16.INIT=16'h7FFE;
  LUT4 cyc18c_ksval_base_4_s16 (
    .F(cyc18c_ksval_base[4]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_88[8]) 
);
defparam cyc18c_ksval_base_4_s16.INIT=16'h7FF0;
  LUT4 cyc18c_ksval_base_3_s16 (
    .F(cyc18c_ksval_base[3]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_88[8]) 
);
defparam cyc18c_ksval_base_3_s16.INIT=16'h7F0C;
  LUT3 n32_s0 (
    .F(n32_3),
    .I0(rst_n),
    .I1(envcntr_sr[0]),
    .I2(n32_4) 
);
defparam n32_s0.INIT=8'h80;
  LUT3 n33_s0 (
    .F(n33_3),
    .I0(envcntr_sr[0]),
    .I1(n32_4),
    .I2(rst_n) 
);
defparam n33_s0.INIT=8'h60;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(envcntr_sr[17]),
    .I1(eg_envcntr_test_data),
    .I2(test_3) 
);
defparam n34_s0.INIT=8'hCA;
  LUT2 n137_s0 (
    .F(n137_3),
    .I0(rst_z),
    .I1(cycle_00) 
);
defparam n137_s0.INIT=4'hE;
  LUT2 n143_s0 (
    .F(n143_3),
    .I0(envcntr_sr[17]),
    .I1(det_one) 
);
defparam n143_s0.INIT=4'h8;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(zb_sr[7]),
    .I1(zb_sr[8]),
    .I2(n188_4),
    .I3(n188_5) 
);
defparam n188_s0.INIT=16'hEFFF;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(zb_sr[3]),
    .I1(zb_sr[4]),
    .I2(n188_4),
    .I3(n193_4) 
);
defparam n193_s0.INIT=16'hEFFF;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(zb_sr[1]),
    .I1(zb_sr[2]),
    .I2(n188_5),
    .I3(n193_4) 
);
defparam n198_s0.INIT=16'hEFFF;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(zb_sr[6]),
    .I1(zb_sr[2]),
    .I2(zb_sr[0]),
    .I3(n204_4) 
);
defparam n204_s0.INIT=16'hFEFF;
  LUT3 cyc18c_start_attack_s0 (
    .F(cyc18c_start_attack),
    .I0(kon_11),
    .I1(kon_3),
    .I2(cyc18c_start_attack_4) 
);
defparam cyc18c_start_attack_s0.INIT=8'h70;
  LUT3 cyc2c_next_envstat_1_s1 (
    .F(cyc2c_next_envstat[1]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_next_envstat_1_5),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_1_s1.INIT=8'h1F;
  LUT3 cyc2c_next_envstat_0_s1 (
    .F(cyc2c_next_envstat[0]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_next_envstat_0_5),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_0_s1.INIT=8'h1F;
  LUT4 n394_s0 (
    .F(n394_3),
    .I0(n394_4),
    .I1(envcntr[0]),
    .I2(cyc0r_ksr_factor[1]),
    .I3(n394_5) 
);
defparam n394_s0.INIT=16'hB330;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_egparam_muxed[1]),
    .I2(cyc0r_egparam_muxed[2]),
    .I3(cyc0r_egparam_muxed[3]) 
);
defparam n395_s0.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s0 (
    .F(cyc2c_attndelta[0]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_6) 
);
defparam cyc2c_attndelta_0_s0.INIT=8'hF1;
  LUT4 cyc2c_attndelta_1_s0 (
    .F(cyc2c_attndelta[1]),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc2c_attndelta_0_4),
    .I2(cyc2c_attndelta_1_10),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_attndelta_1_s0.INIT=16'hFFF2;
  LUT4 cyc2c_attndelta_2_s0 (
    .F(cyc2c_attndelta[2]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_2_4),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_2_s0.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_3_s0 (
    .F(cyc2c_attndelta[3]),
    .I0(cyc2c_attndelta_3_4),
    .I1(cyc2c_attndelta_3_5),
    .I2(cyc2c_attndelta_3_6),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_3_s0.INIT=16'hBF00;
  LUT4 cyc2c_attndelta_4_s0 (
    .F(cyc2c_attndelta[4]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_4_4),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_4_s0.INIT=16'h1F00;
  LUT3 cyc2c_attndelta_5_s0 (
    .F(cyc2c_attndelta[5]),
    .I0(cyc2c_attndelta_5_4),
    .I1(cyc2c_attndelta_0_4),
    .I2(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_5_s0.INIT=8'h70;
  LUT3 cyc2c_attndelta_6_s0 (
    .F(cyc2c_attndelta[6]),
    .I0(cyc2c_attndelta_6_4),
    .I1(cyc2c_attndelta_0_4),
    .I2(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_6_s0.INIT=8'h70;
  LUT2 cyc18c_attnlv_quite_s4 (
    .F(cyc18c_attnlv_quite),
    .I0(cyc17r_attnlv[2]),
    .I1(cyc18c_attnlv_quite_8) 
);
defparam cyc18c_attnlv_quite_s4.INIT=4'h8;
  LUT4 op_attnlv_max_s (
    .F(op_attnlv_max),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc19r_attnlv[6]),
    .I3(op_attnlv_max_3) 
);
defparam op_attnlv_max_s.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s3 (
    .F(cyc18c_ksval_shifted[4]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_adder_hi[2]),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_4_s3.INIT=16'h0D00;
  LUT4 cyc18c_ksval_shifted_3_s4 (
    .F(cyc18c_ksval_shifted[3]),
    .I0(cyc18c_ksval_shifted_3_10),
    .I1(cyc18c_ksval_shifted_3_11),
    .I2(cyc18c_ksval_shifted_3_12),
    .I3(cyc18c_ksval_shifted_4_9) 
);
defparam cyc18c_ksval_shifted_3_s4.INIT=16'h008F;
  LUT4 cyc18c_ksval_shifted_2_s4 (
    .F(cyc18c_ksval_shifted[2]),
    .I0(cyc18c_ksval_shifted_2_10),
    .I1(cyc18c_ksval_shifted_3_10),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_2_11) 
);
defparam cyc18c_ksval_shifted_2_s4.INIT=16'h888F;
  LUT4 cyc18c_ksval_shifted_1_s4 (
    .F(cyc18c_ksval_shifted[1]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_2_10),
    .I2(cyc18c_ksval_shifted_1_10),
    .I3(cyc18c_ksval_shifted_1_13) 
);
defparam cyc18c_ksval_shifted_1_s4.INIT=16'h00F4;
  LUT2 n348_s6 (
    .F(n348_11),
    .I0(n86_4),
    .I1(n348_14) 
);
defparam n348_s6.INIT=4'h8;
  LUT2 n352_s2 (
    .F(n352_5),
    .I0(n352_6),
    .I1(n86_4) 
);
defparam n352_s2.INIT=4'h4;
  LUT2 cyc1c_egparam_saturated_3_s2 (
    .F(cyc1c_egparam_saturated_3_5),
    .I0(cyc1c_egparam_scaled[4]),
    .I1(n86_4) 
);
defparam cyc1c_egparam_saturated_3_s2.INIT=4'h8;
  LUT2 n843_s2 (
    .F(n843_5),
    .I0(test_0),
    .I1(n86_4) 
);
defparam n843_s2.INIT=4'h8;
  LUT3 n354_s0 (
    .F(n354_7),
    .I0(block[0]),
    .I1(block[2]),
    .I2(n352_6) 
);
defparam n354_s0.INIT=8'hAC;
  LUT3 n355_s0 (
    .F(n355_7),
    .I0(block[1]),
    .I1(fnum_88[8]),
    .I2(n352_6) 
);
defparam n355_s0.INIT=8'hCA;
  LUT4 cyc18c_ksval_shifted_0_s4 (
    .F(cyc18c_ksval_shifted_0_9),
    .I0(cyc18c_ksval_shifted_0_10),
    .I1(cyc18c_ksval_shifted_2_10),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_0_s4.INIT=16'h0AC0;
  LUT4 n348_s7 (
    .F(n348_13),
    .I0(n348_15),
    .I1(n348_16),
    .I2(n348_17),
    .I3(n348_37) 
);
defparam n348_s7.INIT=16'hF400;
  LUT2 n815_s1 (
    .F(n815_5),
    .I0(cyc18r_am[0]),
    .I1(amval[0]) 
);
defparam n815_s1.INIT=4'h8;
  LUT2 n814_s1 (
    .F(n814_5),
    .I0(cyc18r_am[0]),
    .I1(amval[1]) 
);
defparam n814_s1.INIT=4'h8;
  LUT2 n813_s1 (
    .F(n813_5),
    .I0(cyc18r_am[0]),
    .I1(amval[2]) 
);
defparam n813_s1.INIT=4'h8;
  LUT2 n812_s1 (
    .F(n812_5),
    .I0(cyc18r_am[0]),
    .I1(amval[3]) 
);
defparam n812_s1.INIT=4'h8;
  LUT4 n351_s6 (
    .F(n351_12),
    .I0(n351_13),
    .I1(n351_14),
    .I2(n351_15),
    .I3(n351_16) 
);
defparam n351_s6.INIT=16'hFFF4;
  LUT4 n350_s6 (
    .F(n350_12),
    .I0(n350_13),
    .I1(n350_14),
    .I2(n350_26),
    .I3(n351_15) 
);
defparam n350_s6.INIT=16'hFFB0;
  LUT3 n349_s5 (
    .F(n349_10),
    .I0(n351_15),
    .I1(n349_11),
    .I2(n349_12) 
);
defparam n349_s5.INIT=8'hFE;
  LUT2 n12_s3 (
    .F(n12_9),
    .I0(eg_prescaler[0]),
    .I1(eg_prescaler[1]) 
);
defparam n12_s3.INIT=4'h6;
  LUT2 hh_tt_start_attack_dly_1_s16 (
    .F(hh_tt_start_attack_dly_addr_tmp_14),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10) 
);
defparam hh_tt_start_attack_dly_1_s16.INIT=4'h6;
  LUT3 hh_tt_start_attack_dly_1_s17 (
    .F(hh_tt_start_attack_dly_1_31),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_1_s17.INIT=8'h78;
  LUT4 hh_tt_start_attack_dly_1_s18 (
    .F(hh_tt_start_attack_dly_1_33),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_1_s18.INIT=16'h7F80;
  LUT2 zb_sr_16_s16 (
    .F(zb_sr_addr_tmp_17),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10) 
);
defparam zb_sr_16_s16.INIT=4'h6;
  LUT3 zb_sr_16_s17 (
    .F(zb_sr_16_28),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_16_s17.INIT=8'h78;
  LUT4 hh_tt_start_attack_dly_addr_tmp_s6 (
    .F(hh_tt_start_attack_dly_addr_tmp_18),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s6.INIT=16'hF807;
  LUT4 n32_s1 (
    .F(n32_4),
    .I0(cycle_00),
    .I1(envcntr_adder_co_z),
    .I2(eg_prescaler[1]),
    .I3(eg_prescaler[0]) 
);
defparam n32_s1.INIT=16'hE000;
  LUT2 n188_s1 (
    .F(n188_4),
    .I0(zb_sr[11]),
    .I1(zb_sr[12]) 
);
defparam n188_s1.INIT=4'h1;
  LUT2 n188_s2 (
    .F(n188_5),
    .I0(zb_sr[9]),
    .I1(zb_sr[10]) 
);
defparam n188_s2.INIT=4'h1;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(zb_sr[5]),
    .I1(zb_sr[6]) 
);
defparam n193_s1.INIT=4'h1;
  LUT4 n204_s1 (
    .F(n204_4),
    .I0(zb_sr[8]),
    .I1(zb_sr[10]),
    .I2(zb_sr[12]),
    .I3(zb_sr[4]) 
);
defparam n204_s1.INIT=16'h0001;
  LUT4 cyc18c_start_attack_s1 (
    .F(cyc18c_start_attack_4),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]),
    .I2(cyc17r_attnlv[2]),
    .I3(cyc18c_attnlv_quite_8) 
);
defparam cyc18c_start_attack_s1.INIT=16'h8000;
  LUT4 cyc2c_next_envstat_1_s2 (
    .F(cyc2c_next_envstat_1_5),
    .I0(n741_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_1_s2.INIT=16'h0B00;
  LUT4 cyc2c_next_envstat_0_s2 (
    .F(cyc2c_next_envstat_0_5),
    .I0(cyc2c_next_envstat_0_6),
    .I1(cyc2c_next_envstat_0_7),
    .I2(cyc2c_next_envstat_0_8),
    .I3(cyc2c_next_envstat_0_9) 
);
defparam cyc2c_next_envstat_0_s2.INIT=16'h7F00;
  LUT2 n394_s1 (
    .F(n394_4),
    .I0(cyc0r_ksr_factor[2]),
    .I1(cyc0r_ksr_factor[3]) 
);
defparam n394_s1.INIT=4'h1;
  LUT2 n394_s2 (
    .F(n394_5),
    .I0(envcntr[1]),
    .I1(cyc0r_ksr_factor[0]) 
);
defparam n394_s2.INIT=4'h4;
  LUT4 cyc2c_attndelta_0_s1 (
    .F(cyc2c_attndelta_0_4),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc1r_eg_prescaler[0]),
    .I2(cyc2c_attndelta_0_8),
    .I3(cyc2c_attndelta_0_9) 
);
defparam cyc2c_attndelta_0_s1.INIT=16'h00BF;
  LUT3 cyc2c_attndelta_0_s2 (
    .F(cyc2c_attndelta_0_5),
    .I0(cyc2c_attndelta_2_5),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_attndelta_0_8) 
);
defparam cyc2c_attndelta_0_s2.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s3 (
    .F(cyc2c_attndelta_0_6),
    .I0(cyc2c_attndelta_3_6),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_0_10),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_0_s3.INIT=16'h1F00;
  LUT2 cyc2c_attndelta_1_s1 (
    .F(cyc2c_attndelta_1_4),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_1_s1.INIT=4'h4;
  LUT4 cyc2c_attndelta_1_s3 (
    .F(cyc2c_attndelta_1_6),
    .I0(cyc2c_attndelta_3_6),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_1_8),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_1_s3.INIT=16'hF100;
  LUT3 cyc2c_attndelta_2_s1 (
    .F(cyc2c_attndelta_2_4),
    .I0(cyc2c_attndelta_3_6),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_2_6) 
);
defparam cyc2c_attndelta_2_s1.INIT=8'hE0;
  LUT4 cyc2c_attndelta_2_s2 (
    .F(cyc2c_attndelta_2_5),
    .I0(cyc2c_next_envstat_0_6),
    .I1(cyc2c_next_envstat_0_8),
    .I2(cyc2c_attndelta_2_7),
    .I3(cyc2c_attndelta_2_8) 
);
defparam cyc2c_attndelta_2_s2.INIT=16'h0700;
  LUT2 cyc2c_attndelta_3_s1 (
    .F(cyc2c_attndelta_3_4),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_3_7) 
);
defparam cyc2c_attndelta_3_s1.INIT=4'h4;
  LUT4 cyc2c_attndelta_3_s2 (
    .F(cyc2c_attndelta_3_5),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_0_9),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_3_s2.INIT=16'hB0BB;
  LUT3 cyc2c_attndelta_3_s3 (
    .F(cyc2c_attndelta_3_6),
    .I0(cyc2c_attndelta_3_13),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_3_9) 
);
defparam cyc2c_attndelta_3_s3.INIT=8'h0D;
  LUT4 cyc2c_attndelta_4_s1 (
    .F(cyc2c_attndelta_4_4),
    .I0(cyc2c_attndelta_1_7),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_3_7),
    .I3(cyc2c_attndelta_3_6) 
);
defparam cyc2c_attndelta_4_s1.INIT=16'h0D00;
  LUT4 cyc2c_attndelta_5_s1 (
    .F(cyc2c_attndelta_5_4),
    .I0(cyc2c_attndelta_1_7),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_3_7),
    .I3(cyc2c_attndelta_3_6) 
);
defparam cyc2c_attndelta_5_s1.INIT=16'h0D00;
  LUT3 cyc2c_attndelta_6_s1 (
    .F(cyc2c_attndelta_6_4),
    .I0(cyc2c_attndelta_3_7),
    .I1(cyc2c_attndelta_1_7),
    .I2(cyc2c_attndelta_3_6) 
);
defparam cyc2c_attndelta_6_s1.INIT=8'h10;
  LUT4 cyc18c_attnlv_quite_s5 (
    .F(cyc18c_attnlv_quite_8),
    .I0(cyc17r_attnlv[3]),
    .I1(cyc17r_attnlv[4]),
    .I2(cyc17r_attnlv[5]),
    .I3(cyc17r_attnlv[6]) 
);
defparam cyc18c_attnlv_quite_s5.INIT=16'h8000;
  LUT4 op_attnlv_max_s0 (
    .F(op_attnlv_max_3),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc19r_attnlv[3]) 
);
defparam op_attnlv_max_s0.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s4 (
    .F(cyc18c_ksval_shifted_4_8),
    .I0(m_nc_sel_z),
    .I1(mem_q_35),
    .I2(cyc18c_ksval_shifted_4_11),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s4.INIT=16'h0F77;
  LUT2 cyc18c_ksval_shifted_4_s5 (
    .F(cyc18c_ksval_shifted_4_9),
    .I0(cyc18c_ksval_adder_hi[3]),
    .I1(cyc18c_ksval_shifted_4_12) 
);
defparam cyc18c_ksval_shifted_4_s5.INIT=4'h1;
  LUT4 cyc18c_ksval_shifted_4_s6 (
    .F(cyc18c_ksval_shifted_4_10),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_4_s6.INIT=16'h0CFA;
  LUT2 cyc18c_ksval_shifted_3_s5 (
    .F(cyc18c_ksval_shifted_3_10),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_3_s5.INIT=4'h1;
  LUT4 cyc18c_ksval_shifted_3_s6 (
    .F(cyc18c_ksval_shifted_3_11),
    .I0(fnum[5]),
    .I1(fnum_88[8]),
    .I2(fnum[6]),
    .I3(fnum[7]) 
);
defparam cyc18c_ksval_shifted_3_s6.INIT=16'h7CA0;
  LUT4 cyc18c_ksval_shifted_3_s7 (
    .F(cyc18c_ksval_shifted_3_12),
    .I0(cyc18c_ksval_adder_hi[1]),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_0_11),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_3_s7.INIT=16'hF53F;
  LUT2 cyc18c_ksval_shifted_2_s5 (
    .F(cyc18c_ksval_shifted_2_10),
    .I0(cyc18c_ksval_shifted_2_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_2_s5.INIT=4'h4;
  LUT4 cyc18c_ksval_shifted_2_s6 (
    .F(cyc18c_ksval_shifted_2_11),
    .I0(cyc18c_ksval_shifted_3_11),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_2_s6.INIT=16'hF53F;
  LUT3 cyc18c_ksval_shifted_1_s5 (
    .F(cyc18c_ksval_shifted_1_10),
    .I0(cyc18c_ksval_shifted_0_11),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_1_s5.INIT=8'h40;
  LUT4 n348_s8 (
    .F(n348_14),
    .I0(kon_11),
    .I1(kon_3),
    .I2(cyc18c_attnlv_quite),
    .I3(n348_19) 
);
defparam n348_s8.INIT=16'h0700;
  LUT4 n352_s3 (
    .F(n352_6),
    .I0(n352_7),
    .I1(n352_8),
    .I2(mem_q_45),
    .I3(tl_5_5) 
);
defparam n352_s3.INIT=16'hD0DD;
  LUT4 cyc18c_ksval_shifted_0_s5 (
    .F(cyc18c_ksval_shifted_0_10),
    .I0(fnum[7]),
    .I1(cyc18c_ksval_shifted_0_12),
    .I2(fnum[6]),
    .I3(cyc18c_ksval_shifted_0_13) 
);
defparam cyc18c_ksval_shifted_0_s5.INIT=16'hB200;
  LUT4 cyc18c_ksval_shifted_0_s6 (
    .F(cyc18c_ksval_shifted_0_11),
    .I0(m_nc_sel_z),
    .I1(mem_q_34),
    .I2(cyc18c_ksval_shifted_0_14),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_0_s6.INIT=16'h0F77;
  LUT4 cyc18c_ksval_shifted_5_s5 (
    .F(cyc18c_ksval_shifted_5_10),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_5_s5.INIT=16'h0A0C;
  LUT3 n348_s9 (
    .F(n348_15),
    .I0(n348_20),
    .I1(n348_21),
    .I2(n348_22) 
);
defparam n348_s9.INIT=8'h3A;
  LUT2 n348_s10 (
    .F(n348_16),
    .I0(n348_23),
    .I1(n348_24) 
);
defparam n348_s10.INIT=4'h2;
  LUT4 n348_s11 (
    .F(n348_17),
    .I0(n348_25),
    .I1(n348_26),
    .I2(n348_23),
    .I3(n348_22) 
);
defparam n348_s11.INIT=16'h0A0C;
  LUT3 n351_s7 (
    .F(n351_13),
    .I0(n348_21),
    .I1(cyc17r_envstat[0]),
    .I2(n351_17) 
);
defparam n351_s7.INIT=8'h0B;
  LUT4 n351_s8 (
    .F(n351_14),
    .I0(n348_20),
    .I1(cyc17r_envstat[0]),
    .I2(n348_14),
    .I3(n348_23) 
);
defparam n351_s8.INIT=16'h0D00;
  LUT4 n351_s9 (
    .F(n351_15),
    .I0(n348_20),
    .I1(kon_3),
    .I2(n348_21),
    .I3(n351_18) 
);
defparam n351_s9.INIT=16'h4000;
  LUT4 n351_s10 (
    .F(n351_16),
    .I0(n351_19),
    .I1(n351_20),
    .I2(n351_21),
    .I3(n348_27) 
);
defparam n351_s10.INIT=16'h00F4;
  LUT4 n350_s7 (
    .F(n350_13),
    .I0(cust_inst_sel_z),
    .I1(mem_q_17),
    .I2(n350_16),
    .I3(n350_17) 
);
defparam n350_s7.INIT=16'h4F00;
  LUT4 n350_s8 (
    .F(n350_14),
    .I0(n351_19),
    .I1(n350_18),
    .I2(n348_23),
    .I3(n350_19) 
);
defparam n350_s8.INIT=16'h0BBB;
  LUT4 n349_s6 (
    .F(n349_11),
    .I0(n349_13),
    .I1(n348_22),
    .I2(n349_14),
    .I3(n348_23) 
);
defparam n349_s6.INIT=16'h0E00;
  LUT4 n349_s7 (
    .F(n349_12),
    .I0(n349_15),
    .I1(cyc18c_start_attack),
    .I2(n349_16),
    .I3(n348_27) 
);
defparam n349_s7.INIT=16'h00F8;
  LUT4 cyc2c_curr_attnlv_0_s3 (
    .F(cyc2c_curr_attnlv_0_7),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_next_envstat_0_7),
    .I2(cyc19r_attnlv_quite),
    .I3(rst_n) 
);
defparam cyc2c_curr_attnlv_0_s3.INIT=16'hEF00;
  LUT4 cyc2c_next_envstat_0_s3 (
    .F(cyc2c_next_envstat_0_6),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc19r_attnlv[3]) 
);
defparam cyc2c_next_envstat_0_s3.INIT=16'h0001;
  LUT2 cyc2c_next_envstat_0_s4 (
    .F(cyc2c_next_envstat_0_7),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]) 
);
defparam cyc2c_next_envstat_0_s4.INIT=4'h1;
  LUT3 cyc2c_next_envstat_0_s5 (
    .F(cyc2c_next_envstat_0_8),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc19r_attnlv[6]) 
);
defparam cyc2c_next_envstat_0_s5.INIT=8'h01;
  LUT4 cyc2c_next_envstat_0_s6 (
    .F(cyc2c_next_envstat_0_9),
    .I0(cyc19r_envstat[1]),
    .I1(n741_3),
    .I2(cyc19r_envstat[0]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_0_s6.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_0_s4 (
    .F(cyc2c_attndelta_0_7),
    .I0(cyc2c_attndelta_3_9),
    .I1(cyc2c_attndelta_3_13),
    .I2(cyc1r_eg_prescaler[1]),
    .I3(cyc2c_attndelta_3_7) 
);
defparam cyc2c_attndelta_0_s4.INIT=16'h001F;
  LUT3 cyc2c_attndelta_0_s5 (
    .F(cyc2c_attndelta_0_8),
    .I0(cyc19r_start_attack),
    .I1(cyc19r_attnlv_quite),
    .I2(cyc2c_attndelta_0_11) 
);
defparam cyc2c_attndelta_0_s5.INIT=8'h01;
  LUT4 cyc2c_attndelta_0_s6 (
    .F(cyc2c_attndelta_0_9),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_0_12) 
);
defparam cyc2c_attndelta_0_s6.INIT=16'h1800;
  LUT4 cyc2c_attndelta_0_s7 (
    .F(cyc2c_attndelta_0_10),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_3_7),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_0_s7.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_1_s4 (
    .F(cyc2c_attndelta_1_7),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_0_12) 
);
defparam cyc2c_attndelta_1_s4.INIT=16'hE000;
  LUT2 cyc2c_attndelta_1_s5 (
    .F(cyc2c_attndelta_1_8),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc2c_attndelta_3_7) 
);
defparam cyc2c_attndelta_1_s5.INIT=4'h4;
  LUT4 cyc2c_attndelta_2_s3 (
    .F(cyc2c_attndelta_2_6),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_3_7),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_2_s3.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_2_s4 (
    .F(cyc2c_attndelta_2_7),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_2_s4.INIT=16'h8000;
  LUT3 cyc2c_attndelta_2_s5 (
    .F(cyc2c_attndelta_2_8),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_kon) 
);
defparam cyc2c_attndelta_2_s5.INIT=8'h10;
  LUT4 cyc2c_attndelta_3_s4 (
    .F(cyc2c_attndelta_3_7),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc2c_attndelta_0_12) 
);
defparam cyc2c_attndelta_3_s4.INIT=16'h1400;
  LUT4 cyc2c_attndelta_3_s6 (
    .F(cyc2c_attndelta_3_9),
    .I0(cyc2c_attndelta_0_12),
    .I1(cyc2c_attndelta_3_10),
    .I2(cyc2c_attndelta_3_16),
    .I3(cyc2c_egparam_final[2]) 
);
defparam cyc2c_attndelta_3_s6.INIT=16'h4000;
  LUT3 cyc18c_ksval_shifted_4_s7 (
    .F(cyc18c_ksval_shifted_4_11),
    .I0(\ksl_reg[1] [1]),
    .I1(\ksl_reg[0] [1]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s7.INIT=8'hCA;
  LUT4 cyc18c_ksval_shifted_4_s8 (
    .F(cyc18c_ksval_shifted_4_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_88[8]) 
);
defparam cyc18c_ksval_shifted_4_s8.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_2_s7 (
    .F(cyc18c_ksval_shifted_2_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_88[8]) 
);
defparam cyc18c_ksval_shifted_2_s7.INIT=16'hC35F;
  LUT2 n348_s13 (
    .F(n348_19),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]) 
);
defparam n348_s13.INIT=4'h8;
  LUT4 n352_s4 (
    .F(n352_7),
    .I0(ksr_reg[1]),
    .I1(mem_q_44),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s4.INIT=16'hF503;
  LUT2 n352_s5 (
    .F(n352_8),
    .I0(m_nc_sel_z),
    .I1(ksr_reg[0]) 
);
defparam n352_s5.INIT=4'h8;
  LUT2 cyc18c_ksval_shifted_0_s7 (
    .F(cyc18c_ksval_shifted_0_12),
    .I0(fnum[5]),
    .I1(fnum_88[8]) 
);
defparam cyc18c_ksval_shifted_0_s7.INIT=4'h1;
  LUT3 cyc18c_ksval_shifted_0_s8 (
    .F(cyc18c_ksval_shifted_0_13),
    .I0(fnum_88[8]),
    .I1(fnum[5]),
    .I2(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s8.INIT=8'h70;
  LUT3 cyc18c_ksval_shifted_0_s9 (
    .F(cyc18c_ksval_shifted_0_14),
    .I0(\ksl_reg[1] [0]),
    .I1(\ksl_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_0_s9.INIT=8'hCA;
  LUT4 n348_s14 (
    .F(n348_20),
    .I0(n348_28),
    .I1(n348_29),
    .I2(etyp_reg[0]),
    .I3(pm_6) 
);
defparam n348_s14.INIT=16'hD0DD;
  LUT4 n348_s15 (
    .F(n348_21),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(n348_30),
    .I3(cycle_d3_zz) 
);
defparam n348_s15.INIT=16'hBB0F;
  LUT4 n348_s16 (
    .F(n348_22),
    .I0(kon_3),
    .I1(kon_11),
    .I2(cyc18c_start_attack_4),
    .I3(cyc17r_envstat[0]) 
);
defparam n348_s16.INIT=16'h8F00;
  LUT4 n348_s17 (
    .F(n348_23),
    .I0(kon_3),
    .I1(kon_11),
    .I2(cyc18c_start_attack_4),
    .I3(cyc17r_envstat[1]) 
);
defparam n348_s17.INIT=16'h8F00;
  LUT4 n348_s18 (
    .F(n348_24),
    .I0(mem_q_7),
    .I1(\rr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n348_31) 
);
defparam n348_s18.INIT=16'h5F30;
  LUT4 n348_s19 (
    .F(n348_25),
    .I0(n348_32),
    .I1(n348_33),
    .I2(mem_q_23),
    .I3(tl_5_5) 
);
defparam n348_s19.INIT=16'hD0DD;
  LUT4 n348_s20 (
    .F(n348_26),
    .I0(n348_34),
    .I1(n348_35),
    .I2(mem_q_31),
    .I3(tl_5_5) 
);
defparam n348_s20.INIT=16'hD0DD;
  LUT3 n348_s21 (
    .F(n348_27),
    .I0(inst_latch_oe),
    .I1(kon_z),
    .I2(m_nc_sel_z) 
);
defparam n348_s21.INIT=8'h10;
  LUT4 n351_s11 (
    .F(n351_17),
    .I0(n351_22),
    .I1(n351_23),
    .I2(n348_27),
    .I3(cust_inst_sel_z) 
);
defparam n351_s11.INIT=16'h0C0A;
  LUT4 n351_s12 (
    .F(n351_18),
    .I0(m_nc_sel),
    .I1(kon_7),
    .I2(kon_8),
    .I3(kon_9) 
);
defparam n351_s12.INIT=16'h0001;
  LUT4 n351_s13 (
    .F(n351_19),
    .I0(kon_11),
    .I1(kon_3),
    .I2(cyc18c_start_attack_4),
    .I3(n351_24) 
);
defparam n351_s13.INIT=16'h008F;
  LUT4 n351_s14 (
    .F(n351_20),
    .I0(n351_25),
    .I1(n351_26),
    .I2(\ar_reg[0] [0]),
    .I3(pm_6) 
);
defparam n351_s14.INIT=16'hD0DD;
  LUT3 n351_s15 (
    .F(n351_21),
    .I0(cyc17r_envstat[1]),
    .I1(cyc17r_envstat[0]),
    .I2(n351_27) 
);
defparam n351_s15.INIT=8'h04;
  LUT4 n350_s10 (
    .F(n350_16),
    .I0(\dr_reg[1] [1]),
    .I1(\dr_reg[0] [1]),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam n350_s10.INIT=16'h305F;
  LUT4 n350_s11 (
    .F(n350_17),
    .I0(tl_5_5),
    .I1(mem_q_21),
    .I2(cyc17r_envstat[1]),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s11.INIT=16'h0D00;
  LUT4 n350_s12 (
    .F(n350_18),
    .I0(n350_20),
    .I1(n350_21),
    .I2(mem_q_29),
    .I3(tl_5_5) 
);
defparam n350_s12.INIT=16'hD0DD;
  LUT4 n350_s13 (
    .F(n350_19),
    .I0(n348_20),
    .I1(n348_21),
    .I2(cyc17r_envstat[0]),
    .I3(n350_22) 
);
defparam n350_s13.INIT=16'hC500;
  LUT2 n349_s8 (
    .F(n349_13),
    .I0(n348_20),
    .I1(n349_17) 
);
defparam n349_s8.INIT=4'h4;
  LUT2 n349_s9 (
    .F(n349_14),
    .I0(n349_17),
    .I1(n348_21) 
);
defparam n349_s9.INIT=4'h4;
  LUT4 n349_s10 (
    .F(n349_15),
    .I0(mem_q_30),
    .I1(\ar_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(n349_18) 
);
defparam n349_s10.INIT=16'hC0AF;
  LUT4 n349_s11 (
    .F(n349_16),
    .I0(n349_15),
    .I1(n349_19),
    .I2(cyc17r_envstat[1]),
    .I3(cyc17r_envstat[0]) 
);
defparam n349_s11.INIT=16'h0C0A;
  LUT3 cyc2c_attndelta_0_s8 (
    .F(cyc2c_attndelta_0_11),
    .I0(n741_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]) 
);
defparam cyc2c_attndelta_0_s8.INIT=8'h07;
  LUT2 cyc2c_attndelta_0_s9 (
    .F(cyc2c_attndelta_0_12),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_0_s9.INIT=4'h8;
  LUT4 cyc2c_attndelta_3_s7 (
    .F(cyc2c_attndelta_3_10),
    .I0(cyc1r_ksr_factor_lo[0]),
    .I1(cyc1r_ksr_factor_lo[1]),
    .I2(cyc2c_egparam_final[0]),
    .I3(cyc2c_egparam_final[1]) 
);
defparam cyc2c_attndelta_3_s7.INIT=16'h0ACF;
  LUT4 n348_s22 (
    .F(n348_28),
    .I0(mem_q_46),
    .I1(etyp_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n348_s22.INIT=16'h03F5;
  LUT2 n348_s23 (
    .F(n348_29),
    .I0(m_nc_sel_z),
    .I1(mem_q_47) 
);
defparam n348_s23.INIT=4'h8;
  LUT3 n348_s24 (
    .F(n348_30),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam n348_s24.INIT=8'hCA;
  LUT4 n348_s25 (
    .F(n348_31),
    .I0(mem_q_3),
    .I1(\rr_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n348_s25.INIT=16'h03F5;
  LUT4 n348_s26 (
    .F(n348_32),
    .I0(\dr_reg[1] [3]),
    .I1(mem_q_19),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n348_s26.INIT=16'hF503;
  LUT2 n348_s27 (
    .F(n348_33),
    .I0(m_nc_sel_z),
    .I1(\dr_reg[0] [3]) 
);
defparam n348_s27.INIT=4'h8;
  LUT4 n348_s28 (
    .F(n348_34),
    .I0(\ar_reg[1] [3]),
    .I1(mem_q_27),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n348_s28.INIT=16'hF503;
  LUT2 n348_s29 (
    .F(n348_35),
    .I0(m_nc_sel_z),
    .I1(\ar_reg[0] [3]) 
);
defparam n348_s29.INIT=4'h8;
  LUT3 n351_s16 (
    .F(n351_22),
    .I0(mem_q_0),
    .I1(mem_q_4),
    .I2(m_nc_sel_z) 
);
defparam n351_s16.INIT=8'hCA;
  LUT3 n351_s17 (
    .F(n351_23),
    .I0(\rr_reg[1] [0]),
    .I1(\rr_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam n351_s17.INIT=8'hCA;
  LUT2 n351_s18 (
    .F(n351_24),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]) 
);
defparam n351_s18.INIT=4'h1;
  LUT4 n351_s19 (
    .F(n351_25),
    .I0(mem_q_24),
    .I1(\ar_reg[1] [0]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s19.INIT=16'h03F5;
  LUT2 n351_s20 (
    .F(n351_26),
    .I0(m_nc_sel_z),
    .I1(mem_q_28) 
);
defparam n351_s20.INIT=4'h8;
  LUT4 n351_s21 (
    .F(n351_27),
    .I0(mem_q_20),
    .I1(\dr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n351_28) 
);
defparam n351_s21.INIT=16'h5F30;
  LUT4 n350_s14 (
    .F(n350_20),
    .I0(\ar_reg[1] [1]),
    .I1(mem_q_25),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s14.INIT=16'hF503;
  LUT2 n350_s15 (
    .F(n350_21),
    .I0(m_nc_sel_z),
    .I1(\ar_reg[0] [1]) 
);
defparam n350_s15.INIT=4'h8;
  LUT4 n350_s16 (
    .F(n350_22),
    .I0(n350_23),
    .I1(n350_24),
    .I2(mem_q_5),
    .I3(tl_5_5) 
);
defparam n350_s16.INIT=16'hD0DD;
  LUT4 n349_s12 (
    .F(n349_17),
    .I0(n349_20),
    .I1(n349_21),
    .I2(n348_27),
    .I3(n349_22) 
);
defparam n349_s12.INIT=16'h0A03;
  LUT4 n349_s13 (
    .F(n349_18),
    .I0(\ar_reg[1] [2]),
    .I1(mem_q_26),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n349_s13.INIT=16'hF503;
  LUT4 n349_s14 (
    .F(n349_19),
    .I0(\dr_reg[0] [2]),
    .I1(mem_q_22),
    .I2(m_nc_sel_z),
    .I3(n349_23) 
);
defparam n349_s14.INIT=16'hC0AF;
  LUT4 n351_s22 (
    .F(n351_28),
    .I0(mem_q_16),
    .I1(\dr_reg[1] [0]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s22.INIT=16'h03F5;
  LUT4 n350_s17 (
    .F(n350_23),
    .I0(\rr_reg[1] [1]),
    .I1(\rr_reg[0] [1]),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam n350_s17.INIT=16'h305F;
  LUT2 n350_s18 (
    .F(n350_24),
    .I0(cust_inst_sel_z),
    .I1(mem_q_1) 
);
defparam n350_s18.INIT=4'h4;
  LUT2 n349_s15 (
    .F(n349_20),
    .I0(m_nc_sel_z),
    .I1(\rr_reg[0] [2]) 
);
defparam n349_s15.INIT=4'h8;
  LUT2 n349_s16 (
    .F(n349_21),
    .I0(mem_q_15),
    .I1(m_nc_sel_z) 
);
defparam n349_s16.INIT=4'h4;
  LUT4 n349_s17 (
    .F(n349_22),
    .I0(\rr_reg[1] [2]),
    .I1(mem_q_2),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n349_s17.INIT=16'hF503;
  LUT4 n349_s18 (
    .F(n349_23),
    .I0(mem_q_18),
    .I1(\dr_reg[1] [2]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n349_s18.INIT=16'h03F5;
  LUT4 cyc2c_attndelta_1_s6 (
    .F(cyc2c_attndelta_1_10),
    .I0(cyc2c_attndelta_2_5),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_attndelta_0_8),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_1_s6.INIT=16'hF200;
  LUT3 hh_tt_start_attack_dly_addr_tmp_s7 (
    .F(hh_tt_start_attack_dly_addr_tmp_20),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s7.INIT=8'h87;
  LUT4 det_one_s5 (
    .F(det_one_10),
    .I0(rst_z),
    .I1(cycle_00),
    .I2(envcntr_sr[17]),
    .I3(n86_4) 
);
defparam det_one_s5.INIT=16'hFE00;
  LUT3 zb_sr_addr_tmp_s11 (
    .F(zb_sr_addr_tmp_21),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_addr_tmp_s11.INIT=8'h87;
  LUT4 cyc18c_ksval_shifted_1_s7 (
    .F(cyc18c_ksval_shifted_1_13),
    .I0(fnum[5]),
    .I1(fnum_88[8]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_1_s7.INIT=16'h0008;
  LUT4 cyc18c_ksval_shifted_6_s6 (
    .F(cyc18c_ksval_shifted[6]),
    .I0(cyc18c_ksval_shifted_4_9),
    .I1(cyc18c_ksval_adder_hi[2]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_0_11) 
);
defparam cyc18c_ksval_shifted_6_s6.INIT=16'h0004;
  LUT3 cyc18c_ksval_shifted_5_s6 (
    .F(cyc18c_ksval_shifted[5]),
    .I0(cyc18c_ksval_adder_hi[3]),
    .I1(cyc18c_ksval_shifted_4_12),
    .I2(cyc18c_ksval_shifted_5_10) 
);
defparam cyc18c_ksval_shifted_5_s6.INIT=8'hE0;
  LUT4 cyc2c_attndelta_3_s9 (
    .F(cyc2c_attndelta_3_13),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_3_s9.INIT=16'h1000;
  LUT3 n1828_s2 (
    .F(n1828_6),
    .I0(eg_prescaler_d0_z),
    .I1(cycle_00),
    .I2(m_nc_sel_z_6) 
);
defparam n1828_s2.INIT=8'h80;
  LUT4 n350_s19 (
    .F(n350_26),
    .I0(n348_14),
    .I1(inst_latch_oe),
    .I2(kon_z),
    .I3(m_nc_sel_z) 
);
defparam n350_s19.INIT=16'h5455;
  LUT4 n348_s30 (
    .F(n348_37),
    .I0(inst_latch_oe),
    .I1(kon_z),
    .I2(m_nc_sel_z),
    .I3(n351_15) 
);
defparam n348_s30.INIT=16'h00EF;
  LUT4 cyc19c_attnlv_saturated_6_s2 (
    .F(cyc19c_attnlv_saturated[6]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[6]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_6_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_5_s2 (
    .F(cyc19c_attnlv_saturated[5]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[5]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_5_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_4_s2 (
    .F(cyc19c_attnlv_saturated[4]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[4]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_4_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_3_s2 (
    .F(cyc19c_attnlv_saturated[3]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[3]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_3_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_2_s2 (
    .F(cyc19c_attnlv_saturated[2]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[2]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_2_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_1_s2 (
    .F(cyc19c_attnlv_saturated[1]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[1]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_1_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_0_s3 (
    .F(cyc19c_attnlv_saturated[0]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[0]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_0_s3.INIT=16'hFFFE;
  LUT4 cyc2c_curr_attnlv_6_s2 (
    .F(cyc2c_curr_attnlv[6]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[6]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_6_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_5_s2 (
    .F(cyc2c_curr_attnlv[5]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_5_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_4_s2 (
    .F(cyc2c_curr_attnlv[4]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_4_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_3_s2 (
    .F(cyc2c_curr_attnlv[3]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_3_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_2_s2 (
    .F(cyc2c_curr_attnlv[2]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_2_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_1_s2 (
    .F(cyc2c_curr_attnlv[1]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_1_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_0_s4 (
    .F(cyc2c_curr_attnlv[0]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_7),
    .I2(cyc19r_attnlv[0]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_0_s4.INIT=16'h70FF;
  LUT3 n1825_s3 (
    .F(n1825_9),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5) 
);
defparam n1825_s3.INIT=8'h80;
  LUT4 n13_s3 (
    .F(n13_8),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(eg_prescaler[0]) 
);
defparam n13_s3.INIT=16'h7F80;
  LUT4 cyc2c_attndelta_3_s10 (
    .F(cyc2c_attndelta_3_16),
    .I0(cyc1r_egparam_saturated[3]),
    .I1(cyc1r_attenrate[3]),
    .I2(cyc2c_egparam_final_2_2),
    .I3(cyc1r_egparam_zero) 
);
defparam cyc2c_attndelta_3_s10.INIT=16'h0096;
  DFF eg_prescaler_d0_z_s0 (
    .Q(eg_prescaler_d0_z),
    .D(eg_prescaler[0]),
    .CLK(clk) 
);
  DFFE envcntr_adder_co_z_s0 (
    .Q(envcntr_adder_co_z),
    .D(n32_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_17_s0 (
    .Q(envcntr_sr[17]),
    .D(n33_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_0_s0 (
    .Q(envcntr_sr[0]),
    .D(envcntr_sr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(envcntr_sr[1]),
    .CLK(clk),
    .CE(n1828_6) 
);
  DFFE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(envcntr_sr[0]),
    .CLK(clk),
    .CE(n1828_6) 
);
  DFFE rst_z_s0 (
    .Q(rst_z),
    .D(n672_5),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE det_one_s0 (
    .Q(det_one),
    .D(n137_3),
    .CLK(clk),
    .CE(det_one_10) 
);
  DFFE zb_sr_11_s0 (
    .Q(zb_sr[11]),
    .D(zb_sr[12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_10_s0 (
    .Q(zb_sr[10]),
    .D(zb_sr[11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_9_s0 (
    .Q(zb_sr[9]),
    .D(zb_sr[10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_8_s0 (
    .Q(zb_sr[8]),
    .D(zb_sr[9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_7_s0 (
    .Q(zb_sr[7]),
    .D(zb_sr[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_6_s0 (
    .Q(zb_sr[6]),
    .D(zb_sr[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_5_s0 (
    .Q(zb_sr[5]),
    .D(zb_sr[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_4_s0 (
    .Q(zb_sr[4]),
    .D(zb_sr[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_3_s0 (
    .Q(zb_sr[3]),
    .D(zb_sr[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_2_s0 (
    .Q(zb_sr[2]),
    .D(zb_sr[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_1_s0 (
    .Q(zb_sr[1]),
    .D(zb_sr[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_0_s0 (
    .Q(zb_sr[0]),
    .D(zb_sr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n188_3),
    .CLK(clk),
    .CE(n1828_6) 
);
  DFFE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n193_3),
    .CLK(clk),
    .CE(n1828_6) 
);
  DFFE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n198_3),
    .CLK(clk),
    .CE(n1828_6) 
);
  DFFE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n204_3),
    .CLK(clk),
    .CE(n1828_6) 
);
  DFFE cyc18r_kon_s0 (
    .Q(cyc18r_kon),
    .D(kon),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_kon_s0 (
    .Q(cyc19r_kon),
    .D(cyc18r_kon),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_attnlv_quite_s0 (
    .Q(cyc18r_attnlv_quite),
    .D(cyc18c_attnlv_quite),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_attnlv_quite_s0 (
    .Q(cyc19r_attnlv_quite),
    .D(cyc18r_attnlv_quite),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_start_attack_s0 (
    .Q(cyc18r_start_attack),
    .D(cyc18c_start_attack),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_start_attack_s0 (
    .Q(cyc19r_start_attack),
    .D(cyc18r_start_attack),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_3_s0 (
    .Q(cyc0r_egparam_muxed[3]),
    .D(n348_13),
    .CLK(clk),
    .CE(n86_4),
    .SET(n348_11) 
);
  DFFSE cyc0r_egparam_muxed_2_s0 (
    .Q(cyc0r_egparam_muxed[2]),
    .D(n349_10),
    .CLK(clk),
    .CE(n86_4),
    .SET(n348_11) 
);
  DFFE cyc0r_egparam_muxed_1_s0 (
    .Q(cyc0r_egparam_muxed[1]),
    .D(n350_12),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_egparam_muxed_0_s0 (
    .Q(cyc0r_egparam_muxed[0]),
    .D(n351_12),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_3_s0 (
    .Q(cyc0r_ksr_factor[3]),
    .D(block[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n352_5) 
);
  DFFRE cyc0r_ksr_factor_2_s0 (
    .Q(cyc0r_ksr_factor[2]),
    .D(block[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n352_5) 
);
  DFFE cyc0r_ksr_factor_1_s0 (
    .Q(cyc0r_ksr_factor[1]),
    .D(n354_7),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_ksr_factor_0_s0 (
    .Q(cyc0r_ksr_factor[0]),
    .D(n355_7),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_eg_prescaler_1_s0 (
    .Q(cyc1r_eg_prescaler[1]),
    .D(eg_prescaler[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_eg_prescaler_0_s0 (
    .Q(cyc1r_eg_prescaler[0]),
    .D(eg_prescaler[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_3_s0 (
    .Q(cyc1r_egparam_saturated[3]),
    .D(cyc1c_egparam_scaled[3]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_2_s0 (
    .Q(cyc1r_egparam_saturated[2]),
    .D(cyc1c_egparam_scaled[2]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_1_s0 (
    .Q(cyc1r_egparam_saturated[1]),
    .D(cyc1c_egparam_scaled[1]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_0_s0 (
    .Q(cyc1r_egparam_saturated[0]),
    .D(cyc1c_egparam_scaled[0]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFE cyc1r_attenrate_3_s0 (
    .Q(cyc1r_attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_2_s0 (
    .Q(cyc1r_attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_1_s0 (
    .Q(cyc1r_attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_0_s0 (
    .Q(cyc1r_attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_envdeltaweight_intensity_s0 (
    .Q(cyc1r_envdeltaweight_intensity),
    .D(n394_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_1_s0 (
    .Q(cyc1r_ksr_factor_lo[1]),
    .D(cyc0r_ksr_factor[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_0_s0 (
    .Q(cyc1r_ksr_factor_lo[0]),
    .D(cyc0r_ksr_factor[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_egparam_zero_s0 (
    .Q(cyc1r_egparam_zero),
    .D(n395_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_6_s0 (
    .Q(cyc2r_attnlv[6]),
    .D(cyc2c_next_attnlv[6]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_5_s0 (
    .Q(cyc2r_attnlv[5]),
    .D(cyc2c_next_attnlv[5]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_4_s0 (
    .Q(cyc2r_attnlv[4]),
    .D(cyc2c_next_attnlv[4]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_3_s0 (
    .Q(cyc2r_attnlv[3]),
    .D(cyc2c_next_attnlv[3]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_2_s0 (
    .Q(cyc2r_attnlv[2]),
    .D(cyc2c_next_attnlv[2]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_1_s0 (
    .Q(cyc2r_attnlv[1]),
    .D(cyc2c_next_attnlv[1]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_0_s0 (
    .Q(cyc2r_attnlv[0]),
    .D(cyc2c_next_attnlv[0]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFE cyc18r_ksval_tl_7_s0 (
    .Q(cyc18r_ksval_tl[7]),
    .D(n770_6),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_6_s0 (
    .Q(cyc18r_ksval_tl[6]),
    .D(n771_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_5_s0 (
    .Q(cyc18r_ksval_tl[5]),
    .D(n772_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_4_s0 (
    .Q(cyc18r_ksval_tl[4]),
    .D(n773_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_3_s0 (
    .Q(cyc18r_ksval_tl[3]),
    .D(n774_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_2_s0 (
    .Q(cyc18r_ksval_tl[2]),
    .D(n775_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_1_s0 (
    .Q(cyc18r_ksval_tl[1]),
    .D(n776_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_0_s0 (
    .Q(cyc18r_ksval_tl[0]),
    .D(cyc18c_ksval_shifted_0_9),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_am_0_s0 (
    .Q(cyc18r_am[0]),
    .D(am),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_6_s0 (
    .Q(op_attnlv[6]),
    .D(cyc19c_attnlv_saturated[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE cyc19r_final_attnlv_5_s0 (
    .Q(op_attnlv[5]),
    .D(cyc19c_attnlv_saturated[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE cyc19r_final_attnlv_4_s0 (
    .Q(op_attnlv[4]),
    .D(cyc19c_attnlv_saturated[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE cyc19r_final_attnlv_3_s0 (
    .Q(op_attnlv[3]),
    .D(cyc19c_attnlv_saturated[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE cyc19r_final_attnlv_2_s0 (
    .Q(op_attnlv[2]),
    .D(cyc19c_attnlv_saturated[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE cyc19r_final_attnlv_1_s0 (
    .Q(op_attnlv[1]),
    .D(cyc19c_attnlv_saturated[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE cyc19r_final_attnlv_0_s0 (
    .Q(op_attnlv[0]),
    .D(cyc19c_attnlv_saturated[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n843_5) 
);
  DFFRE eg_prescaler_1_s0 (
    .Q(eg_prescaler[1]),
    .D(n12_9),
    .CLK(clk),
    .CE(n1825_9),
    .RESET(n672_5) 
);
  DFFE hh_tt_start_attack_dly_1_s3 (
    .Q(hh_tt_start_attack_dly_1_6),
    .D(hh_tt_start_attack_dly_1_34),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s5 (
    .Q(hh_tt_start_attack_dly_1_10),
    .D(hh_tt_start_attack_dly_addr_tmp_14),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s7 (
    .Q(hh_tt_start_attack_dly_1_14),
    .D(hh_tt_start_attack_dly_1_31),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s9 (
    .Q(hh_tt_start_attack_dly_1_18),
    .D(hh_tt_start_attack_dly_1_33),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s5 (
    .Q(zb_sr_16_10),
    .D(zb_sr_addr_tmp_17),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s7 (
    .Q(zb_sr_16_14),
    .D(zb_sr_16_28),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s5 (
    .Q(envcntr_sr_16_10),
    .D(\sr[2]_0_21 ),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s7 (
    .Q(envcntr_sr_16_14),
    .D(\sr[0]_2_27 ),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s9 (
    .Q(envcntr_sr_16_18),
    .D(\sr[0]_2_29 ),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFR eg_prescaler_0_s1 (
    .Q(eg_prescaler[0]),
    .D(n13_8),
    .CLK(clk),
    .RESET(n672_5) 
);
defparam eg_prescaler_0_s1.INIT=1'b0;
  SDPB hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s (
    .DO({DO[31:20],cyc18r_phase_sr_out[18:0],hh_tt_start_attack_dly[14]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sr[0] [18:0],cyc19r_start_attack}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_addr_tmp_18,hh_tt_start_attack_dly_addr_tmp_20,hh_tt_start_attack_dly_addr_tmp_14,hh_tt_start_attack_dly_1_34,GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_1_18,hh_tt_start_attack_dly_1_14,hh_tt_start_attack_dly_1_10,hh_tt_start_attack_dly_1_6,GND,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(n86_4),
    .CEB(n86_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_0=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_1=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.READ_MODE=1'b0;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.RESET_MODE="SYNC";
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_0=3'b000;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_1=3'b000;
  RAM16SDP4 zb_sr_16_s8 (
    .DO({cyc21c_mod_z_tap6[2:0],zb_sr[12]}),
    .DI({\sr[0]_86 [2:0],n143_3}),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s9 (
    .DO(cyc21c_mod_z_tap6[6:3]),
    .DI(\sr[0]_86 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s10 (
    .DO(cyc21c_mod_z_tap6[10:7]),
    .DI(\sr[0]_86 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s11 (
    .DO({cyc21c_mod_zz_tap6[2:0],cyc21c_mod_z_tap6[11]}),
    .DI({\sr[0]_87 [2:0],\sr[0]_86 [11]}),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s12 (
    .DO(cyc21c_mod_zz_tap6[6:3]),
    .DI(\sr[0]_87 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s13 (
    .DO(cyc21c_mod_zz_tap6[10:7]),
    .DI(\sr[0]_87 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s14 (
    .DO({DO_0[3:1],cyc21c_mod_zz_tap6[11]}),
    .DI({GND,GND,GND,\sr[0]_87 [11]}),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 envcntr_sr_16_s11 (
    .DO({cyc18r_attnlv[0],cyc17r_envstat[1:0],envcntr_sr[1]}),
    .DI({cyc2r_attnlv[0],cyc2c_next_envstat[1:0],n34_3}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 envcntr_sr_16_s13 (
    .DO({DO_1[3:1],cyc18r_attnlv[1]}),
    .DI({GND,GND,GND,cyc2r_attnlv[1]}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 cyc18r_sl_0_s5 (
    .DO(cyc19r_sl[3:0]),
    .DI(sl[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  ALU cyc2c_egparam_final_0_s (
    .SUM(cyc2c_egparam_final[0]),
    .COUT(cyc2c_egparam_final_0_2),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_egparam_final_0_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_1_s (
    .SUM(cyc2c_egparam_final[1]),
    .COUT(cyc2c_egparam_final_1_2),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_attenrate[1]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_0_2) 
);
defparam cyc2c_egparam_final_1_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_2_s (
    .SUM(cyc2c_egparam_final[2]),
    .COUT(cyc2c_egparam_final_2_2),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_attenrate[2]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_1_2) 
);
defparam cyc2c_egparam_final_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_0_s (
    .SUM(cyc1c_egparam_scaled[0]),
    .COUT(cyc1c_egparam_scaled_0_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_ksr_factor[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc1c_egparam_scaled_0_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_1_s (
    .SUM(cyc1c_egparam_scaled[1]),
    .COUT(cyc1c_egparam_scaled_1_3),
    .I0(cyc0r_egparam_muxed[1]),
    .I1(cyc0r_ksr_factor[3]),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_0_3) 
);
defparam cyc1c_egparam_scaled_1_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_2_s (
    .SUM(cyc1c_egparam_scaled[2]),
    .COUT(cyc1c_egparam_scaled_2_3),
    .I0(cyc0r_egparam_muxed[2]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_1_3) 
);
defparam cyc1c_egparam_scaled_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_3_s (
    .SUM(cyc1c_egparam_scaled[3]),
    .COUT(cyc1c_egparam_scaled[4]),
    .I0(cyc0r_egparam_muxed[3]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_2_3) 
);
defparam cyc1c_egparam_scaled_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_0_s (
    .SUM(cyc2c_next_attnlv[0]),
    .COUT(cyc2c_next_attnlv_0_2),
    .I0(cyc2c_curr_attnlv[0]),
    .I1(cyc2c_attndelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_next_attnlv_0_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_1_s (
    .SUM(cyc2c_next_attnlv[1]),
    .COUT(cyc2c_next_attnlv_1_2),
    .I0(cyc2c_curr_attnlv[1]),
    .I1(cyc2c_attndelta[1]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_0_2) 
);
defparam cyc2c_next_attnlv_1_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_2_s (
    .SUM(cyc2c_next_attnlv[2]),
    .COUT(cyc2c_next_attnlv_2_2),
    .I0(cyc2c_curr_attnlv[2]),
    .I1(cyc2c_attndelta[2]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_1_2) 
);
defparam cyc2c_next_attnlv_2_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_3_s (
    .SUM(cyc2c_next_attnlv[3]),
    .COUT(cyc2c_next_attnlv_3_2),
    .I0(cyc2c_curr_attnlv[3]),
    .I1(cyc2c_attndelta[3]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_2_2) 
);
defparam cyc2c_next_attnlv_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_4_s (
    .SUM(cyc2c_next_attnlv[4]),
    .COUT(cyc2c_next_attnlv_4_2),
    .I0(cyc2c_curr_attnlv[4]),
    .I1(cyc2c_attndelta[4]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_3_2) 
);
defparam cyc2c_next_attnlv_4_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_5_s (
    .SUM(cyc2c_next_attnlv[5]),
    .COUT(cyc2c_next_attnlv_5_2),
    .I0(cyc2c_curr_attnlv[5]),
    .I1(cyc2c_attndelta[5]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_4_2) 
);
defparam cyc2c_next_attnlv_5_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_6_s (
    .SUM(cyc2c_next_attnlv[6]),
    .COUT(cyc2c_next_attnlv_6_0_COUT),
    .I0(cyc2c_curr_attnlv[6]),
    .I1(cyc2c_attndelta[6]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_5_2) 
);
defparam cyc2c_next_attnlv_6_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_0_s (
    .SUM(cyc18c_ksval_adder_hi[0]),
    .COUT(cyc18c_ksval_adder_hi_0_3),
    .I0(cyc18c_ksval_base[3]),
    .I1(block[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc18c_ksval_adder_hi_0_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_1_s (
    .SUM(cyc18c_ksval_adder_hi[1]),
    .COUT(cyc18c_ksval_adder_hi_1_3),
    .I0(cyc18c_ksval_base[4]),
    .I1(block[1]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_0_3) 
);
defparam cyc18c_ksval_adder_hi_1_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_2_s (
    .SUM(cyc18c_ksval_adder_hi[2]),
    .COUT(cyc18c_ksval_adder_hi[3]),
    .I0(cyc18c_ksval_base[5]),
    .I1(block[2]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_1_3) 
);
defparam cyc18c_ksval_adder_hi_2_s.ALU_MODE=0;
  ALU n776_s (
    .SUM(n776_2),
    .COUT(n776_3),
    .I0(cyc18c_ksval_shifted[1]),
    .I1(tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n776_s.ALU_MODE=0;
  ALU n775_s (
    .SUM(n775_2),
    .COUT(n775_3),
    .I0(cyc18c_ksval_shifted[2]),
    .I1(tl[1]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n775_s.ALU_MODE=0;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(cyc18c_ksval_shifted[3]),
    .I1(tl[2]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n774_s.ALU_MODE=0;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n773_3),
    .I0(cyc18c_ksval_shifted[4]),
    .I1(tl[3]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=0;
  ALU n772_s (
    .SUM(n772_2),
    .COUT(n772_3),
    .I0(cyc18c_ksval_shifted[5]),
    .I1(tl[4]),
    .I3(GND),
    .CIN(n773_3) 
);
defparam n772_s.ALU_MODE=0;
  ALU n771_s (
    .SUM(n771_2),
    .COUT(n770_6),
    .I0(cyc18c_ksval_shifted[6]),
    .I1(tl[5]),
    .I3(GND),
    .CIN(n772_3) 
);
defparam n771_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_0_s (
    .SUM(cyc19c_ksval_am[0]),
    .COUT(cyc19c_ksval_am_0_3),
    .I0(cyc18r_ksval_tl[0]),
    .I1(n815_5),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_ksval_am_0_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_1_s (
    .SUM(cyc19c_ksval_am[1]),
    .COUT(cyc19c_ksval_am_1_3),
    .I0(cyc18r_ksval_tl[1]),
    .I1(n814_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_0_3) 
);
defparam cyc19c_ksval_am_1_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_2_s (
    .SUM(cyc19c_ksval_am[2]),
    .COUT(cyc19c_ksval_am_2_3),
    .I0(cyc18r_ksval_tl[2]),
    .I1(n813_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_1_3) 
);
defparam cyc19c_ksval_am_2_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_3_s (
    .SUM(cyc19c_ksval_am[3]),
    .COUT(cyc19c_ksval_am_3_3),
    .I0(cyc18r_ksval_tl[3]),
    .I1(n812_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_2_3) 
);
defparam cyc19c_ksval_am_3_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_4_s (
    .SUM(cyc19c_ksval_am[4]),
    .COUT(cyc19c_ksval_am_4_3),
    .I0(cyc18r_ksval_tl[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_3_3) 
);
defparam cyc19c_ksval_am_4_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_5_s (
    .SUM(cyc19c_ksval_am[5]),
    .COUT(cyc19c_ksval_am_5_3),
    .I0(cyc18r_ksval_tl[5]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_4_3) 
);
defparam cyc19c_ksval_am_5_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_6_s (
    .SUM(cyc19c_ksval_am[6]),
    .COUT(cyc19c_ksval_am[7]),
    .I0(cyc18r_ksval_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_5_3) 
);
defparam cyc19c_ksval_am_6_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_0_s (
    .SUM(cyc19c_attnlv_scaled[0]),
    .COUT(cyc19c_attnlv_scaled_0_3),
    .I0(cyc19c_ksval_am[0]),
    .I1(cyc18r_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_attnlv_scaled_0_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_1_s (
    .SUM(cyc19c_attnlv_scaled[1]),
    .COUT(cyc19c_attnlv_scaled_1_3),
    .I0(cyc19c_ksval_am[1]),
    .I1(cyc18r_attnlv[1]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_0_3) 
);
defparam cyc19c_attnlv_scaled_1_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_2_s (
    .SUM(cyc19c_attnlv_scaled[2]),
    .COUT(cyc19c_attnlv_scaled_2_3),
    .I0(cyc19c_ksval_am[2]),
    .I1(cyc18r_attnlv[2]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_1_3) 
);
defparam cyc19c_attnlv_scaled_2_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_3_s (
    .SUM(cyc19c_attnlv_scaled[3]),
    .COUT(cyc19c_attnlv_scaled_3_3),
    .I0(cyc19c_ksval_am[3]),
    .I1(cyc18r_attnlv[3]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_2_3) 
);
defparam cyc19c_attnlv_scaled_3_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_4_s (
    .SUM(cyc19c_attnlv_scaled[4]),
    .COUT(cyc19c_attnlv_scaled_4_3),
    .I0(cyc19c_ksval_am[4]),
    .I1(cyc18r_attnlv[4]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_3_3) 
);
defparam cyc19c_attnlv_scaled_4_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_5_s (
    .SUM(cyc19c_attnlv_scaled[5]),
    .COUT(cyc19c_attnlv_scaled_5_3),
    .I0(cyc19c_ksval_am[5]),
    .I1(cyc18r_attnlv[5]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_4_3) 
);
defparam cyc19c_attnlv_scaled_5_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_6_s (
    .SUM(cyc19c_attnlv_scaled[6]),
    .COUT(cyc19c_attnlv_scaled[7]),
    .I0(cyc19c_ksval_am[6]),
    .I1(cyc18r_attnlv[6]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_5_3) 
);
defparam cyc19c_attnlv_scaled_6_s.ALU_MODE=0;
  ALU n738_s0 (
    .SUM(n738_1_SUM),
    .COUT(n738_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_sl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n738_s0.ALU_MODE=3;
  ALU n739_s0 (
    .SUM(n739_1_SUM),
    .COUT(n739_3),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_sl[1]),
    .I3(GND),
    .CIN(n738_3) 
);
defparam n739_s0.ALU_MODE=3;
  ALU n740_s0 (
    .SUM(n740_1_SUM),
    .COUT(n740_3),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc19r_sl[2]),
    .I3(GND),
    .CIN(n739_3) 
);
defparam n740_s0.ALU_MODE=3;
  ALU n741_s0 (
    .SUM(n741_1_SUM),
    .COUT(n741_3),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc19r_sl[3]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n741_s0.ALU_MODE=3;
  INV hh_tt_start_attack_dly_1_s19 (
    .O(hh_tt_start_attack_dly_1_34),
    .I(hh_tt_start_attack_dly_1_6) 
);
  IKAOPLL_sr_7 u_cyc2r_cyc19r_envstatreg (
    .clk(clk),
    .n86_4(n86_4),
    .cyc17r_envstat(cyc17r_envstat[1:0]),
    .cyc19r_envstat(cyc19r_envstat[1:0])
);
  IKAOPLL_sr_8 u_cyc3r_cyc19r_attnlvreg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .envcntr_sr_16_14(envcntr_sr_16_14),
    .envcntr_sr_16_18(envcntr_sr_16_18),
    .cyc18r_attnlv(cyc18r_attnlv[1:0]),
    .cyc2r_attnlv(cyc2r_attnlv[6:2]),
    .\sr[0]_2_27 (\sr[0]_2_27 ),
    .\sr[0]_2_29 (\sr[0]_2_29 ),
    .cyc18r_attnlv_85(cyc18r_attnlv[6:2]),
    .cyc19r_attnlv(cyc19r_attnlv[6:0]),
    .cyc17r_attnlv(cyc17r_attnlv[6:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_eg */
module IKAOPLL_logsinrom (
  clk,
  m_nc_sel_z_6,
  cyc19c_logsin_addr,
  cyc19c_phase_modded_4_1,
  cyc19c_phase_modded_5_1,
  cyc19c_phase_modded_8_1,
  cyc19c_logsin_data
)
;
input clk;
input m_nc_sel_z_6;
input [5:1] cyc19c_logsin_addr;
input cyc19c_phase_modded_4_1;
input cyc19c_phase_modded_5_1;
input cyc19c_phase_modded_8_1;
output [45:0] cyc19c_logsin_data;
wire n6_39;
wire n6_40;
wire n7_39;
wire n7_40;
wire n8_21;
wire n9_39;
wire n9_40;
wire n10_21;
wire n11_39;
wire n11_40;
wire n13_39;
wire n13_40;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n16_39;
wire n16_40;
wire n17_39;
wire n17_40;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n20_39;
wire n20_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n31_39;
wire n31_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n36_39;
wire n36_40;
wire n37_39;
wire n37_40;
wire n38_39;
wire n38_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n43_39;
wire n43_40;
wire n44_39;
wire n44_40;
wire n45_39;
wire n45_40;
wire n46_39;
wire n46_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_39;
wire n50_40;
wire n51_39;
wire n51_40;
wire n12_10;
wire n21_21;
wire n6_41;
wire n7_41;
wire n9_41;
wire n11_41;
wire n13_41;
wire n14_41;
wire n15_41;
wire n16_41;
wire n17_41;
wire n18_41;
wire n19_41;
wire n20_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n31_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n36_41;
wire n37_41;
wire n38_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n43_41;
wire n44_41;
wire n45_41;
wire n46_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n50_41;
wire n51_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s36.INIT=16'h001F;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s37.INIT=16'h0000;
  LUT4 n7_s36 (
    .F(n7_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s36.INIT=16'hFFE1;
  LUT4 n7_s37 (
    .F(n7_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s37.INIT=16'h000F;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n8_s16.INIT=16'h001F;
  LUT4 n9_s36 (
    .F(n9_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s36.INIT=16'h03E2;
  LUT4 n9_s37 (
    .F(n9_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s37.INIT=16'hFFF0;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n10_s16.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s36.INIT=16'h3C67;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s37.INIT=16'h1FF0;
  LUT4 n13_s36 (
    .F(n13_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s36.INIT=16'hFFFF;
  LUT4 n13_s37 (
    .F(n13_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s37.INIT=16'h0001;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s36.INIT=16'hFC07;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s37.INIT=16'h000F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s36.INIT=16'hCCAD;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s37.INIT=16'hE0F1;
  LUT4 n16_s36 (
    .F(n16_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n16_s36.INIT=16'h0006;
  LUT4 n16_s37 (
    .F(n16_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n16_s37.INIT=16'h0000;
  LUT4 n17_s36 (
    .F(n17_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s36.INIT=16'h00FF;
  LUT4 n17_s37 (
    .F(n17_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s37.INIT=16'h7FFE;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s36.INIT=16'h7C78;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s37.INIT=16'h01F0;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s36.INIT=16'hD58C;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s37.INIT=16'hE736;
  LUT4 n20_s36 (
    .F(n20_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n20_s36.INIT=16'h003A;
  LUT4 n20_s37 (
    .F(n20_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n20_s37.INIT=16'h0000;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s36.INIT=16'h0F0F;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s37.INIT=16'h807E;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s36.INIT=16'h9C9B;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s37.INIT=16'h0E31;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s36.INIT=16'h6378;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s37.INIT=16'h6B52;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s36.INIT=16'h07CB;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s37.INIT=16'h0000;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s36.INIT=16'h7F07;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s37.INIT=16'h0000;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s36.INIT=16'h7333;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s37.INIT=16'h878E;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s36.INIT=16'hADA9;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s37.INIT=16'h36D2;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s36.INIT=16'h5D52;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s37.INIT=16'h31F9;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s36.INIT=16'hF8D6;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s37.INIT=16'h007F;
  LUT4 n31_s36 (
    .F(n31_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s36.INIT=16'h8F39;
  LUT4 n31_s37 (
    .F(n31_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s37.INIT=16'h001F;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s36.INIT=16'h9555;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s37.INIT=16'h99B6;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s36.INIT=16'h070C;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s37.INIT=16'h5B67;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s36.INIT=16'h1C84;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s37.INIT=16'hA9FA;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s36.INIT=16'h17FF;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s37.INIT=16'h0002;
  LUT4 n36_s36 (
    .F(n36_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s36.INIT=16'hF94B;
  LUT4 n36_s37 (
    .F(n36_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s37.INIT=16'hFF80;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s36.INIT=16'h934A;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s37.INIT=16'h00E3;
  LUT4 n38_s36 (
    .F(n38_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s36.INIT=16'h3800;
  LUT4 n38_s37 (
    .F(n38_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s37.INIT=16'hAA93;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s36.INIT=16'hC715;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s37.INIT=16'h7254;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s36.INIT=16'h3033;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s37.INIT=16'h850F;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s36.INIT=16'h77FF;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s37.INIT=16'h004C;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s36.INIT=16'hE800;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s37.INIT=16'hFFFD;
  LUT4 n43_s36 (
    .F(n43_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s36.INIT=16'h1E25;
  LUT4 n43_s37 (
    .F(n43_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s37.INIT=16'h7F87;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s36.INIT=16'hA598;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s37.INIT=16'h0F25;
  LUT4 n45_s36 (
    .F(n45_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s36.INIT=16'hA601;
  LUT4 n45_s37 (
    .F(n45_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s37.INIT=16'h01DA;
  LUT4 n46_s36 (
    .F(n46_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s36.INIT=16'hA771;
  LUT4 n46_s37 (
    .F(n46_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s37.INIT=16'h96FE;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s36.INIT=16'hFFAB;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s37.INIT=16'h4899;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s36.INIT=16'hF357;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s37.INIT=16'h0148;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s36.INIT=16'h8800;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s37.INIT=16'hFFB3;
  LUT4 n50_s36 (
    .F(n50_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s36.INIT=16'hE92F;
  LUT4 n50_s37 (
    .F(n50_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s37.INIT=16'h3DFD;
  LUT4 n51_s36 (
    .F(n51_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s36.INIT=16'h6BD8;
  LUT4 n51_s37 (
    .F(n51_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s37.INIT=16'h97B9;
  LUT4 n12_s5 (
    .F(n12_10),
    .I0(cyc19c_logsin_addr[3]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[1]),
    .I3(n21_21) 
);
defparam n12_s5.INIT=16'h0100;
  LUT3 n21_s11 (
    .F(n21_21),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(cyc19c_phase_modded_4_1) 
);
defparam n21_s11.INIT=8'h81;
  DFFE o_DATA_44_s0 (
    .Q(cyc19c_logsin_data[44]),
    .D(n7_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc19c_logsin_data[43]),
    .D(n8_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc19c_logsin_data[42]),
    .D(n9_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc19c_logsin_data[41]),
    .D(n10_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc19c_logsin_data[40]),
    .D(n11_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc19c_logsin_data[39]),
    .D(n12_10),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc19c_logsin_data[38]),
    .D(n13_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc19c_logsin_data[37]),
    .D(n14_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc19c_logsin_data[36]),
    .D(n15_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc19c_logsin_data[35]),
    .D(n16_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc19c_logsin_data[34]),
    .D(n17_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc19c_logsin_data[33]),
    .D(n18_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc19c_logsin_data[32]),
    .D(n19_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc19c_logsin_data[31]),
    .D(n20_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc19c_logsin_data[30]),
    .D(n21_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc19c_logsin_data[29]),
    .D(n22_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc19c_logsin_data[28]),
    .D(n23_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc19c_logsin_data[27]),
    .D(n24_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc19c_logsin_data[26]),
    .D(n25_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc19c_logsin_data[25]),
    .D(n26_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc19c_logsin_data[24]),
    .D(n27_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc19c_logsin_data[23]),
    .D(n28_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_22_s0 (
    .Q(cyc19c_logsin_data[22]),
    .D(n29_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_21_s0 (
    .Q(cyc19c_logsin_data[21]),
    .D(n30_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc19c_logsin_data[20]),
    .D(n31_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc19c_logsin_data[19]),
    .D(n32_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc19c_logsin_data[18]),
    .D(n33_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc19c_logsin_data[17]),
    .D(n34_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc19c_logsin_data[16]),
    .D(n35_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc19c_logsin_data[15]),
    .D(n36_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc19c_logsin_data[14]),
    .D(n37_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc19c_logsin_data[13]),
    .D(n38_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc19c_logsin_data[12]),
    .D(n39_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc19c_logsin_data[11]),
    .D(n40_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc19c_logsin_data[10]),
    .D(n41_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc19c_logsin_data[9]),
    .D(n42_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc19c_logsin_data[8]),
    .D(n43_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc19c_logsin_data[7]),
    .D(n44_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc19c_logsin_data[6]),
    .D(n45_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_5_s0 (
    .Q(cyc19c_logsin_data[5]),
    .D(n46_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc19c_logsin_data[4]),
    .D(n47_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc19c_logsin_data[3]),
    .D(n48_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc19c_logsin_data[2]),
    .D(n49_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc19c_logsin_data[1]),
    .D(n50_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc19c_logsin_data[0]),
    .D(n51_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc19c_logsin_data[45]),
    .D(n6_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n7_s33 (
    .O(n7_41),
    .I0(n7_39),
    .I1(n7_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n9_s33 (
    .O(n9_41),
    .I0(n9_39),
    .I1(n9_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n13_s33 (
    .O(n13_41),
    .I0(n13_39),
    .I1(n13_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n16_s33 (
    .O(n16_41),
    .I0(n16_39),
    .I1(n16_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n17_s33 (
    .O(n17_41),
    .I0(n17_39),
    .I1(n17_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n20_s33 (
    .O(n20_41),
    .I0(n20_39),
    .I1(n20_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n31_s33 (
    .O(n31_41),
    .I0(n31_39),
    .I1(n31_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n36_s33 (
    .O(n36_41),
    .I0(n36_39),
    .I1(n36_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n38_s33 (
    .O(n38_41),
    .I0(n38_39),
    .I1(n38_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n43_s33 (
    .O(n43_41),
    .I0(n43_39),
    .I1(n43_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n45_s33 (
    .O(n45_41),
    .I0(n45_39),
    .I1(n45_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n46_s33 (
    .O(n46_41),
    .I0(n46_39),
    .I1(n46_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n50_s33 (
    .O(n50_41),
    .I0(n50_39),
    .I1(n50_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n51_s33 (
    .O(n51_41),
    .I0(n51_39),
    .I1(n51_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_logsinrom */
module IKAOPLL_exprom (
  clk,
  m_nc_sel_z_6,
  cyc20c_lswave_saturated,
  cyc20c_lswave_attenuated_4_2,
  cyc20c_lswave_attenuated_5_2,
  cyc20c_lswave_attenuated_12_6,
  cyc19r_lswave_raw,
  cyc20c_exp_data_0,
  cyc20c_exp_data_1,
  cyc20c_exp_data_2,
  cyc20c_exp_data_3,
  cyc20c_exp_data_4,
  cyc20c_exp_data_6,
  cyc20c_exp_data_7,
  cyc20c_exp_data_8,
  cyc20c_exp_data_9,
  cyc20c_exp_data_10,
  cyc20c_exp_data_11,
  cyc20c_exp_data_12,
  cyc20c_exp_data_13,
  cyc20c_exp_data_14,
  cyc20c_exp_data_15,
  cyc20c_exp_data_16,
  cyc20c_exp_data_17,
  cyc20c_exp_data_18,
  cyc20c_exp_data_19,
  cyc20c_exp_data_20,
  cyc20c_exp_data_23,
  cyc20c_exp_data_24,
  cyc20c_exp_data_25,
  cyc20c_exp_data_26,
  cyc20c_exp_data_27,
  cyc20c_exp_data_28,
  cyc20c_exp_data_29,
  cyc20c_exp_data_30,
  cyc20c_exp_data_31,
  cyc20c_exp_data_32,
  cyc20c_exp_data_33,
  cyc20c_exp_data_34,
  cyc20c_exp_data_35,
  cyc20c_exp_data_36,
  cyc20c_exp_data_37,
  cyc20c_exp_data_38,
  cyc20c_exp_data_39,
  cyc20c_exp_data_40,
  cyc20c_exp_data_41,
  cyc20c_exp_data_42,
  cyc20c_exp_data_43,
  cyc20c_exp_data_44,
  cyc20c_exp_data_45,
  cyc20c_exp_data_46
)
;
input clk;
input m_nc_sel_z_6;
input [5:1] cyc20c_lswave_saturated;
input cyc20c_lswave_attenuated_4_2;
input cyc20c_lswave_attenuated_5_2;
input cyc20c_lswave_attenuated_12_6;
input [3:2] cyc19r_lswave_raw;
output cyc20c_exp_data_0;
output cyc20c_exp_data_1;
output cyc20c_exp_data_2;
output cyc20c_exp_data_3;
output cyc20c_exp_data_4;
output cyc20c_exp_data_6;
output cyc20c_exp_data_7;
output cyc20c_exp_data_8;
output cyc20c_exp_data_9;
output cyc20c_exp_data_10;
output cyc20c_exp_data_11;
output cyc20c_exp_data_12;
output cyc20c_exp_data_13;
output cyc20c_exp_data_14;
output cyc20c_exp_data_15;
output cyc20c_exp_data_16;
output cyc20c_exp_data_17;
output cyc20c_exp_data_18;
output cyc20c_exp_data_19;
output cyc20c_exp_data_20;
output cyc20c_exp_data_23;
output cyc20c_exp_data_24;
output cyc20c_exp_data_25;
output cyc20c_exp_data_26;
output cyc20c_exp_data_27;
output cyc20c_exp_data_28;
output cyc20c_exp_data_29;
output cyc20c_exp_data_30;
output cyc20c_exp_data_31;
output cyc20c_exp_data_32;
output cyc20c_exp_data_33;
output cyc20c_exp_data_34;
output cyc20c_exp_data_35;
output cyc20c_exp_data_36;
output cyc20c_exp_data_37;
output cyc20c_exp_data_38;
output cyc20c_exp_data_39;
output cyc20c_exp_data_40;
output cyc20c_exp_data_41;
output cyc20c_exp_data_42;
output cyc20c_exp_data_43;
output cyc20c_exp_data_44;
output cyc20c_exp_data_45;
output cyc20c_exp_data_46;
wire n6_39;
wire n6_40;
wire n8_39;
wire n8_40;
wire n9_21;
wire n10_39;
wire n10_40;
wire n11_39;
wire n11_40;
wire n12_39;
wire n12_40;
wire n13_21;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n16_39;
wire n16_40;
wire n17_21;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n20_39;
wire n20_40;
wire n21_39;
wire n21_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n36_39;
wire n36_40;
wire n37_39;
wire n37_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n43_39;
wire n43_40;
wire n44_39;
wire n44_40;
wire n46_39;
wire n46_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_21;
wire n31_8;
wire n31_9;
wire n38_11;
wire n7_19;
wire n6_41;
wire n8_41;
wire n10_41;
wire n11_41;
wire n12_41;
wire n14_41;
wire n15_41;
wire n16_41;
wire n18_41;
wire n19_41;
wire n20_41;
wire n21_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n36_41;
wire n37_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n43_41;
wire n44_41;
wire n46_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s36.INIT=16'hF800;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s37.INIT=16'hFFFF;
  LUT4 n8_s36 (
    .F(n8_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s36.INIT=16'h07FF;
  LUT4 n8_s37 (
    .F(n8_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s37.INIT=16'h0000;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n9_s16.INIT=16'hFFE0;
  LUT4 n10_s36 (
    .F(n10_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s36.INIT=16'h00FF;
  LUT4 n10_s37 (
    .F(n10_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s37.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s36.INIT=16'h07FF;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s37.INIT=16'hFC00;
  LUT4 n12_s36 (
    .F(n12_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s36.INIT=16'h03FF;
  LUT4 n12_s37 (
    .F(n12_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s37.INIT=16'hF800;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n13_s16.INIT=16'hF800;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s36.INIT=16'hC0FE;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s37.INIT=16'hF81F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s36.INIT=16'h07F8;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s37.INIT=16'h03F8;
  LUT4 n16_s36 (
    .F(n16_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s36.INIT=16'h03FF;
  LUT4 n16_s37 (
    .F(n16_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s37.INIT=16'h07F8;
  LUT4 n17_s16 (
    .F(n17_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n17_s16.INIT=16'h07C0;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s36.INIT=16'h38F1;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s37.INIT=16'hC71E;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s36.INIT=16'h8787;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s37.INIT=16'hC387;
  LUT4 n20_s36 (
    .F(n20_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s36.INIT=16'hC3E0;
  LUT4 n20_s37 (
    .F(n20_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s37.INIT=16'h8787;
  LUT4 n21_s36 (
    .F(n21_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s36.INIT=16'h0FC0;
  LUT4 n21_s37 (
    .F(n21_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s37.INIT=16'hF83E;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s36.INIT=16'h26C9;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s37.INIT=16'hB6D9;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s36.INIT=16'h6666;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s37.INIT=16'hB366;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s36.INIT=16'h3398;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s37.INIT=16'h6667;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s36.INIT=16'hCE38;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s37.INIT=16'hC631;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s36.INIT=16'hB4A5;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s37.INIT=16'h6DB4;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s36.INIT=16'h5555;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s37.INIT=16'h6AD5;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s36.INIT=16'hAB56;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s37.INIT=16'h5554;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s36.INIT=16'h2DA4;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s37.INIT=16'hB5AD;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s36.INIT=16'h0832;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s37.INIT=16'hBFF7;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s36.INIT=16'h998E;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s37.INIT=16'hB6D9;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s36.INIT=16'h0000;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s37.INIT=16'h387E;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s36.INIT=16'h1E1C;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s37.INIT=16'h007E;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s36.INIT=16'h9932;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s37.INIT=16'h6319;
  LUT4 n36_s36 (
    .F(n36_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n36_s36.INIT=16'h0000;
  LUT4 n36_s37 (
    .F(n36_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n36_s37.INIT=16'h1804;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s36.INIT=16'hF7CD;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s37.INIT=16'h4008;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s36.INIT=16'h5549;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s37.INIT=16'h64B5;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s36.INIT=16'hE000;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s37.INIT=16'h2671;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s36.INIT=16'h666D;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s37.INIT=16'h078E;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s36.INIT=16'hAA56;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s37.INIT=16'hA56A;
  LUT4 n43_s36 (
    .F(n43_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n43_s36.INIT=16'hFFFD;
  LUT4 n43_s37 (
    .F(n43_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n43_s37.INIT=16'hE7FB;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s36.INIT=16'h1200;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s37.INIT=16'h3FC5;
  LUT4 n46_s36 (
    .F(n46_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n46_s36.INIT=16'hFF7D;
  LUT4 n46_s37 (
    .F(n46_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n46_s37.INIT=16'hFDFF;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s36.INIT=16'h00E4;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s37.INIT=16'hAD98;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s36.INIT=16'h9C00;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s37.INIT=16'h9569;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s36.INIT=16'hA2A4;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s37.INIT=16'h7992;
  LUT4 n50_s16 (
    .F(n50_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n50_s16.INIT=16'hA7F2;
  LUT4 n31_s3 (
    .F(n31_8),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(cyc20c_lswave_saturated[1]),
    .I3(n31_9) 
);
defparam n31_s3.INIT=16'h1000;
  LUT2 n31_s4 (
    .F(n31_9),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam n31_s4.INIT=4'h8;
  LUT4 n38_s5 (
    .F(n38_11),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(cyc20c_lswave_saturated[1]),
    .I3(n31_9) 
);
defparam n38_s5.INIT=16'hEFFF;
  LUT3 n7_s9 (
    .F(n7_19),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n7_s9.INIT=8'h15;
  DFFE o_DATA_46_s0 (
    .Q(cyc20c_exp_data_46),
    .D(n6_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc20c_exp_data_45),
    .D(n7_19),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_44_s0 (
    .Q(cyc20c_exp_data_44),
    .D(n8_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc20c_exp_data_43),
    .D(n9_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc20c_exp_data_42),
    .D(n10_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc20c_exp_data_41),
    .D(n11_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc20c_exp_data_40),
    .D(n12_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc20c_exp_data_39),
    .D(n13_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc20c_exp_data_38),
    .D(n14_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc20c_exp_data_37),
    .D(n15_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc20c_exp_data_36),
    .D(n16_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc20c_exp_data_35),
    .D(n17_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc20c_exp_data_34),
    .D(n18_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc20c_exp_data_33),
    .D(n19_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc20c_exp_data_32),
    .D(n20_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc20c_exp_data_31),
    .D(n21_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc20c_exp_data_30),
    .D(n22_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc20c_exp_data_29),
    .D(n23_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc20c_exp_data_28),
    .D(n24_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc20c_exp_data_27),
    .D(n25_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc20c_exp_data_26),
    .D(n26_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc20c_exp_data_25),
    .D(n27_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc20c_exp_data_24),
    .D(n28_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc20c_exp_data_23),
    .D(n29_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc20c_exp_data_20),
    .D(n30_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc20c_exp_data_19),
    .D(n31_8),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc20c_exp_data_18),
    .D(n32_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc20c_exp_data_17),
    .D(n33_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc20c_exp_data_16),
    .D(n34_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc20c_exp_data_15),
    .D(n35_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc20c_exp_data_14),
    .D(n36_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc20c_exp_data_13),
    .D(n37_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc20c_exp_data_12),
    .D(n38_11),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc20c_exp_data_11),
    .D(n39_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc20c_exp_data_10),
    .D(n40_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc20c_exp_data_9),
    .D(n41_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc20c_exp_data_8),
    .D(n42_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc20c_exp_data_7),
    .D(n43_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc20c_exp_data_6),
    .D(n44_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc20c_exp_data_4),
    .D(n46_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc20c_exp_data_3),
    .D(n47_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc20c_exp_data_2),
    .D(n48_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc20c_exp_data_1),
    .D(n49_41),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc20c_exp_data_0),
    .D(n50_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n8_s33 (
    .O(n8_41),
    .I0(n8_39),
    .I1(n8_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n10_s33 (
    .O(n10_41),
    .I0(n10_39),
    .I1(n10_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n12_s33 (
    .O(n12_41),
    .I0(n12_39),
    .I1(n12_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n16_s33 (
    .O(n16_41),
    .I0(n16_39),
    .I1(n16_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n20_s33 (
    .O(n20_41),
    .I0(n20_39),
    .I1(n20_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n21_s33 (
    .O(n21_41),
    .I0(n21_39),
    .I1(n21_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n36_s33 (
    .O(n36_41),
    .I0(n36_39),
    .I1(n36_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n43_s33 (
    .O(n43_41),
    .I0(n43_39),
    .I1(n43_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n46_s33 (
    .O(n46_41),
    .I0(n46_39),
    .I1(n46_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_exprom */
module IKAOPLL_sr_9 (
  n525_3,
  clk,
  n86_4,
  n426_6,
  n526_3,
  n527_3,
  n528_3,
  n529_3,
  n530_3,
  n531_3,
  n532_3,
  n533_3,
  n534_3,
  n535_3,
  n524_3,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  cyc21c_mod_z_tap6,
  \sr[0] ,
  cyc21c_mod_z_tap9
)
;
input n525_3;
input clk;
input n86_4;
input n426_6;
input n526_3;
input n527_3;
input n528_3;
input n529_3;
input n530_3;
input n531_3;
input n532_3;
input n533_3;
input n534_3;
input n535_3;
input n524_3;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [11:0] cyc21c_mod_z_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_z_tap9;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n525_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n526_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n527_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n528_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n529_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n530_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n531_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n532_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n533_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n534_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n535_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n524_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16SDP4 \sr[6]_0_s6  (
    .DO(cyc21c_mod_z_tap9[3:0]),
    .DI(cyc21c_mod_z_tap6[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[6]_0_s7  (
    .DO(cyc21c_mod_z_tap9[7:4]),
    .DI(cyc21c_mod_z_tap6[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[6]_0_s8  (
    .DO(cyc21c_mod_z_tap9[11:8]),
    .DI(cyc21c_mod_z_tap6[11:8]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_9 */
module IKAOPLL_sr_10 (
  n597_3,
  clk,
  n86_4,
  n426_6,
  n598_3,
  n599_3,
  n600_3,
  n601_3,
  n602_3,
  n603_3,
  n604_3,
  n605_3,
  n606_3,
  n607_3,
  n596_3,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  cyc21c_mod_zz_tap6,
  \sr[0] ,
  cyc21c_mod_zz_tap9
)
;
input n597_3;
input clk;
input n86_4;
input n426_6;
input n598_3;
input n599_3;
input n600_3;
input n601_3;
input n602_3;
input n603_3;
input n604_3;
input n605_3;
input n606_3;
input n607_3;
input n596_3;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [11:0] cyc21c_mod_zz_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n597_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n598_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n599_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n600_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n601_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n602_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n603_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n604_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n605_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n606_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n607_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n596_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16SDP4 \sr[6]_0_s6  (
    .DO(cyc21c_mod_zz_tap9[3:0]),
    .DI(cyc21c_mod_zz_tap6[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[6]_0_s7  (
    .DO(cyc21c_mod_zz_tap9[7:4]),
    .DI(cyc21c_mod_zz_tap6[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[6]_0_s8  (
    .DO(cyc21c_mod_zz_tap9[11:8]),
    .DI(cyc21c_mod_zz_tap6[11:8]),
    .WAD({GND,GND,\sr[2]_addr_tmp_19 ,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_10 */
module IKAOPLL_op (
  dm,
  clk,
  n86_4,
  op_attnlv_max,
  inhibit_fdbk,
  dc,
  n379_4,
  hh_tt_sel,
  perc_sr_d_3_6,
  perc_sr_d_1_5,
  perc_sr_d_3_8,
  perc_sr_d_1_6,
  m_nc_sel_z_6,
  n426_6,
  hh_tt_start_attack_dly_1_34,
  \sr[2]_addr_tmp_19 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  fb,
  op_phase,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6,
  op_attnlv,
  cyc20r_fpwave_sign,
  cyc20r_dc,
  cyc20r_attnlv_max,
  dac_opdata_5_3,
  dac_opdata_4_3,
  dac_opdata_2_3,
  dac_opdata_0_3,
  n525_4,
  n526_4,
  dac_opdata_5_5,
  dac_opdata_4_8,
  cyc20r_fpwave_mantissa,
  cyc20r_fpwave_exponent,
  \sr[0] ,
  \sr[0]_89 
)
;
input dm;
input clk;
input n86_4;
input op_attnlv_max;
input inhibit_fdbk;
input dc;
input n379_4;
input hh_tt_sel;
input perc_sr_d_3_6;
input perc_sr_d_1_5;
input perc_sr_d_3_8;
input perc_sr_d_1_6;
input m_nc_sel_z_6;
input n426_6;
input hh_tt_start_attack_dly_1_34;
input \sr[2]_addr_tmp_19 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [2:0] fb;
input [9:0] op_phase;
input [11:0] cyc21c_mod_z_tap6;
input [11:0] cyc21c_mod_zz_tap6;
input [6:0] op_attnlv;
output cyc20r_fpwave_sign;
output cyc20r_dc;
output cyc20r_attnlv_max;
output dac_opdata_5_3;
output dac_opdata_4_3;
output dac_opdata_2_3;
output dac_opdata_0_3;
output n525_4;
output n526_4;
output dac_opdata_5_5;
output dac_opdata_4_8;
output [9:4] cyc20r_fpwave_mantissa;
output [3:0] cyc20r_fpwave_exponent;
output [11:0] \sr[0] ;
output [11:0] \sr[0]_89 ;
wire n524_3;
wire n525_3;
wire n526_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire cyc20c_lswave_saturated_11_6;
wire dac_opdata_3_3;
wire dac_opdata_1_3;
wire cyc21c_intwave_flipped_2_4;
wire cyc21c_intwave_flipped_1_4;
wire cyc21c_intwave_flipped_0_4;
wire cyc19c_logsin_op1_1_11;
wire cyc19c_logsin_op1_0_8;
wire cyc20c_exp_op1_2_8;
wire cyc20c_exp_op1_2_9;
wire cyc20c_exp_op1_1_10;
wire cyc20c_exp_op1_0_8;
wire cyc19c_op_fdbk_9_13;
wire cyc19c_op_fdbk_8_13;
wire cyc19c_op_fdbk_7_13;
wire cyc19c_op_fdbk_6_13;
wire cyc19c_op_fdbk_5_13;
wire cyc19c_op_fdbk_4_13;
wire cyc19c_op_fdbk_3_13;
wire cyc19c_op_fdbk_2_13;
wire cyc19c_op_fdbk_1_13;
wire cyc19c_op_fdbk_0_7;
wire cyc19c_op_fdbk_0_8;
wire cyc19c_op_fdbk_0_9;
wire cyc19c_logsin_op1_2_11;
wire dac_opdata_5_4;
wire dac_opdata_4_5;
wire dac_opdata_2_4;
wire dac_opdata_2_5;
wire dac_opdata_0_4;
wire dac_opdata_0_5;
wire dac_opdata_0_6;
wire cyc21c_intwave_flipped_2_5;
wire cyc21c_intwave_flipped_1_5;
wire cyc21c_intwave_flipped_0_5;
wire cyc21c_intwave_flipped_0_6;
wire cyc19c_logsin_op1_0_9;
wire cyc20c_exp_op1_0_9;
wire cyc19c_op_fdbk_9_14;
wire cyc19c_op_fdbk_9_15;
wire cyc19c_op_fdbk_8_14;
wire cyc19c_op_fdbk_8_15;
wire cyc19c_op_fdbk_7_14;
wire cyc19c_op_fdbk_6_14;
wire cyc19c_op_fdbk_6_15;
wire cyc19c_op_fdbk_5_14;
wire cyc19c_op_fdbk_5_15;
wire cyc19c_op_fdbk_4_14;
wire cyc19c_op_fdbk_3_14;
wire cyc19c_op_fdbk_3_15;
wire cyc19c_op_fdbk_2_14;
wire cyc19c_op_fdbk_2_15;
wire cyc19c_op_fdbk_1_14;
wire cyc19c_op_fdbk_1_15;
wire cyc19c_op_fdbk_0_10;
wire cyc19c_op_fdbk_0_11;
wire dac_opdata_4_6;
wire dac_opdata_2_6;
wire dac_opdata_0_7;
wire cyc21c_intwave_flipped_2_6;
wire cyc21c_intwave_flipped_1_6;
wire cyc21c_intwave_flipped_1_7;
wire cyc21c_intwave_flipped_0_7;
wire cyc19c_op_fdbk_8_16;
wire cyc19c_op_fdbk_6_16;
wire cyc19c_op_fdbk_5_16;
wire cyc19c_op_fdbk_3_16;
wire cyc19c_op_fdbk_2_16;
wire cyc19c_op_fdbk_1_16;
wire cyc21c_intwave_flipped_2_8;
wire cyc21c_intwave_flipped_1_8;
wire cyc21c_intwave_flipped_0_8;
wire cyc21c_intwave_flipped_2_12;
wire n525_9;
wire cyc20c_exp_op0_8_13;
wire cyc20c_exp_op0_7_11;
wire cyc20c_exp_op0_7_13;
wire cyc20c_exp_op0_6_11;
wire cyc20c_exp_op0_6_13;
wire cyc20c_exp_op0_5_11;
wire cyc20c_exp_op0_5_13;
wire cyc20c_exp_op0_4_11;
wire cyc20c_exp_op0_4_13;
wire cyc20c_exp_op0_3_11;
wire cyc20c_exp_op0_3_13;
wire cyc20c_exp_op0_2_11;
wire cyc20c_exp_op0_2_13;
wire cyc20c_exp_op0_1_11;
wire cyc20c_exp_op0_1_13;
wire cyc20c_exp_op0_0_11;
wire cyc20c_exp_op0_0_13;
wire cyc19c_logsin_op1_1_14;
wire cyc19c_logsin_op0_5_14;
wire cyc19c_logsin_op0_6_14;
wire cyc19c_logsin_op0_4_11;
wire cyc19c_logsin_op0_4_13;
wire cyc19c_logsin_op0_3_11;
wire cyc19c_logsin_op0_3_13;
wire cyc19c_logsin_op0_2_11;
wire cyc19c_logsin_op0_2_13;
wire cyc19c_logsin_op0_1_11;
wire cyc19c_logsin_op0_1_13;
wire cyc19c_logsin_op0_0_11;
wire cyc19c_logsin_op0_0_13;
wire cyc18r_dm;
wire cyc19r_lswave_sign;
wire cyc19r_dc;
wire cyc19r_dm;
wire cyc20r_dm;
wire cyc21r_inhibit_fdbk;
wire cyc18r_dc;
wire cyc19c_phase_modded_0_2;
wire cyc19c_phase_modded_1_2;
wire cyc19c_phase_modded_2_2;
wire cyc19c_phase_modded_3_2;
wire cyc19c_phase_modded_4_2;
wire cyc19c_phase_modded_5_2;
wire cyc19c_phase_modded_6_2;
wire cyc19c_phase_modded_7_2;
wire cyc19c_phase_modded_8_2;
wire cyc19c_phase_modded_9_0_COUT;
wire n399_1;
wire n399_2;
wire n398_1;
wire n398_2;
wire n397_1;
wire n397_2;
wire n396_1;
wire n396_2;
wire n395_1;
wire n395_2;
wire n394_1;
wire n394_2;
wire n393_1;
wire n393_2;
wire n392_1;
wire n392_2;
wire n391_1;
wire n391_2;
wire n390_1;
wire n390_0_COUT;
wire cyc21c_modsum_0_2;
wire cyc21c_modsum_1_2;
wire cyc21c_modsum_2_2;
wire cyc21c_modsum_3_2;
wire cyc21c_modsum_4_2;
wire cyc21c_modsum_5_2;
wire cyc21c_modsum_6_2;
wire cyc21c_modsum_7_2;
wire cyc21c_modsum_8_2;
wire cyc21c_modsum_9_2;
wire cyc21c_modsum_10_2;
wire cyc21c_modsum_11_2;
wire cyc21c_modsum_12_0_COUT;
wire n192_2;
wire n192_3;
wire n191_2;
wire n191_3;
wire n190_2;
wire n190_3;
wire n189_2;
wire n189_3;
wire n188_2;
wire n188_3;
wire n187_2;
wire n187_3;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n182_2;
wire n181_6;
wire cyc20c_lswave_attenuated_4_3;
wire cyc20c_lswave_attenuated_5_3;
wire cyc20c_lswave_attenuated_6_3;
wire cyc20c_lswave_attenuated_7_3;
wire cyc20c_lswave_attenuated_8_3;
wire cyc20c_lswave_attenuated_9_3;
wire cyc20c_lswave_attenuated_10_3;
wire cyc20c_lswave_saturated_11_9;
wire cyc20c_lswave_saturated_10_6;
wire cyc20c_lswave_saturated_9_6;
wire cyc20c_lswave_saturated_8_6;
wire [7:1] cyc19c_logsin_addr;
wire [5:0] dac_opdata;
wire [2:0] cyc21c_intwave_flipped;
wire [10:0] cyc19c_logsin_op0;
wire [8:0] cyc19c_logsin_op1;
wire [9:0] cyc20c_exp_op0;
wire [2:0] cyc20c_exp_op1;
wire [9:0] cyc19c_op_fdbk;
wire [7:1] cyc20c_lswave_saturated;
wire [2:0] cyc18r_fb;
wire [11:0] cyc19r_lswave_raw;
wire [3:0] cyc20r_fpwave_mantissa_0;
wire [8:0] cyc21r_intwave;
wire [11:0] cyc21r_modsum;
wire [9:0] cyc19c_phase_modded;
wire [12:0] cyc21c_modsum;
wire [12:4] cyc20c_lswave_attenuated;
wire [45:0] cyc19c_logsin_data;
wire [46:0] cyc20c_exp_data;
wire [11:0] cyc21c_mod_z_tap9;
wire [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  LUT2 cyc19c_logsin_addr_7_s0 (
    .F(cyc19c_logsin_addr[7]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_addr_7_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_6_s0 (
    .F(cyc19c_logsin_addr[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_addr_6_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_5_s0 (
    .F(cyc19c_logsin_addr[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[5]) 
);
defparam cyc19c_logsin_addr_5_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_4_s0 (
    .F(cyc19c_logsin_addr[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[4]) 
);
defparam cyc19c_logsin_addr_4_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_3_s0 (
    .F(cyc19c_logsin_addr[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[3]) 
);
defparam cyc19c_logsin_addr_3_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_2_s0 (
    .F(cyc19c_logsin_addr[2]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[2]) 
);
defparam cyc19c_logsin_addr_2_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_1_s0 (
    .F(cyc19c_logsin_addr[1]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[1]) 
);
defparam cyc19c_logsin_addr_1_s0.INIT=4'h6;
  LUT2 dac_opdata_5_s (
    .F(dac_opdata[5]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_5_3) 
);
defparam dac_opdata_5_s.INIT=4'h1;
  LUT4 dac_opdata_4_s (
    .F(dac_opdata[4]),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(dac_opdata_4_8) 
);
defparam dac_opdata_4_s.INIT=16'h050C;
  LUT4 dac_opdata_2_s (
    .F(dac_opdata[2]),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(dac_opdata_2_3) 
);
defparam dac_opdata_2_s.INIT=16'h050C;
  LUT4 dac_opdata_0_s (
    .F(dac_opdata[0]),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(dac_opdata_0_3) 
);
defparam dac_opdata_0_s.INIT=16'h0C05;
  LUT2 cyc21c_intwave_flipped_0_s0 (
    .F(cyc21c_intwave_flipped[0]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc21c_intwave_flipped_0_4) 
);
defparam cyc21c_intwave_flipped_0_s0.INIT=4'h1;
  LUT4 n524_s0 (
    .F(n524_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_mod_z_tap9[11]),
    .I3(n379_4) 
);
defparam n524_s0.INIT=16'hF044;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(cyc20r_attnlv_max),
    .I1(n525_4),
    .I2(cyc21c_mod_z_tap9[10]),
    .I3(n379_4) 
);
defparam n525_s0.INIT=16'hF011;
  LUT4 n526_s0 (
    .F(n526_3),
    .I0(cyc20r_attnlv_max),
    .I1(n526_4),
    .I2(cyc21c_mod_z_tap9[9]),
    .I3(n379_4) 
);
defparam n526_s0.INIT=16'hF011;
  LUT4 n527_s0 (
    .F(n527_3),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_5_3),
    .I2(cyc21c_mod_z_tap9[8]),
    .I3(n379_4) 
);
defparam n527_s0.INIT=16'hF011;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(dac_opdata[4]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n379_4) 
);
defparam n528_s0.INIT=8'hCA;
  LUT4 n529_s0 (
    .F(n529_3),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_3_3),
    .I2(cyc21c_mod_z_tap9[6]),
    .I3(n379_4) 
);
defparam n529_s0.INIT=16'hF011;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(dac_opdata[2]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n379_4) 
);
defparam n530_s0.INIT=8'hCA;
  LUT4 n531_s0 (
    .F(n531_3),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_1_3),
    .I2(cyc21c_mod_z_tap9[4]),
    .I3(n379_4) 
);
defparam n531_s0.INIT=16'hF011;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(dac_opdata[0]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n379_4) 
);
defparam n532_s0.INIT=8'hCA;
  LUT4 n533_s0 (
    .F(n533_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc21c_intwave_flipped_2_4),
    .I2(cyc21c_mod_z_tap9[2]),
    .I3(n379_4) 
);
defparam n533_s0.INIT=16'hF011;
  LUT4 n534_s0 (
    .F(n534_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc21c_intwave_flipped_1_4),
    .I2(cyc21c_mod_z_tap9[1]),
    .I3(n379_4) 
);
defparam n534_s0.INIT=16'hF011;
  LUT4 n535_s0 (
    .F(n535_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc21c_intwave_flipped_0_4),
    .I2(cyc21c_mod_z_tap9[0]),
    .I3(n379_4) 
);
defparam n535_s0.INIT=16'hF011;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(cyc21c_mod_zz_tap9[11]),
    .I1(cyc21c_mod_z_tap9[11]),
    .I2(n379_4) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(cyc21c_mod_zz_tap9[10]),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n379_4) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(cyc21c_mod_zz_tap9[9]),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n379_4) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(cyc21c_mod_zz_tap9[8]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n379_4) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(cyc21c_mod_zz_tap9[7]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n379_4) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(cyc21c_mod_zz_tap9[6]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n379_4) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(cyc21c_mod_zz_tap9[5]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n379_4) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(cyc21c_mod_zz_tap9[4]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n379_4) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(cyc21c_mod_zz_tap9[3]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n379_4) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(cyc21c_mod_zz_tap9[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n379_4) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(cyc21c_mod_zz_tap9[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n379_4) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(cyc21c_mod_zz_tap9[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n379_4) 
);
defparam n607_s0.INIT=8'hAC;
  LUT4 cyc19c_logsin_op0_6_s6 (
    .F(cyc19c_logsin_op0[6]),
    .I0(cyc19c_logsin_addr[6]),
    .I1(cyc19c_logsin_data[38]),
    .I2(cyc19c_logsin_op0_6_14),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_6_s6.INIT=16'h44F0;
  LUT4 cyc19c_logsin_op0_5_s6 (
    .F(cyc19c_logsin_op0[5]),
    .I0(cyc19c_logsin_addr[6]),
    .I1(cyc19c_logsin_data[34]),
    .I2(cyc19c_logsin_op0_5_14),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_5_s6.INIT=16'h44F0;
  LUT3 cyc19c_logsin_op1_1_s5 (
    .F(cyc19c_logsin_op1[1]),
    .I0(cyc19c_logsin_op1_1_11),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s5.INIT=8'h41;
  LUT3 cyc19c_logsin_op1_0_s3 (
    .F(cyc19c_logsin_op1[0]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_logsin_op1_0_8) 
);
defparam cyc19c_logsin_op1_0_s3.INIT=8'h09;
  LUT4 cyc20c_exp_op0_8_s5 (
    .F(cyc20c_exp_op0[8]),
    .I0(cyc20c_lswave_saturated[6]),
    .I1(cyc20c_exp_data[43]),
    .I2(cyc20c_exp_op0_8_13),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op0_8_s5.INIT=16'hF088;
  LUT4 cyc20c_exp_op1_1_s4 (
    .F(cyc20c_exp_op1[1]),
    .I0(cyc20c_lswave_attenuated[6]),
    .I1(cyc20c_exp_data[12]),
    .I2(cyc20c_exp_op1_2_9),
    .I3(cyc20c_exp_op1_1_10) 
);
defparam cyc20c_exp_op1_1_s4.INIT=16'h00D0;
  LUT2 cyc20c_lswave_saturated_11_s3 (
    .F(cyc20c_lswave_saturated_11_6),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(n86_4) 
);
defparam cyc20c_lswave_saturated_11_s3.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_9_s7 (
    .F(cyc19c_op_fdbk[9]),
    .I0(cyc21r_intwave[8]),
    .I1(cyc19c_op_fdbk_9_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_9_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_8_s7 (
    .F(cyc19c_op_fdbk[8]),
    .I0(cyc21r_intwave[7]),
    .I1(cyc19c_op_fdbk_8_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_8_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_7_s7 (
    .F(cyc19c_op_fdbk[7]),
    .I0(cyc21r_intwave[6]),
    .I1(cyc19c_op_fdbk_7_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_7_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_6_s7 (
    .F(cyc19c_op_fdbk[6]),
    .I0(cyc21r_intwave[5]),
    .I1(cyc19c_op_fdbk_6_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_6_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_5_s7 (
    .F(cyc19c_op_fdbk[5]),
    .I0(cyc21r_intwave[4]),
    .I1(cyc19c_op_fdbk_5_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_5_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_4_s7 (
    .F(cyc19c_op_fdbk[4]),
    .I0(cyc21r_intwave[3]),
    .I1(cyc19c_op_fdbk_4_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_4_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_3_s7 (
    .F(cyc19c_op_fdbk[3]),
    .I0(cyc21r_intwave[2]),
    .I1(cyc19c_op_fdbk_3_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_3_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_2_s7 (
    .F(cyc19c_op_fdbk[2]),
    .I0(cyc21r_intwave[1]),
    .I1(cyc19c_op_fdbk_2_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_2_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_1_s7 (
    .F(cyc19c_op_fdbk[1]),
    .I0(cyc21r_intwave[0]),
    .I1(cyc19c_op_fdbk_1_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_1_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_0_s2 (
    .F(cyc19c_op_fdbk[0]),
    .I0(cyc19c_op_fdbk_0_7),
    .I1(cyc19c_op_fdbk_0_8),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_0_9) 
);
defparam cyc19c_op_fdbk_0_s2.INIT=16'h3500;
  LUT4 cyc19c_logsin_op1_2_s5 (
    .F(cyc19c_logsin_op1[2]),
    .I0(cyc19c_logsin_data[16]),
    .I1(cyc19c_logsin_data[15]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_2_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_7_s5 (
    .F(cyc19c_logsin_op0[7]),
    .I0(cyc19c_logsin_data[41]),
    .I1(cyc19c_logsin_data[40]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_7_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_8_s5 (
    .F(cyc19c_logsin_op0[8]),
    .I0(cyc19c_logsin_data[43]),
    .I1(cyc19c_logsin_data[42]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_8_s5.INIT=16'h0A0C;
  LUT2 cyc20c_lswave_saturated_1_s2 (
    .F(cyc20c_lswave_saturated[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[1]) 
);
defparam cyc20c_lswave_saturated_1_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_2_s2 (
    .F(cyc20c_lswave_saturated[2]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[2]) 
);
defparam cyc20c_lswave_saturated_2_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_3_s2 (
    .F(cyc20c_lswave_saturated[3]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam cyc20c_lswave_saturated_3_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_4_s2 (
    .F(cyc20c_lswave_saturated[4]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[4]) 
);
defparam cyc20c_lswave_saturated_4_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_5_s2 (
    .F(cyc20c_lswave_saturated[5]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[5]) 
);
defparam cyc20c_lswave_saturated_5_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_6_s2 (
    .F(cyc20c_lswave_saturated[6]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_lswave_saturated_6_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_7_s2 (
    .F(cyc20c_lswave_saturated[7]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_lswave_saturated_7_s2.INIT=4'h1;
  LUT4 dac_opdata_5_s0 (
    .F(dac_opdata_5_3),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_5_4),
    .I3(dac_opdata_5_5) 
);
defparam dac_opdata_5_s0.INIT=16'h33A3;
  LUT4 dac_opdata_4_s0 (
    .F(dac_opdata_4_3),
    .I0(cyc20r_dc),
    .I1(cyc20r_dm),
    .I2(n379_4),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_4_s0.INIT=16'h5300;
  LUT3 dac_opdata_3_s0 (
    .F(dac_opdata_3_3),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(perc_sr_d_3_6) 
);
defparam dac_opdata_3_s0.INIT=8'hA3;
  LUT4 dac_opdata_2_s0 (
    .F(dac_opdata_2_3),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_2_s0.INIT=16'h3A00;
  LUT3 dac_opdata_1_s0 (
    .F(dac_opdata_1_3),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(perc_sr_d_1_5) 
);
defparam dac_opdata_1_s0.INIT=8'hA3;
  LUT4 dac_opdata_0_s0 (
    .F(dac_opdata_0_3),
    .I0(dac_opdata_0_4),
    .I1(dac_opdata_0_5),
    .I2(dac_opdata_4_5),
    .I3(dac_opdata_0_6) 
);
defparam dac_opdata_0_s0.INIT=16'h0BBB;
  LUT3 cyc21c_intwave_flipped_2_s1 (
    .F(cyc21c_intwave_flipped_2_4),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_2_5) 
);
defparam cyc21c_intwave_flipped_2_s1.INIT=8'h3A;
  LUT3 cyc21c_intwave_flipped_1_s1 (
    .F(cyc21c_intwave_flipped_1_4),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_1_5) 
);
defparam cyc21c_intwave_flipped_1_s1.INIT=8'h3A;
  LUT4 cyc21c_intwave_flipped_0_s1 (
    .F(cyc21c_intwave_flipped_0_4),
    .I0(cyc20r_fpwave_sign),
    .I1(dac_opdata_4_3),
    .I2(cyc21c_intwave_flipped_0_5),
    .I3(cyc21c_intwave_flipped_0_6) 
);
defparam cyc21c_intwave_flipped_0_s1.INIT=16'h5CCC;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(n525_9) 
);
defparam n525_s1.INIT=8'hA3;
  LUT4 n526_s1 (
    .F(n526_4),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_5_4),
    .I3(dac_opdata_2_4) 
);
defparam n526_s1.INIT=16'hA333;
  LUT4 cyc19c_logsin_op1_1_s6 (
    .F(cyc19c_logsin_op1_1_11),
    .I0(cyc19c_logsin_addr[6]),
    .I1(cyc19c_logsin_data[10]),
    .I2(cyc19c_logsin_op1_1_14),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op1_1_s6.INIT=16'hBB0F;
  LUT4 cyc19c_logsin_op1_0_s4 (
    .F(cyc19c_logsin_op1_0_8),
    .I0(cyc19c_logsin_data[1]),
    .I1(cyc19c_logsin_data[0]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_op1_0_9) 
);
defparam cyc19c_logsin_op1_0_s4.INIT=16'hF503;
  LUT4 cyc20c_exp_op1_2_s4 (
    .F(cyc20c_exp_op1_2_8),
    .I0(cyc20c_exp_data[20]),
    .I1(cyc20c_exp_data[19]),
    .I2(cyc20c_lswave_attenuated[6]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_2_s4.INIT=16'h3500;
  LUT2 cyc20c_exp_op1_2_s5 (
    .F(cyc20c_exp_op1_2_9),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]) 
);
defparam cyc20c_exp_op1_2_s5.INIT=4'h1;
  LUT4 cyc20c_exp_op1_1_s5 (
    .F(cyc20c_exp_op1_1_10),
    .I0(cyc20c_exp_data[14]),
    .I1(cyc20c_exp_data[13]),
    .I2(cyc20c_lswave_attenuated[6]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_1_s5.INIT=16'h03F5;
  LUT4 cyc20c_exp_op1_0_s4 (
    .F(cyc20c_exp_op1_0_8),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[7]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_exp_op1_0_9) 
);
defparam cyc20c_exp_op1_0_s4.INIT=16'h5F30;
  LUT4 cyc19c_op_fdbk_9_s8 (
    .F(cyc19c_op_fdbk_9_13),
    .I0(cyc19c_op_fdbk_9_14),
    .I1(cyc18r_fb[2]),
    .I2(cyc21r_modsum[11]),
    .I3(cyc19c_op_fdbk_9_15) 
);
defparam cyc19c_op_fdbk_9_s8.INIT=16'h0F77;
  LUT4 cyc19c_op_fdbk_8_s8 (
    .F(cyc19c_op_fdbk_8_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_8_15),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_8_s8.INIT=16'h2ACF;
  LUT4 cyc19c_op_fdbk_7_s8 (
    .F(cyc19c_op_fdbk_7_13),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_9_14),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_9_15) 
);
defparam cyc19c_op_fdbk_7_s8.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_6_s8 (
    .F(cyc19c_op_fdbk_6_13),
    .I0(cyc19c_op_fdbk_6_14),
    .I1(cyc19c_op_fdbk_6_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_6_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_5_s8 (
    .F(cyc19c_op_fdbk_5_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc19c_op_fdbk_5_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_5_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_4_s8 (
    .F(cyc19c_op_fdbk_4_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_4_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_4_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_3_s8 (
    .F(cyc19c_op_fdbk_3_13),
    .I0(cyc19c_op_fdbk_3_14),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_3_s8.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_2_s8 (
    .F(cyc19c_op_fdbk_2_13),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_2_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_2_s8.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_1_s8 (
    .F(cyc19c_op_fdbk_1_13),
    .I0(cyc19c_op_fdbk_1_14),
    .I1(cyc19c_op_fdbk_1_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_1_s8.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_0_s3 (
    .F(cyc19c_op_fdbk_0_7),
    .I0(cyc21r_modsum[6]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_0_10),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_0_s3.INIT=16'h0F77;
  LUT4 cyc19c_op_fdbk_0_s4 (
    .F(cyc19c_op_fdbk_0_8),
    .I0(cyc21r_modsum[2]),
    .I1(cyc21r_modsum[0]),
    .I2(cyc18r_fb[0]),
    .I3(cyc19c_op_fdbk_0_11) 
);
defparam cyc19c_op_fdbk_0_s4.INIT=16'h5F30;
  LUT2 cyc19c_op_fdbk_0_s5 (
    .F(cyc19c_op_fdbk_0_9),
    .I0(cyc21r_inhibit_fdbk),
    .I1(hh_tt_sel) 
);
defparam cyc19c_op_fdbk_0_s5.INIT=4'h4;
  LUT3 cyc19c_logsin_op1_2_s6 (
    .F(cyc19c_logsin_op1_2_11),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_2_s6.INIT=8'h7E;
  LUT2 dac_opdata_5_s1 (
    .F(dac_opdata_5_4),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_5_s1.INIT=4'h8;
  LUT4 dac_opdata_5_s2 (
    .F(dac_opdata_5_5),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_5_s2.INIT=16'h305F;
  LUT4 dac_opdata_4_s2 (
    .F(dac_opdata_4_5),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(dac_opdata_4_6),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_4_s2.INIT=16'hF0BB;
  LUT3 dac_opdata_2_s1 (
    .F(dac_opdata_2_4),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_2_s1.INIT=8'hD0;
  LUT3 dac_opdata_2_s2 (
    .F(dac_opdata_2_5),
    .I0(dac_opdata_4_6),
    .I1(dac_opdata_2_6),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_2_s2.INIT=8'h35;
  LUT3 dac_opdata_0_s1 (
    .F(dac_opdata_0_4),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(dac_opdata_0_7) 
);
defparam dac_opdata_0_s1.INIT=8'hD0;
  LUT4 dac_opdata_0_s2 (
    .F(dac_opdata_0_5),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_5_4) 
);
defparam dac_opdata_0_s2.INIT=16'hEF00;
  LUT2 dac_opdata_0_s3 (
    .F(dac_opdata_0_6),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_0_s3.INIT=4'h4;
  LUT4 cyc21c_intwave_flipped_2_s2 (
    .F(cyc21c_intwave_flipped_2_5),
    .I0(cyc21c_intwave_flipped_2_6),
    .I1(perc_sr_d_3_8),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc21c_intwave_flipped_2_12) 
);
defparam cyc21c_intwave_flipped_2_s2.INIT=16'h5FC0;
  LUT4 cyc21c_intwave_flipped_1_s2 (
    .F(cyc21c_intwave_flipped_1_5),
    .I0(cyc21c_intwave_flipped_1_6),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc21c_intwave_flipped_1_7) 
);
defparam cyc21c_intwave_flipped_1_s2.INIT=16'hAFC0;
  LUT4 cyc21c_intwave_flipped_0_s2 (
    .F(cyc21c_intwave_flipped_0_5),
    .I0(perc_sr_d_1_6),
    .I1(dac_opdata_5_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam cyc21c_intwave_flipped_0_s2.INIT=16'hF5CF;
  LUT3 cyc21c_intwave_flipped_0_s3 (
    .F(cyc21c_intwave_flipped_0_6),
    .I0(n525_9),
    .I1(cyc20r_fpwave_mantissa_0[0]),
    .I2(cyc21c_intwave_flipped_0_7) 
);
defparam cyc21c_intwave_flipped_0_s3.INIT=8'h07;
  LUT4 cyc19c_logsin_op1_0_s5 (
    .F(cyc19c_logsin_op1_0_9),
    .I0(cyc19c_logsin_data[3]),
    .I1(cyc19c_logsin_data[2]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_0_s5.INIT=16'h5F30;
  LUT4 cyc20c_exp_op1_0_s5 (
    .F(cyc20c_exp_op1_0_9),
    .I0(cyc20c_exp_data[4]),
    .I1(cyc20c_exp_data[6]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op1_0_s5.INIT=16'h03F5;
  LUT3 cyc19c_op_fdbk_9_s9 (
    .F(cyc19c_op_fdbk_9_14),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_9_s9.INIT=8'hAC;
  LUT4 cyc19c_op_fdbk_9_s10 (
    .F(cyc19c_op_fdbk_9_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s10.INIT=16'h0FC8;
  LUT4 cyc19c_op_fdbk_8_s9 (
    .F(cyc19c_op_fdbk_8_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc19c_op_fdbk_8_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s9.INIT=16'h0F77;
  LUT2 cyc19c_op_fdbk_8_s10 (
    .F(cyc19c_op_fdbk_8_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s10.INIT=4'h1;
  LUT3 cyc19c_op_fdbk_7_s9 (
    .F(cyc19c_op_fdbk_7_14),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_7_s9.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_6_s9 (
    .F(cyc19c_op_fdbk_6_14),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s9.INIT=16'h533F;
  LUT3 cyc19c_op_fdbk_6_s10 (
    .F(cyc19c_op_fdbk_6_15),
    .I0(cyc19c_op_fdbk_8_16),
    .I1(cyc19c_op_fdbk_6_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_5_s9 (
    .F(cyc19c_op_fdbk_5_14),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_9_14),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_5_s10 (
    .F(cyc19c_op_fdbk_5_15),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_5_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s10.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_4_s9 (
    .F(cyc19c_op_fdbk_4_14),
    .I0(cyc19c_op_fdbk_6_16),
    .I1(cyc19c_op_fdbk_0_10),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_4_s9.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s9 (
    .F(cyc19c_op_fdbk_3_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc19c_op_fdbk_7_14),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_3_s10 (
    .F(cyc19c_op_fdbk_3_15),
    .I0(cyc19c_op_fdbk_5_16),
    .I1(cyc19c_op_fdbk_3_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_2_s9 (
    .F(cyc19c_op_fdbk_2_14),
    .I0(cyc21r_modsum[8]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_6_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_2_s10 (
    .F(cyc19c_op_fdbk_2_15),
    .I0(cyc19c_op_fdbk_0_10),
    .I1(cyc19c_op_fdbk_2_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_1_s9 (
    .F(cyc19c_op_fdbk_1_14),
    .I0(cyc21r_modsum[7]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_5_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_1_s9.INIT=16'h0F77;
  LUT4 cyc19c_op_fdbk_1_s10 (
    .F(cyc19c_op_fdbk_1_15),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[0]),
    .I3(cyc19c_op_fdbk_1_16) 
);
defparam cyc19c_op_fdbk_1_s10.INIT=16'h5F30;
  LUT3 cyc19c_op_fdbk_0_s6 (
    .F(cyc19c_op_fdbk_0_10),
    .I0(cyc21r_modsum[5]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s6.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_0_s7 (
    .F(cyc19c_op_fdbk_0_11),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_0_s7.INIT=16'h03F5;
  LUT3 dac_opdata_4_s3 (
    .F(dac_opdata_4_6),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_4_s3.INIT=8'hAC;
  LUT3 dac_opdata_2_s3 (
    .F(dac_opdata_2_6),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_2_s3.INIT=8'hCA;
  LUT4 dac_opdata_0_s4 (
    .F(dac_opdata_0_7),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa_0[3]),
    .I2(cyc20r_fpwave_exponent[0]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_0_s4.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_2_s3 (
    .F(cyc21c_intwave_flipped_2_6),
    .I0(cyc20r_fpwave_mantissa_0[3]),
    .I1(cyc20r_fpwave_mantissa_0[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_2_8) 
);
defparam cyc21c_intwave_flipped_2_s3.INIT=16'hC0AF;
  LUT4 cyc21c_intwave_flipped_1_s3 (
    .F(cyc21c_intwave_flipped_1_6),
    .I0(cyc20r_fpwave_mantissa_0[1]),
    .I1(cyc20r_fpwave_mantissa_0[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_1_8) 
);
defparam cyc21c_intwave_flipped_1_s3.INIT=16'h5F30;
  LUT3 cyc21c_intwave_flipped_1_s4 (
    .F(cyc21c_intwave_flipped_1_7),
    .I0(dac_opdata_2_4),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_1_s4.INIT=8'hD3;
  LUT4 cyc21c_intwave_flipped_0_s4 (
    .F(cyc21c_intwave_flipped_0_7),
    .I0(cyc20r_fpwave_mantissa_0[1]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(dac_opdata_5_4),
    .I3(cyc21c_intwave_flipped_0_8) 
);
defparam cyc21c_intwave_flipped_0_s4.INIT=16'h00B0;
  LUT3 cyc19c_op_fdbk_8_s11 (
    .F(cyc19c_op_fdbk_8_16),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_8_s11.INIT=8'hAC;
  LUT3 cyc19c_op_fdbk_6_s11 (
    .F(cyc19c_op_fdbk_6_16),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_6_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_5_s11 (
    .F(cyc19c_op_fdbk_5_16),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_3_s11 (
    .F(cyc19c_op_fdbk_3_16),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_3_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_2_s11 (
    .F(cyc19c_op_fdbk_2_16),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_2_s11.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_1_s11 (
    .F(cyc19c_op_fdbk_1_16),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_1_s11.INIT=16'h03F5;
  LUT4 cyc21c_intwave_flipped_2_s5 (
    .F(cyc21c_intwave_flipped_2_8),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_2_s5.INIT=16'hF503;
  LUT4 cyc21c_intwave_flipped_1_s5 (
    .F(cyc21c_intwave_flipped_1_8),
    .I0(cyc20r_fpwave_mantissa_0[3]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_1_s5.INIT=16'hF503;
  LUT4 cyc21c_intwave_flipped_0_s5 (
    .F(cyc21c_intwave_flipped_0_8),
    .I0(cyc20r_fpwave_mantissa_0[2]),
    .I1(cyc20r_fpwave_mantissa_0[3]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_0_s5.INIT=16'hF503;
  LUT4 cyc21c_intwave_flipped_1_s6 (
    .F(cyc21c_intwave_flipped[1]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_4_3),
    .I2(cyc20r_fpwave_sign),
    .I3(cyc21c_intwave_flipped_1_5) 
);
defparam cyc21c_intwave_flipped_1_s6.INIT=16'h5011;
  LUT4 cyc21c_intwave_flipped_2_s6 (
    .F(cyc21c_intwave_flipped[2]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_4_3),
    .I2(cyc20r_fpwave_sign),
    .I3(cyc21c_intwave_flipped_2_5) 
);
defparam cyc21c_intwave_flipped_2_s6.INIT=16'h5011;
  LUT4 dac_opdata_1_s1 (
    .F(dac_opdata[1]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_4_3),
    .I2(cyc20r_fpwave_sign),
    .I3(perc_sr_d_1_5) 
);
defparam dac_opdata_1_s1.INIT=16'h1150;
  LUT4 dac_opdata_3_s1 (
    .F(dac_opdata[3]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_4_3),
    .I2(cyc20r_fpwave_sign),
    .I3(perc_sr_d_3_6) 
);
defparam dac_opdata_3_s1.INIT=16'h1150;
  LUT4 cyc21c_intwave_flipped_2_s7 (
    .F(cyc21c_intwave_flipped_2_12),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_2_s7.INIT=16'hF70F;
  LUT3 cyc20c_exp_op1_0_s6 (
    .F(cyc20c_exp_op1[0]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_0_8) 
);
defparam cyc20c_exp_op1_0_s6.INIT=8'h01;
  LUT3 cyc20c_exp_op1_2_s6 (
    .F(cyc20c_exp_op1[2]),
    .I0(cyc20c_exp_op1_2_8),
    .I1(cyc20c_lswave_attenuated[12]),
    .I2(cyc19r_lswave_raw[0]) 
);
defparam cyc20c_exp_op1_2_s6.INIT=8'h01;
  LUT4 n525_s4 (
    .F(n525_9),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(cyc20r_fpwave_exponent[0]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam n525_s4.INIT=16'h8000;
  LUT3 dac_opdata_4_s4 (
    .F(dac_opdata_4_8),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(dac_opdata_4_5) 
);
defparam dac_opdata_4_s4.INIT=8'h80;
  LUT4 cyc20c_exp_op0_9_s6 (
    .F(cyc20c_exp_op0[9]),
    .I0(cyc20c_exp_data[46]),
    .I1(cyc20c_lswave_attenuated[6]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op0_9_s6.INIT=16'h000B;
  LUT4 cyc19c_logsin_op0_10_s9 (
    .F(cyc19c_logsin_op0[10]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[45]) 
);
defparam cyc19c_logsin_op0_10_s9.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_9_s9 (
    .F(cyc19c_logsin_op0[9]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[44]) 
);
defparam cyc19c_logsin_op0_9_s9.INIT=16'h0900;
  LUT4 cyc20c_exp_op0_8_s7 (
    .F(cyc20c_exp_op0_8_13),
    .I0(cyc20c_exp_data[45]),
    .I1(cyc20c_exp_data[44]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_8_s7.INIT=16'hCCCA;
  LUT4 cyc20c_exp_op0_7_s8 (
    .F(cyc20c_exp_op0_7_11),
    .I0(cyc20c_exp_data[39]),
    .I1(cyc20c_exp_data[40]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s9 (
    .F(cyc20c_exp_op0_7_13),
    .I0(cyc20c_exp_data[41]),
    .I1(cyc20c_exp_data[42]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s8 (
    .F(cyc20c_exp_op0_6_11),
    .I0(cyc20c_exp_data[35]),
    .I1(cyc20c_exp_data[36]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s9 (
    .F(cyc20c_exp_op0_6_13),
    .I0(cyc20c_exp_data[37]),
    .I1(cyc20c_exp_data[38]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s8 (
    .F(cyc20c_exp_op0_5_11),
    .I0(cyc20c_exp_data[31]),
    .I1(cyc20c_exp_data[32]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s9 (
    .F(cyc20c_exp_op0_5_13),
    .I0(cyc20c_exp_data[33]),
    .I1(cyc20c_exp_data[34]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s8 (
    .F(cyc20c_exp_op0_4_11),
    .I0(cyc20c_exp_data[27]),
    .I1(cyc20c_exp_data[28]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s9 (
    .F(cyc20c_exp_op0_4_13),
    .I0(cyc20c_exp_data[29]),
    .I1(cyc20c_exp_data[30]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s8 (
    .F(cyc20c_exp_op0_3_11),
    .I0(cyc20c_exp_data[23]),
    .I1(cyc20c_exp_data[24]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s9 (
    .F(cyc20c_exp_op0_3_13),
    .I0(cyc20c_exp_data[25]),
    .I1(cyc20c_exp_data[26]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s8 (
    .F(cyc20c_exp_op0_2_11),
    .I0(cyc20c_exp_data[15]),
    .I1(cyc20c_exp_data[16]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s9 (
    .F(cyc20c_exp_op0_2_13),
    .I0(cyc20c_exp_data[17]),
    .I1(cyc20c_exp_data[18]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s8 (
    .F(cyc20c_exp_op0_1_11),
    .I0(cyc20c_exp_data[8]),
    .I1(cyc20c_exp_data[9]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s9 (
    .F(cyc20c_exp_op0_1_13),
    .I0(cyc20c_exp_data[10]),
    .I1(cyc20c_exp_data[11]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s8 (
    .F(cyc20c_exp_op0_0_11),
    .I0(cyc20c_exp_data[0]),
    .I1(cyc20c_exp_data[1]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s9 (
    .F(cyc20c_exp_op0_0_13),
    .I0(cyc20c_exp_data[2]),
    .I1(cyc20c_exp_data[3]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s9.INIT=16'hAAAC;
  LUT4 cyc19c_logsin_op1_1_s8 (
    .F(cyc19c_logsin_op1_1_14),
    .I0(cyc19c_logsin_data[9]),
    .I1(cyc19c_logsin_data[8]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op1_1_s8.INIT=16'hCAAC;
  LUT4 cyc19c_logsin_op0_5_s8 (
    .F(cyc19c_logsin_op0_5_14),
    .I0(cyc19c_logsin_data[33]),
    .I1(cyc19c_logsin_data[32]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_5_s8.INIT=16'hCAAC;
  LUT4 cyc19c_logsin_op0_6_s8 (
    .F(cyc19c_logsin_op0_6_14),
    .I0(cyc19c_logsin_data[37]),
    .I1(cyc19c_logsin_data[36]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_6_s8.INIT=16'hCAAC;
  LUT4 cyc19c_logsin_op1_8_s8 (
    .F(cyc19c_logsin_op1[8]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[39]) 
);
defparam cyc19c_logsin_op1_8_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_6_s8 (
    .F(cyc19c_logsin_op1[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[35]) 
);
defparam cyc19c_logsin_op1_6_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_5_s8 (
    .F(cyc19c_logsin_op1[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[31]) 
);
defparam cyc19c_logsin_op1_5_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_4_s8 (
    .F(cyc19c_logsin_op1[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[26]) 
);
defparam cyc19c_logsin_op1_4_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_3_s8 (
    .F(cyc19c_logsin_op1[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[21]) 
);
defparam cyc19c_logsin_op1_3_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_4_s8 (
    .F(cyc19c_logsin_op0_4_11),
    .I0(cyc19c_logsin_data[27]),
    .I1(cyc19c_logsin_data[28]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_4_s9 (
    .F(cyc19c_logsin_op0_4_13),
    .I0(cyc19c_logsin_data[29]),
    .I1(cyc19c_logsin_data[30]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s8 (
    .F(cyc19c_logsin_op0_3_11),
    .I0(cyc19c_logsin_data[22]),
    .I1(cyc19c_logsin_data[23]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s9 (
    .F(cyc19c_logsin_op0_3_13),
    .I0(cyc19c_logsin_data[24]),
    .I1(cyc19c_logsin_data[25]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s8 (
    .F(cyc19c_logsin_op0_2_11),
    .I0(cyc19c_logsin_data[17]),
    .I1(cyc19c_logsin_data[18]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s9 (
    .F(cyc19c_logsin_op0_2_13),
    .I0(cyc19c_logsin_data[19]),
    .I1(cyc19c_logsin_data[20]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s8 (
    .F(cyc19c_logsin_op0_1_11),
    .I0(cyc19c_logsin_data[11]),
    .I1(cyc19c_logsin_data[12]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s9 (
    .F(cyc19c_logsin_op0_1_13),
    .I0(cyc19c_logsin_data[13]),
    .I1(cyc19c_logsin_data[14]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s8 (
    .F(cyc19c_logsin_op0_0_11),
    .I0(cyc19c_logsin_data[4]),
    .I1(cyc19c_logsin_data[5]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s9 (
    .F(cyc19c_logsin_op0_0_13),
    .I0(cyc19c_logsin_data[6]),
    .I1(cyc19c_logsin_data[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s9.INIT=16'hACCA;
  DFFE cyc18r_dm_s0 (
    .Q(cyc18r_dm),
    .D(dm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_2_s0 (
    .Q(cyc18r_fb[2]),
    .D(fb[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_1_s0 (
    .Q(cyc18r_fb[1]),
    .D(fb[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_0_s0 (
    .Q(cyc18r_fb[0]),
    .D(fb[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_11_s0 (
    .Q(cyc19r_lswave_raw[11]),
    .D(n181_6),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_10_s0 (
    .Q(cyc19r_lswave_raw[10]),
    .D(n182_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_9_s0 (
    .Q(cyc19r_lswave_raw[9]),
    .D(n183_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_8_s0 (
    .Q(cyc19r_lswave_raw[8]),
    .D(n184_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_7_s0 (
    .Q(cyc19r_lswave_raw[7]),
    .D(n185_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_6_s0 (
    .Q(cyc19r_lswave_raw[6]),
    .D(n186_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_5_s0 (
    .Q(cyc19r_lswave_raw[5]),
    .D(n187_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_4_s0 (
    .Q(cyc19r_lswave_raw[4]),
    .D(n188_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_3_s0 (
    .Q(cyc19r_lswave_raw[3]),
    .D(n189_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_2_s0 (
    .Q(cyc19r_lswave_raw[2]),
    .D(n190_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_1_s0 (
    .Q(cyc19r_lswave_raw[1]),
    .D(n191_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_0_s0 (
    .Q(cyc19r_lswave_raw[0]),
    .D(n192_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_sign_s0 (
    .Q(cyc19r_lswave_sign),
    .D(cyc19c_phase_modded[9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_dc_s0 (
    .Q(cyc19r_dc),
    .D(cyc18r_dc),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_dm_s0 (
    .Q(cyc19r_dm),
    .D(cyc18r_dm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_9_s0 (
    .Q(cyc20r_fpwave_mantissa[9]),
    .D(n390_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_8_s0 (
    .Q(cyc20r_fpwave_mantissa[8]),
    .D(n391_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_7_s0 (
    .Q(cyc20r_fpwave_mantissa[7]),
    .D(n392_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_6_s0 (
    .Q(cyc20r_fpwave_mantissa[6]),
    .D(n393_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_5_s0 (
    .Q(cyc20r_fpwave_mantissa[5]),
    .D(n394_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_4_s0 (
    .Q(cyc20r_fpwave_mantissa[4]),
    .D(n395_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_3_s0 (
    .Q(cyc20r_fpwave_mantissa_0[3]),
    .D(n396_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_2_s0 (
    .Q(cyc20r_fpwave_mantissa_0[2]),
    .D(n397_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_1_s0 (
    .Q(cyc20r_fpwave_mantissa_0[1]),
    .D(n398_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_0_s0 (
    .Q(cyc20r_fpwave_mantissa_0[0]),
    .D(n399_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_3_s0 (
    .Q(cyc20r_fpwave_exponent[3]),
    .D(cyc20c_lswave_saturated_11_9),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_2_s0 (
    .Q(cyc20r_fpwave_exponent[2]),
    .D(cyc20c_lswave_saturated_10_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_1_s0 (
    .Q(cyc20r_fpwave_exponent[1]),
    .D(cyc20c_lswave_saturated_9_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_0_s0 (
    .Q(cyc20r_fpwave_exponent[0]),
    .D(cyc20c_lswave_saturated_8_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFE cyc20r_fpwave_sign_s0 (
    .Q(cyc20r_fpwave_sign),
    .D(cyc19r_lswave_sign),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_dc_s0 (
    .Q(cyc20r_dc),
    .D(cyc19r_dc),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_dm_s0 (
    .Q(cyc20r_dm),
    .D(cyc19r_dm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_attnlv_max_s0 (
    .Q(cyc20r_attnlv_max),
    .D(op_attnlv_max),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_8_s0 (
    .Q(cyc21r_intwave[8]),
    .D(dac_opdata[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_7_s0 (
    .Q(cyc21r_intwave[7]),
    .D(dac_opdata[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_6_s0 (
    .Q(cyc21r_intwave[6]),
    .D(dac_opdata[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_5_s0 (
    .Q(cyc21r_intwave[5]),
    .D(dac_opdata[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_4_s0 (
    .Q(cyc21r_intwave[4]),
    .D(dac_opdata[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_3_s0 (
    .Q(cyc21r_intwave[3]),
    .D(dac_opdata[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_2_s0 (
    .Q(cyc21r_intwave[2]),
    .D(cyc21c_intwave_flipped[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_1_s0 (
    .Q(cyc21r_intwave[1]),
    .D(cyc21c_intwave_flipped[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_0_s0 (
    .Q(cyc21r_intwave[0]),
    .D(cyc21c_intwave_flipped[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_11_s0 (
    .Q(cyc21r_modsum[11]),
    .D(cyc21c_modsum[12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_10_s0 (
    .Q(cyc21r_modsum[10]),
    .D(cyc21c_modsum[11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_9_s0 (
    .Q(cyc21r_modsum[9]),
    .D(cyc21c_modsum[10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_8_s0 (
    .Q(cyc21r_modsum[8]),
    .D(cyc21c_modsum[9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_7_s0 (
    .Q(cyc21r_modsum[7]),
    .D(cyc21c_modsum[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_6_s0 (
    .Q(cyc21r_modsum[6]),
    .D(cyc21c_modsum[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_5_s0 (
    .Q(cyc21r_modsum[5]),
    .D(cyc21c_modsum[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_4_s0 (
    .Q(cyc21r_modsum[4]),
    .D(cyc21c_modsum[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_3_s0 (
    .Q(cyc21r_modsum[3]),
    .D(cyc21c_modsum[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_2_s0 (
    .Q(cyc21r_modsum[2]),
    .D(cyc21c_modsum[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_1_s0 (
    .Q(cyc21r_modsum[1]),
    .D(cyc21c_modsum[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_0_s0 (
    .Q(cyc21r_modsum[0]),
    .D(cyc21c_modsum[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_inhibit_fdbk_s0 (
    .Q(cyc21r_inhibit_fdbk),
    .D(inhibit_fdbk),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_dc_s0 (
    .Q(cyc18r_dc),
    .D(dc),
    .CLK(clk),
    .CE(n86_4) 
);
  ALU cyc19c_phase_modded_0_s (
    .SUM(cyc19c_phase_modded[0]),
    .COUT(cyc19c_phase_modded_0_2),
    .I0(op_phase[0]),
    .I1(cyc19c_op_fdbk[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_phase_modded_0_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_1_s (
    .SUM(cyc19c_phase_modded[1]),
    .COUT(cyc19c_phase_modded_1_2),
    .I0(op_phase[1]),
    .I1(cyc19c_op_fdbk[1]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_0_2) 
);
defparam cyc19c_phase_modded_1_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_2_s (
    .SUM(cyc19c_phase_modded[2]),
    .COUT(cyc19c_phase_modded_2_2),
    .I0(op_phase[2]),
    .I1(cyc19c_op_fdbk[2]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_1_2) 
);
defparam cyc19c_phase_modded_2_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_3_s (
    .SUM(cyc19c_phase_modded[3]),
    .COUT(cyc19c_phase_modded_3_2),
    .I0(op_phase[3]),
    .I1(cyc19c_op_fdbk[3]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_2_2) 
);
defparam cyc19c_phase_modded_3_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_4_s (
    .SUM(cyc19c_phase_modded[4]),
    .COUT(cyc19c_phase_modded_4_2),
    .I0(op_phase[4]),
    .I1(cyc19c_op_fdbk[4]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_3_2) 
);
defparam cyc19c_phase_modded_4_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_5_s (
    .SUM(cyc19c_phase_modded[5]),
    .COUT(cyc19c_phase_modded_5_2),
    .I0(op_phase[5]),
    .I1(cyc19c_op_fdbk[5]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_4_2) 
);
defparam cyc19c_phase_modded_5_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_6_s (
    .SUM(cyc19c_phase_modded[6]),
    .COUT(cyc19c_phase_modded_6_2),
    .I0(op_phase[6]),
    .I1(cyc19c_op_fdbk[6]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_5_2) 
);
defparam cyc19c_phase_modded_6_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_7_s (
    .SUM(cyc19c_phase_modded[7]),
    .COUT(cyc19c_phase_modded_7_2),
    .I0(op_phase[7]),
    .I1(cyc19c_op_fdbk[7]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_6_2) 
);
defparam cyc19c_phase_modded_7_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_8_s (
    .SUM(cyc19c_phase_modded[8]),
    .COUT(cyc19c_phase_modded_8_2),
    .I0(op_phase[8]),
    .I1(cyc19c_op_fdbk[8]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_7_2) 
);
defparam cyc19c_phase_modded_8_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_9_s (
    .SUM(cyc19c_phase_modded[9]),
    .COUT(cyc19c_phase_modded_9_0_COUT),
    .I0(op_phase[9]),
    .I1(cyc19c_op_fdbk[9]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_8_2) 
);
defparam cyc19c_phase_modded_9_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_1),
    .COUT(n399_2),
    .I0(cyc20c_exp_op0[0]),
    .I1(cyc20c_exp_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_1),
    .COUT(n398_2),
    .I0(cyc20c_exp_op0[1]),
    .I1(cyc20c_exp_op1[1]),
    .I3(GND),
    .CIN(n399_2) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_1),
    .COUT(n397_2),
    .I0(cyc20c_exp_op0[2]),
    .I1(cyc20c_exp_op1[2]),
    .I3(GND),
    .CIN(n398_2) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_1),
    .COUT(n396_2),
    .I0(cyc20c_exp_op0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n397_2) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_1),
    .COUT(n395_2),
    .I0(cyc20c_exp_op0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n396_2) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_1),
    .COUT(n394_2),
    .I0(cyc20c_exp_op0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n395_2) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_1),
    .COUT(n393_2),
    .I0(cyc20c_exp_op0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n394_2) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_1),
    .COUT(n392_2),
    .I0(cyc20c_exp_op0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n393_2) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_1),
    .COUT(n391_2),
    .I0(cyc20c_exp_op0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n392_2) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_1),
    .COUT(n390_0_COUT),
    .I0(cyc20c_exp_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n391_2) 
);
defparam n390_s.ALU_MODE=0;
  ALU cyc21c_modsum_0_s (
    .SUM(cyc21c_modsum[0]),
    .COUT(cyc21c_modsum_0_2),
    .I0(cyc21c_mod_z_tap6[0]),
    .I1(cyc21c_mod_zz_tap6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc21c_modsum_0_s.ALU_MODE=0;
  ALU cyc21c_modsum_1_s (
    .SUM(cyc21c_modsum[1]),
    .COUT(cyc21c_modsum_1_2),
    .I0(cyc21c_mod_z_tap6[1]),
    .I1(cyc21c_mod_zz_tap6[1]),
    .I3(GND),
    .CIN(cyc21c_modsum_0_2) 
);
defparam cyc21c_modsum_1_s.ALU_MODE=0;
  ALU cyc21c_modsum_2_s (
    .SUM(cyc21c_modsum[2]),
    .COUT(cyc21c_modsum_2_2),
    .I0(cyc21c_mod_z_tap6[2]),
    .I1(cyc21c_mod_zz_tap6[2]),
    .I3(GND),
    .CIN(cyc21c_modsum_1_2) 
);
defparam cyc21c_modsum_2_s.ALU_MODE=0;
  ALU cyc21c_modsum_3_s (
    .SUM(cyc21c_modsum[3]),
    .COUT(cyc21c_modsum_3_2),
    .I0(cyc21c_mod_z_tap6[3]),
    .I1(cyc21c_mod_zz_tap6[3]),
    .I3(GND),
    .CIN(cyc21c_modsum_2_2) 
);
defparam cyc21c_modsum_3_s.ALU_MODE=0;
  ALU cyc21c_modsum_4_s (
    .SUM(cyc21c_modsum[4]),
    .COUT(cyc21c_modsum_4_2),
    .I0(cyc21c_mod_z_tap6[4]),
    .I1(cyc21c_mod_zz_tap6[4]),
    .I3(GND),
    .CIN(cyc21c_modsum_3_2) 
);
defparam cyc21c_modsum_4_s.ALU_MODE=0;
  ALU cyc21c_modsum_5_s (
    .SUM(cyc21c_modsum[5]),
    .COUT(cyc21c_modsum_5_2),
    .I0(cyc21c_mod_z_tap6[5]),
    .I1(cyc21c_mod_zz_tap6[5]),
    .I3(GND),
    .CIN(cyc21c_modsum_4_2) 
);
defparam cyc21c_modsum_5_s.ALU_MODE=0;
  ALU cyc21c_modsum_6_s (
    .SUM(cyc21c_modsum[6]),
    .COUT(cyc21c_modsum_6_2),
    .I0(cyc21c_mod_z_tap6[6]),
    .I1(cyc21c_mod_zz_tap6[6]),
    .I3(GND),
    .CIN(cyc21c_modsum_5_2) 
);
defparam cyc21c_modsum_6_s.ALU_MODE=0;
  ALU cyc21c_modsum_7_s (
    .SUM(cyc21c_modsum[7]),
    .COUT(cyc21c_modsum_7_2),
    .I0(cyc21c_mod_z_tap6[7]),
    .I1(cyc21c_mod_zz_tap6[7]),
    .I3(GND),
    .CIN(cyc21c_modsum_6_2) 
);
defparam cyc21c_modsum_7_s.ALU_MODE=0;
  ALU cyc21c_modsum_8_s (
    .SUM(cyc21c_modsum[8]),
    .COUT(cyc21c_modsum_8_2),
    .I0(cyc21c_mod_z_tap6[8]),
    .I1(cyc21c_mod_zz_tap6[8]),
    .I3(GND),
    .CIN(cyc21c_modsum_7_2) 
);
defparam cyc21c_modsum_8_s.ALU_MODE=0;
  ALU cyc21c_modsum_9_s (
    .SUM(cyc21c_modsum[9]),
    .COUT(cyc21c_modsum_9_2),
    .I0(cyc21c_mod_z_tap6[9]),
    .I1(cyc21c_mod_zz_tap6[9]),
    .I3(GND),
    .CIN(cyc21c_modsum_8_2) 
);
defparam cyc21c_modsum_9_s.ALU_MODE=0;
  ALU cyc21c_modsum_10_s (
    .SUM(cyc21c_modsum[10]),
    .COUT(cyc21c_modsum_10_2),
    .I0(cyc21c_mod_z_tap6[10]),
    .I1(cyc21c_mod_zz_tap6[10]),
    .I3(GND),
    .CIN(cyc21c_modsum_9_2) 
);
defparam cyc21c_modsum_10_s.ALU_MODE=0;
  ALU cyc21c_modsum_11_s (
    .SUM(cyc21c_modsum[11]),
    .COUT(cyc21c_modsum_11_2),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_10_2) 
);
defparam cyc21c_modsum_11_s.ALU_MODE=0;
  ALU cyc21c_modsum_12_s (
    .SUM(cyc21c_modsum[12]),
    .COUT(cyc21c_modsum_12_0_COUT),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_11_2) 
);
defparam cyc21c_modsum_12_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(cyc19c_logsin_op0[0]),
    .I1(cyc19c_logsin_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n191_3),
    .I0(cyc19c_logsin_op0[1]),
    .I1(cyc19c_logsin_op1[1]),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_2),
    .COUT(n190_3),
    .I0(cyc19c_logsin_op0[2]),
    .I1(cyc19c_logsin_op1[2]),
    .I3(GND),
    .CIN(n191_3) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_2),
    .COUT(n189_3),
    .I0(cyc19c_logsin_op0[3]),
    .I1(cyc19c_logsin_op1[3]),
    .I3(GND),
    .CIN(n190_3) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_2),
    .COUT(n188_3),
    .I0(cyc19c_logsin_op0[4]),
    .I1(cyc19c_logsin_op1[4]),
    .I3(GND),
    .CIN(n189_3) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_2),
    .COUT(n187_3),
    .I0(cyc19c_logsin_op0[5]),
    .I1(cyc19c_logsin_op1[5]),
    .I3(GND),
    .CIN(n188_3) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(cyc19c_logsin_op0[6]),
    .I1(cyc19c_logsin_op1[6]),
    .I3(GND),
    .CIN(n187_3) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(cyc19c_logsin_op0[7]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(cyc19c_logsin_op0[8]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(cyc19c_logsin_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_2),
    .COUT(n181_6),
    .I0(cyc19c_logsin_op0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n182_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_4_s (
    .SUM(cyc20c_lswave_attenuated[4]),
    .COUT(cyc20c_lswave_attenuated_4_3),
    .I0(cyc19r_lswave_raw[4]),
    .I1(op_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc20c_lswave_attenuated_4_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_5_s (
    .SUM(cyc20c_lswave_attenuated[5]),
    .COUT(cyc20c_lswave_attenuated_5_3),
    .I0(cyc19r_lswave_raw[5]),
    .I1(op_attnlv[1]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_4_3) 
);
defparam cyc20c_lswave_attenuated_5_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_6_s (
    .SUM(cyc20c_lswave_attenuated[6]),
    .COUT(cyc20c_lswave_attenuated_6_3),
    .I0(cyc19r_lswave_raw[6]),
    .I1(op_attnlv[2]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_5_3) 
);
defparam cyc20c_lswave_attenuated_6_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_7_s (
    .SUM(cyc20c_lswave_attenuated[7]),
    .COUT(cyc20c_lswave_attenuated_7_3),
    .I0(cyc19r_lswave_raw[7]),
    .I1(op_attnlv[3]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_6_3) 
);
defparam cyc20c_lswave_attenuated_7_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_8_s (
    .SUM(cyc20c_lswave_attenuated[8]),
    .COUT(cyc20c_lswave_attenuated_8_3),
    .I0(cyc19r_lswave_raw[8]),
    .I1(op_attnlv[4]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_7_3) 
);
defparam cyc20c_lswave_attenuated_8_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_9_s (
    .SUM(cyc20c_lswave_attenuated[9]),
    .COUT(cyc20c_lswave_attenuated_9_3),
    .I0(cyc19r_lswave_raw[9]),
    .I1(op_attnlv[5]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_8_3) 
);
defparam cyc20c_lswave_attenuated_9_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_10_s (
    .SUM(cyc20c_lswave_attenuated[10]),
    .COUT(cyc20c_lswave_attenuated_10_3),
    .I0(cyc19r_lswave_raw[10]),
    .I1(op_attnlv[6]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_9_3) 
);
defparam cyc20c_lswave_attenuated_10_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_11_s (
    .SUM(cyc20c_lswave_attenuated[11]),
    .COUT(cyc20c_lswave_attenuated[12]),
    .I0(cyc19r_lswave_raw[11]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_10_3) 
);
defparam cyc20c_lswave_attenuated_11_s.ALU_MODE=0;
  MUX2_LUT5 cyc19c_logsin_op0_4_s5 (
    .O(cyc19c_logsin_op0[4]),
    .I0(cyc19c_logsin_op0_4_11),
    .I1(cyc19c_logsin_op0_4_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_3_s5 (
    .O(cyc19c_logsin_op0[3]),
    .I0(cyc19c_logsin_op0_3_11),
    .I1(cyc19c_logsin_op0_3_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_2_s5 (
    .O(cyc19c_logsin_op0[2]),
    .I0(cyc19c_logsin_op0_2_11),
    .I1(cyc19c_logsin_op0_2_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_1_s5 (
    .O(cyc19c_logsin_op0[1]),
    .I0(cyc19c_logsin_op0_1_11),
    .I1(cyc19c_logsin_op0_1_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_0_s5 (
    .O(cyc19c_logsin_op0[0]),
    .I0(cyc19c_logsin_op0_0_11),
    .I1(cyc19c_logsin_op0_0_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_7_s5 (
    .O(cyc20c_exp_op0[7]),
    .I0(cyc20c_exp_op0_7_11),
    .I1(cyc20c_exp_op0_7_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_6_s5 (
    .O(cyc20c_exp_op0[6]),
    .I0(cyc20c_exp_op0_6_11),
    .I1(cyc20c_exp_op0_6_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_5_s5 (
    .O(cyc20c_exp_op0[5]),
    .I0(cyc20c_exp_op0_5_11),
    .I1(cyc20c_exp_op0_5_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_4_s5 (
    .O(cyc20c_exp_op0[4]),
    .I0(cyc20c_exp_op0_4_11),
    .I1(cyc20c_exp_op0_4_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_3_s5 (
    .O(cyc20c_exp_op0[3]),
    .I0(cyc20c_exp_op0_3_11),
    .I1(cyc20c_exp_op0_3_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_2_s5 (
    .O(cyc20c_exp_op0[2]),
    .I0(cyc20c_exp_op0_2_11),
    .I1(cyc20c_exp_op0_2_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_1_s5 (
    .O(cyc20c_exp_op0[1]),
    .I0(cyc20c_exp_op0_1_11),
    .I1(cyc20c_exp_op0_1_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_0_s5 (
    .O(cyc20c_exp_op0[0]),
    .I0(cyc20c_exp_op0_0_11),
    .I1(cyc20c_exp_op0_0_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  INV cyc20c_lswave_saturated_11_s5 (
    .O(cyc20c_lswave_saturated_11_9),
    .I(cyc20c_lswave_attenuated[11]) 
);
  INV cyc20c_lswave_saturated_10_s3 (
    .O(cyc20c_lswave_saturated_10_6),
    .I(cyc20c_lswave_attenuated[10]) 
);
  INV cyc20c_lswave_saturated_9_s3 (
    .O(cyc20c_lswave_saturated_9_6),
    .I(cyc20c_lswave_attenuated[9]) 
);
  INV cyc20c_lswave_saturated_8_s3 (
    .O(cyc20c_lswave_saturated_8_6),
    .I(cyc20c_lswave_attenuated[8]) 
);
  IKAOPLL_logsinrom u_cyc19c_logsinrom (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19c_logsin_addr(cyc19c_logsin_addr[5:1]),
    .cyc19c_phase_modded_4_1(cyc19c_phase_modded[4]),
    .cyc19c_phase_modded_5_1(cyc19c_phase_modded[5]),
    .cyc19c_phase_modded_8_1(cyc19c_phase_modded[8]),
    .cyc19c_logsin_data(cyc19c_logsin_data[45:0])
);
  IKAOPLL_exprom u_cyc20c_exprom (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc20c_lswave_saturated(cyc20c_lswave_saturated[5:1]),
    .cyc20c_lswave_attenuated_4_2(cyc20c_lswave_attenuated[4]),
    .cyc20c_lswave_attenuated_5_2(cyc20c_lswave_attenuated[5]),
    .cyc20c_lswave_attenuated_12_6(cyc20c_lswave_attenuated[12]),
    .cyc19r_lswave_raw(cyc19r_lswave_raw[3:2]),
    .cyc20c_exp_data_0(cyc20c_exp_data[0]),
    .cyc20c_exp_data_1(cyc20c_exp_data[1]),
    .cyc20c_exp_data_2(cyc20c_exp_data[2]),
    .cyc20c_exp_data_3(cyc20c_exp_data[3]),
    .cyc20c_exp_data_4(cyc20c_exp_data[4]),
    .cyc20c_exp_data_6(cyc20c_exp_data[6]),
    .cyc20c_exp_data_7(cyc20c_exp_data[7]),
    .cyc20c_exp_data_8(cyc20c_exp_data[8]),
    .cyc20c_exp_data_9(cyc20c_exp_data[9]),
    .cyc20c_exp_data_10(cyc20c_exp_data[10]),
    .cyc20c_exp_data_11(cyc20c_exp_data[11]),
    .cyc20c_exp_data_12(cyc20c_exp_data[12]),
    .cyc20c_exp_data_13(cyc20c_exp_data[13]),
    .cyc20c_exp_data_14(cyc20c_exp_data[14]),
    .cyc20c_exp_data_15(cyc20c_exp_data[15]),
    .cyc20c_exp_data_16(cyc20c_exp_data[16]),
    .cyc20c_exp_data_17(cyc20c_exp_data[17]),
    .cyc20c_exp_data_18(cyc20c_exp_data[18]),
    .cyc20c_exp_data_19(cyc20c_exp_data[19]),
    .cyc20c_exp_data_20(cyc20c_exp_data[20]),
    .cyc20c_exp_data_23(cyc20c_exp_data[23]),
    .cyc20c_exp_data_24(cyc20c_exp_data[24]),
    .cyc20c_exp_data_25(cyc20c_exp_data[25]),
    .cyc20c_exp_data_26(cyc20c_exp_data[26]),
    .cyc20c_exp_data_27(cyc20c_exp_data[27]),
    .cyc20c_exp_data_28(cyc20c_exp_data[28]),
    .cyc20c_exp_data_29(cyc20c_exp_data[29]),
    .cyc20c_exp_data_30(cyc20c_exp_data[30]),
    .cyc20c_exp_data_31(cyc20c_exp_data[31]),
    .cyc20c_exp_data_32(cyc20c_exp_data[32]),
    .cyc20c_exp_data_33(cyc20c_exp_data[33]),
    .cyc20c_exp_data_34(cyc20c_exp_data[34]),
    .cyc20c_exp_data_35(cyc20c_exp_data[35]),
    .cyc20c_exp_data_36(cyc20c_exp_data[36]),
    .cyc20c_exp_data_37(cyc20c_exp_data[37]),
    .cyc20c_exp_data_38(cyc20c_exp_data[38]),
    .cyc20c_exp_data_39(cyc20c_exp_data[39]),
    .cyc20c_exp_data_40(cyc20c_exp_data[40]),
    .cyc20c_exp_data_41(cyc20c_exp_data[41]),
    .cyc20c_exp_data_42(cyc20c_exp_data[42]),
    .cyc20c_exp_data_43(cyc20c_exp_data[43]),
    .cyc20c_exp_data_44(cyc20c_exp_data[44]),
    .cyc20c_exp_data_45(cyc20c_exp_data[45]),
    .cyc20c_exp_data_46(cyc20c_exp_data[46])
);
  IKAOPLL_sr_9 u_op_z_reg (
    .n525_3(n525_3),
    .clk(clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n526_3(n526_3),
    .n527_3(n527_3),
    .n528_3(n528_3),
    .n529_3(n529_3),
    .n530_3(n530_3),
    .n531_3(n531_3),
    .n532_3(n532_3),
    .n533_3(n533_3),
    .n534_3(n534_3),
    .n535_3(n535_3),
    .n524_3(n524_3),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .\sr[0] (\sr[0] [11:0]),
    .cyc21c_mod_z_tap9(cyc21c_mod_z_tap9[11:0])
);
  IKAOPLL_sr_10 u_op_zz_reg (
    .n597_3(n597_3),
    .clk(clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n598_3(n598_3),
    .n599_3(n599_3),
    .n600_3(n600_3),
    .n601_3(n601_3),
    .n602_3(n602_3),
    .n603_3(n603_3),
    .n604_3(n604_3),
    .n605_3(n605_3),
    .n606_3(n606_3),
    .n607_3(n607_3),
    .n596_3(n596_3),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .\sr[0] (\sr[0]_89 [11:0]),
    .cyc21c_mod_zz_tap9(cyc21c_mod_zz_tap9[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_op */
module IKAOPLL_sr_11 (
  clk,
  rst_n,
  rhythm_en,
  ro_ctrl,
  n86_4,
  perc_sr_d,
  perc_sr_q
)
;
input clk;
input rst_n;
input rhythm_en;
input ro_ctrl;
input n86_4;
input [8:0] perc_sr_d;
output [8:0] perc_sr_q;
wire \sr[0]_addr_tmp_13 ;
wire \sr[0]_0_26 ;
wire \sr[0]_addr_tmp_17 ;
wire \sr[0]_7_8 ;
wire \sr[0]_0_6 ;
wire \sr[0]_0_10 ;
wire \sr[0]_0_14 ;
wire \sr[0]_0_27 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 \sr[0]_0_s13  (
    .F(\sr[0]_addr_tmp_13 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ) 
);
defparam \sr[0]_0_s13 .INIT=4'h6;
  LUT3 \sr[0]_0_s14  (
    .F(\sr[0]_0_26 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_0_s14 .INIT=8'h78;
  LUT3 \sr[0]_addr_tmp_s7  (
    .F(\sr[0]_addr_tmp_17 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s7 .INIT=8'h87;
  LUT4 \sr[0]_7_s3  (
    .F(\sr[0]_7_8 ),
    .I0(rst_n),
    .I1(rhythm_en),
    .I2(ro_ctrl),
    .I3(n86_4) 
);
defparam \sr[0]_7_s3 .INIT=16'hF700;
  DFFE \sr[0]_0_s3  (
    .Q(\sr[0]_0_6 ),
    .D(\sr[0]_0_27 ),
    .CLK(clk),
    .CE(\sr[0]_7_8 ) 
);
  DFFE \sr[0]_0_s5  (
    .Q(\sr[0]_0_10 ),
    .D(\sr[0]_addr_tmp_13 ),
    .CLK(clk),
    .CE(\sr[0]_7_8 ) 
);
  DFFE \sr[0]_0_s7  (
    .Q(\sr[0]_0_14 ),
    .D(\sr[0]_0_26 ),
    .CLK(clk),
    .CE(\sr[0]_7_8 ) 
);
  RAM16SDP4 \sr[0]_0_s8  (
    .DO(perc_sr_q[3:0]),
    .DI(perc_sr_d[3:0]),
    .WAD({GND,\sr[0]_addr_tmp_17 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_27 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_0_s9  (
    .DO(perc_sr_q[7:4]),
    .DI(perc_sr_d[7:4]),
    .WAD({GND,\sr[0]_addr_tmp_17 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_27 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_0_s10  (
    .DO({DO[3:1],perc_sr_q[8]}),
    .DI({GND,GND,GND,perc_sr_d[8]}),
    .WAD({GND,\sr[0]_addr_tmp_17 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_27 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(clk) 
);
  INV \sr[0]_0_s15  (
    .O(\sr[0]_0_27 ),
    .I(\sr[0]_0_6 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_11 */
module IKAOPLL_dac (
  clk,
  n86_4,
  ro_ctrl,
  cycle_00,
  dac_opdata_0_3,
  n525_4,
  n526_4,
  dac_opdata_5_3,
  m_nc_sel,
  rst_n,
  rhythm_en,
  cyc20r_attnlv_max,
  cyc20r_fpwave_sign,
  dac_opdata_4_3,
  dac_opdata_4_8,
  cyc20r_dc,
  dac_opdata_2_3,
  dac_opdata_5_5,
  cycle_d4,
  mcyccntr_lo,
  cyc20r_fpwave_exponent,
  mcyccntr_hi,
  cyc20r_fpwave_mantissa,
  n379_4,
  perc_sr_d_3_6,
  perc_sr_d_1_5,
  n379_5,
  perc_sr_d_3_8,
  perc_sr_d_1_6,
  w_opll_out
)
;
input clk;
input n86_4;
input ro_ctrl;
input cycle_00;
input dac_opdata_0_3;
input n525_4;
input n526_4;
input dac_opdata_5_3;
input m_nc_sel;
input rst_n;
input rhythm_en;
input cyc20r_attnlv_max;
input cyc20r_fpwave_sign;
input dac_opdata_4_3;
input dac_opdata_4_8;
input cyc20r_dc;
input dac_opdata_2_3;
input dac_opdata_5_5;
input cycle_d4;
input [1:0] mcyccntr_lo;
input [3:0] cyc20r_fpwave_exponent;
input [0:0] mcyccntr_hi;
input [9:4] cyc20r_fpwave_mantissa;
output n379_4;
output perc_sr_d_3_6;
output perc_sr_d_1_5;
output n379_5;
output perc_sr_d_3_8;
output perc_sr_d_1_6;
output [15:0] w_opll_out;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n288_3;
wire n289_3;
wire n536_4;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire dac_acc_16_7;
wire n179_5;
wire perc_sr_d_8_4;
wire perc_sr_d_8_5;
wire perc_sr_d_7_4;
wire perc_sr_d_4_4;
wire perc_sr_d_3_4;
wire perc_sr_d_2_4;
wire perc_sr_d_3_7;
wire perc_sr_d_3_9;
wire perc_sr_d_1_7;
wire perc_sr_d_0_6;
wire perc_sr_d_1_9;
wire perc_sr_d_3_11;
wire n180_8;
wire n181_8;
wire n182_8;
wire n183_8;
wire n184_8;
wire n185_8;
wire n186_8;
wire n187_8;
wire n188_8;
wire n189_8;
wire n190_8;
wire n191_8;
wire n192_8;
wire n193_8;
wire n194_9;
wire dac_acc_0_11;
wire n195_6;
wire perc_sr_d_2_12;
wire perc_sr_d_4_12;
wire perc_sr_d_5_11;
wire perc_sr_d_6_11;
wire perc_sr_d_7_12;
wire ro_ctrl_z;
wire dac_acc_en;
wire n243_1;
wire n244_1;
wire n245_1;
wire n246_1;
wire n247_1;
wire n248_1;
wire n249_1;
wire n250_1;
wire n251_1;
wire n252_1;
wire n253_1;
wire n254_1;
wire n255_1;
wire n256_1;
wire n257_1;
wire n258_1;
wire n259_1;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_2;
wire n304_1;
wire n304_2;
wire n303_1;
wire n303_2;
wire n302_1;
wire n302_2;
wire n301_1;
wire n301_2;
wire n300_1;
wire n300_2;
wire n299_1;
wire n299_2;
wire n298_1;
wire n298_2;
wire n297_1;
wire n297_2;
wire n296_1;
wire n296_2;
wire n295_1;
wire n295_2;
wire n294_1;
wire n294_2;
wire n293_1;
wire n293_2;
wire n292_1;
wire n292_0_COUT;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire n282_2;
wire n282_3;
wire n281_2;
wire n281_3;
wire n280_2;
wire n280_3;
wire [8:0] perc_sr_d;
wire [7:2] dac_out;
wire [8:0] snddata_signmag;
wire [2:0] cyc0_dly;
wire [16:0] dac_acc;
wire [8:0] perc_sr_q;
wire [53:17] DOUT;
wire [54:0] CASO;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 perc_sr_d_8_s0 (
    .F(perc_sr_d[8]),
    .I0(n379_4),
    .I1(perc_sr_d_8_4),
    .I2(perc_sr_q[8]),
    .I3(perc_sr_d_8_5) 
);
defparam perc_sr_d_8_s0.INIT=16'hFF40;
  LUT4 perc_sr_d_3_s0 (
    .F(perc_sr_d[3]),
    .I0(perc_sr_d_8_5),
    .I1(perc_sr_d_3_4),
    .I2(perc_sr_d_3_11),
    .I3(perc_sr_d_3_6) 
);
defparam perc_sr_d_3_s0.INIT=16'hFCFA;
  LUT4 perc_sr_d_1_s0 (
    .F(perc_sr_d[1]),
    .I0(perc_sr_d_8_5),
    .I1(perc_sr_d_3_4),
    .I2(perc_sr_d_1_9),
    .I3(perc_sr_d_1_5) 
);
defparam perc_sr_d_1_s0.INIT=16'hFCFA;
  LUT4 perc_sr_d_0_s0 (
    .F(perc_sr_d[0]),
    .I0(perc_sr_d_3_4),
    .I1(perc_sr_d_8_5),
    .I2(perc_sr_d_0_6),
    .I3(dac_opdata_0_3) 
);
defparam perc_sr_d_0_s0.INIT=16'hFCFA;
  LUT4 n85_s0 (
    .F(n85_3),
    .I0(n525_4),
    .I1(perc_sr_d_7_4),
    .I2(perc_sr_d_7_12),
    .I3(perc_sr_d[8]) 
);
defparam n85_s0.INIT=16'h0BF4;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(n526_4),
    .I1(perc_sr_d_7_4),
    .I2(perc_sr_d_6_11),
    .I3(perc_sr_d[8]) 
);
defparam n86_s0.INIT=16'h0BF4;
  LUT4 n87_s0 (
    .F(n87_3),
    .I0(dac_opdata_5_3),
    .I1(perc_sr_d_7_4),
    .I2(perc_sr_d_5_11),
    .I3(perc_sr_d[8]) 
);
defparam n87_s0.INIT=16'h0BF4;
  LUT4 n88_s0 (
    .F(n88_3),
    .I0(perc_sr_d_4_4),
    .I1(perc_sr_d_7_4),
    .I2(perc_sr_d_4_12),
    .I3(perc_sr_d[8]) 
);
defparam n88_s0.INIT=16'h0BF4;
  LUT2 n89_s0 (
    .F(n89_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[3]) 
);
defparam n89_s0.INIT=4'h6;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(perc_sr_d_2_4),
    .I1(perc_sr_d_7_4),
    .I2(perc_sr_d_2_12),
    .I3(perc_sr_d[8]) 
);
defparam n90_s0.INIT=16'h0BF4;
  LUT2 n91_s0 (
    .F(n91_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[1]) 
);
defparam n91_s0.INIT=4'h6;
  LUT2 n92_s0 (
    .F(n92_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[0]) 
);
defparam n92_s0.INIT=4'h6;
  LUT2 dac_out_7_s0 (
    .F(dac_out[7]),
    .I0(snddata_signmag[7]),
    .I1(snddata_signmag[8]) 
);
defparam dac_out_7_s0.INIT=4'h6;
  LUT2 dac_out_6_s0 (
    .F(dac_out[6]),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[6]) 
);
defparam dac_out_6_s0.INIT=4'h6;
  LUT2 dac_out_5_s0 (
    .F(dac_out[5]),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[5]) 
);
defparam dac_out_5_s0.INIT=4'h6;
  LUT2 dac_out_4_s0 (
    .F(dac_out[4]),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[4]) 
);
defparam dac_out_4_s0.INIT=4'h6;
  LUT2 dac_out_3_s0 (
    .F(dac_out[3]),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[3]) 
);
defparam dac_out_3_s0.INIT=4'h6;
  LUT2 dac_out_2_s0 (
    .F(dac_out[2]),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[2]) 
);
defparam dac_out_2_s0.INIT=4'h6;
  LUT2 n288_s (
    .F(n288_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[1]) 
);
defparam n288_s.INIT=4'h6;
  LUT2 n289_s (
    .F(n289_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[0]) 
);
defparam n289_s.INIT=4'h6;
  LUT2 n536_s1 (
    .F(n536_4),
    .I0(cyc0_dly[2]),
    .I1(n86_4) 
);
defparam n536_s1.INIT=4'h8;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(n243_1),
    .I1(n292_1),
    .I2(ro_ctrl_z) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(n293_1),
    .I1(n244_1),
    .I2(ro_ctrl_z) 
);
defparam n310_s0.INIT=8'hCA;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n294_1),
    .I1(n245_1),
    .I2(ro_ctrl_z) 
);
defparam n311_s0.INIT=8'hCA;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n295_1),
    .I1(n246_1),
    .I2(ro_ctrl_z) 
);
defparam n312_s0.INIT=8'hCA;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n296_1),
    .I1(n247_1),
    .I2(ro_ctrl_z) 
);
defparam n313_s0.INIT=8'hCA;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(n297_1),
    .I1(n248_1),
    .I2(ro_ctrl_z) 
);
defparam n314_s0.INIT=8'hCA;
  LUT3 n315_s0 (
    .F(n315_3),
    .I0(n298_1),
    .I1(n249_1),
    .I2(ro_ctrl_z) 
);
defparam n315_s0.INIT=8'hCA;
  LUT3 n316_s0 (
    .F(n316_3),
    .I0(n299_1),
    .I1(n250_1),
    .I2(ro_ctrl_z) 
);
defparam n316_s0.INIT=8'hCA;
  LUT3 n317_s0 (
    .F(n317_3),
    .I0(n300_1),
    .I1(n251_1),
    .I2(ro_ctrl_z) 
);
defparam n317_s0.INIT=8'hCA;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(n301_1),
    .I1(n252_1),
    .I2(ro_ctrl_z) 
);
defparam n318_s0.INIT=8'hCA;
  LUT3 n319_s0 (
    .F(n319_3),
    .I0(n302_1),
    .I1(n253_1),
    .I2(ro_ctrl_z) 
);
defparam n319_s0.INIT=8'hCA;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(n303_1),
    .I1(n254_1),
    .I2(ro_ctrl_z) 
);
defparam n320_s0.INIT=8'hCA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(n304_1),
    .I1(n255_1),
    .I2(ro_ctrl_z) 
);
defparam n321_s0.INIT=8'hCA;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n305_1),
    .I1(n256_1),
    .I2(ro_ctrl_z) 
);
defparam n322_s0.INIT=8'hCA;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n306_1),
    .I1(n257_1),
    .I2(ro_ctrl_z) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n307_1),
    .I1(n258_1),
    .I2(ro_ctrl_z) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(dac_acc[0]),
    .I1(n259_1),
    .I2(ro_ctrl_z) 
);
defparam n325_s0.INIT=8'hCA;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(m_nc_sel),
    .I1(n379_5),
    .I2(mcyccntr_lo[0]),
    .I3(mcyccntr_lo[1]) 
);
defparam n379_s1.INIT=16'hE0EE;
  LUT2 dac_acc_16_s3 (
    .F(dac_acc_16_7),
    .I0(dac_acc_en),
    .I1(n86_4) 
);
defparam dac_acc_16_s3.INIT=4'h8;
  LUT2 n179_s1 (
    .F(n179_5),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]) 
);
defparam n179_s1.INIT=4'hE;
  LUT2 perc_sr_d_8_s1 (
    .F(perc_sr_d_8_4),
    .I0(rst_n),
    .I1(rhythm_en) 
);
defparam perc_sr_d_8_s1.INIT=4'h8;
  LUT3 perc_sr_d_8_s2 (
    .F(perc_sr_d_8_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(n379_4) 
);
defparam perc_sr_d_8_s2.INIT=8'h40;
  LUT2 perc_sr_d_7_s1 (
    .F(perc_sr_d_7_4),
    .I0(cyc20r_attnlv_max),
    .I1(n379_4) 
);
defparam perc_sr_d_7_s1.INIT=4'h4;
  LUT3 perc_sr_d_4_s1 (
    .F(perc_sr_d_4_4),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_4_8) 
);
defparam perc_sr_d_4_s1.INIT=8'hA3;
  LUT4 perc_sr_d_3_s1 (
    .F(perc_sr_d_3_4),
    .I0(cyc20r_dc),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(n379_4) 
);
defparam perc_sr_d_3_s1.INIT=16'h0B00;
  LUT4 perc_sr_d_3_s3 (
    .F(perc_sr_d_3_6),
    .I0(perc_sr_d_3_7),
    .I1(perc_sr_d_3_8),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam perc_sr_d_3_s3.INIT=16'h3A00;
  LUT3 perc_sr_d_2_s1 (
    .F(perc_sr_d_2_4),
    .I0(dac_opdata_4_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_2_3) 
);
defparam perc_sr_d_2_s1.INIT=8'hA3;
  LUT4 perc_sr_d_1_s2 (
    .F(perc_sr_d_1_5),
    .I0(dac_opdata_5_5),
    .I1(perc_sr_d_1_6),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam perc_sr_d_1_s2.INIT=16'hC500;
  LUT3 n379_s2 (
    .F(n379_5),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(rhythm_en) 
);
defparam n379_s2.INIT=8'h40;
  LUT2 perc_sr_d_3_s4 (
    .F(perc_sr_d_3_7),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]) 
);
defparam perc_sr_d_3_s4.INIT=4'h8;
  LUT4 perc_sr_d_3_s5 (
    .F(perc_sr_d_3_8),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[7]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(perc_sr_d_3_9) 
);
defparam perc_sr_d_3_s5.INIT=16'h5F30;
  LUT4 perc_sr_d_1_s3 (
    .F(perc_sr_d_1_6),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[7]),
    .I2(cyc20r_fpwave_exponent[0]),
    .I3(perc_sr_d_1_7) 
);
defparam perc_sr_d_1_s3.INIT=16'h0CFA;
  LUT4 perc_sr_d_3_s6 (
    .F(perc_sr_d_3_9),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam perc_sr_d_3_s6.INIT=16'hF503;
  LUT4 perc_sr_d_1_s4 (
    .F(perc_sr_d_1_7),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[0]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam perc_sr_d_1_s4.INIT=16'h305F;
  LUT4 perc_sr_d_2_s4 (
    .F(perc_sr_d[2]),
    .I0(cyc20r_attnlv_max),
    .I1(n379_4),
    .I2(perc_sr_d_2_4),
    .I3(perc_sr_d_2_12) 
);
defparam perc_sr_d_2_s4.INIT=16'hFF04;
  LUT4 perc_sr_d_4_s4 (
    .F(perc_sr_d[4]),
    .I0(cyc20r_attnlv_max),
    .I1(n379_4),
    .I2(perc_sr_d_4_4),
    .I3(perc_sr_d_4_12) 
);
defparam perc_sr_d_4_s4.INIT=16'hFF04;
  LUT4 perc_sr_d_5_s3 (
    .F(perc_sr_d[5]),
    .I0(cyc20r_attnlv_max),
    .I1(n379_4),
    .I2(dac_opdata_5_3),
    .I3(perc_sr_d_5_11) 
);
defparam perc_sr_d_5_s3.INIT=16'hFF04;
  LUT4 perc_sr_d_6_s3 (
    .F(perc_sr_d[6]),
    .I0(cyc20r_attnlv_max),
    .I1(n379_4),
    .I2(n526_4),
    .I3(perc_sr_d_6_11) 
);
defparam perc_sr_d_6_s3.INIT=16'hFF04;
  LUT4 perc_sr_d_7_s4 (
    .F(perc_sr_d[7]),
    .I0(cyc20r_attnlv_max),
    .I1(n379_4),
    .I2(n525_4),
    .I3(perc_sr_d_7_12) 
);
defparam perc_sr_d_7_s4.INIT=16'hFF04;
  LUT4 perc_sr_d_0_s2 (
    .F(perc_sr_d_0_6),
    .I0(n379_4),
    .I1(perc_sr_q[0]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_0_s2.INIT=16'h4000;
  LUT4 perc_sr_d_1_s5 (
    .F(perc_sr_d_1_9),
    .I0(n379_4),
    .I1(perc_sr_q[1]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_1_s5.INIT=16'h4000;
  LUT4 perc_sr_d_3_s7 (
    .F(perc_sr_d_3_11),
    .I0(n379_4),
    .I1(perc_sr_q[3]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_3_s7.INIT=16'h4000;
  LUT3 n180_s3 (
    .F(n180_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[14]) 
);
defparam n180_s3.INIT=8'hB0;
  LUT3 n181_s3 (
    .F(n181_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[13]) 
);
defparam n181_s3.INIT=8'hB0;
  LUT3 n182_s3 (
    .F(n182_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[12]) 
);
defparam n182_s3.INIT=8'hB0;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[11]) 
);
defparam n183_s3.INIT=8'hB0;
  LUT3 n184_s3 (
    .F(n184_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[10]) 
);
defparam n184_s3.INIT=8'hB0;
  LUT3 n185_s3 (
    .F(n185_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[9]) 
);
defparam n185_s3.INIT=8'hB0;
  LUT3 n186_s3 (
    .F(n186_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[8]) 
);
defparam n186_s3.INIT=8'hB0;
  LUT3 n187_s3 (
    .F(n187_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[7]) 
);
defparam n187_s3.INIT=8'hB0;
  LUT3 n188_s3 (
    .F(n188_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[6]) 
);
defparam n188_s3.INIT=8'hB0;
  LUT3 n189_s3 (
    .F(n189_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[5]) 
);
defparam n189_s3.INIT=8'hB0;
  LUT3 n190_s3 (
    .F(n190_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[4]) 
);
defparam n190_s3.INIT=8'hB0;
  LUT3 n191_s3 (
    .F(n191_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[3]) 
);
defparam n191_s3.INIT=8'hB0;
  LUT3 n192_s3 (
    .F(n192_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[2]) 
);
defparam n192_s3.INIT=8'hB0;
  LUT3 n193_s3 (
    .F(n193_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[1]) 
);
defparam n193_s3.INIT=8'hB0;
  LUT3 n194_s4 (
    .F(n194_9),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[0]) 
);
defparam n194_s4.INIT=8'hB0;
  LUT3 dac_acc_0_s5 (
    .F(dac_acc_0_11),
    .I0(ro_ctrl_z),
    .I1(dac_acc_en),
    .I2(n86_4) 
);
defparam dac_acc_0_s5.INIT=8'h80;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]),
    .I2(cyc0_dly[2]),
    .I3(n86_4) 
);
defparam n195_s2.INIT=16'h4000;
  LUT4 perc_sr_d_2_s6 (
    .F(perc_sr_d_2_12),
    .I0(n379_4),
    .I1(perc_sr_q[2]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_2_s6.INIT=16'h4000;
  LUT4 perc_sr_d_4_s6 (
    .F(perc_sr_d_4_12),
    .I0(n379_4),
    .I1(perc_sr_q[4]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_4_s6.INIT=16'h4000;
  LUT4 perc_sr_d_5_s5 (
    .F(perc_sr_d_5_11),
    .I0(n379_4),
    .I1(perc_sr_q[5]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_5_s5.INIT=16'h4000;
  LUT4 perc_sr_d_6_s5 (
    .F(perc_sr_d_6_11),
    .I0(n379_4),
    .I1(perc_sr_q[6]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_6_s5.INIT=16'h4000;
  LUT4 perc_sr_d_7_s6 (
    .F(perc_sr_d_7_12),
    .I0(n379_4),
    .I1(perc_sr_q[7]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam perc_sr_d_7_s6.INIT=16'h4000;
  DFFE snddata_signmag_7_s0 (
    .Q(snddata_signmag[7]),
    .D(n85_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_6_s0 (
    .Q(snddata_signmag[6]),
    .D(n86_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_5_s0 (
    .Q(snddata_signmag[5]),
    .D(n87_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_4_s0 (
    .Q(snddata_signmag[4]),
    .D(n88_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_3_s0 (
    .Q(snddata_signmag[3]),
    .D(n89_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_2_s0 (
    .Q(snddata_signmag[2]),
    .D(n90_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_1_s0 (
    .Q(snddata_signmag[1]),
    .D(n91_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_0_s0 (
    .Q(snddata_signmag[0]),
    .D(n92_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE ro_ctrl_z_s0 (
    .Q(ro_ctrl_z),
    .D(ro_ctrl),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_2_s0 (
    .Q(cyc0_dly[2]),
    .D(cyc0_dly[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_1_s0 (
    .Q(cyc0_dly[1]),
    .D(cyc0_dly[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_0_s0 (
    .Q(cyc0_dly[0]),
    .D(cycle_00),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE dac_acc_en_s0 (
    .Q(dac_acc_en),
    .D(n379_4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE dac_acc_16_s0 (
    .Q(dac_acc[16]),
    .D(n309_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_15_s0 (
    .Q(dac_acc[15]),
    .D(n310_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_14_s0 (
    .Q(dac_acc[14]),
    .D(n311_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_13_s0 (
    .Q(dac_acc[13]),
    .D(n312_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_12_s0 (
    .Q(dac_acc[12]),
    .D(n313_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_11_s0 (
    .Q(dac_acc[11]),
    .D(n314_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_10_s0 (
    .Q(dac_acc[10]),
    .D(n315_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_9_s0 (
    .Q(dac_acc[9]),
    .D(n316_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_8_s0 (
    .Q(dac_acc[8]),
    .D(n317_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_7_s0 (
    .Q(dac_acc[7]),
    .D(n318_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_6_s0 (
    .Q(dac_acc[6]),
    .D(n319_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_5_s0 (
    .Q(dac_acc[5]),
    .D(n320_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_4_s0 (
    .Q(dac_acc[4]),
    .D(n321_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_3_s0 (
    .Q(dac_acc[3]),
    .D(n322_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_2_s0 (
    .Q(dac_acc[2]),
    .D(n323_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_1_s0 (
    .Q(dac_acc[1]),
    .D(n324_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
  DFFRE dac_acc_0_s0 (
    .Q(dac_acc[0]),
    .D(n259_1),
    .CLK(clk),
    .CE(dac_acc_0_11),
    .RESET(n536_4) 
);
  DFFRE o_ACC_SIGNED_15_s0 (
    .Q(w_opll_out[15]),
    .D(n179_5),
    .CLK(clk),
    .CE(n536_4),
    .RESET(n195_6) 
);
  DFFSE o_ACC_SIGNED_14_s0 (
    .Q(w_opll_out[14]),
    .D(n180_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_13_s0 (
    .Q(w_opll_out[13]),
    .D(n181_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_12_s0 (
    .Q(w_opll_out[12]),
    .D(n182_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_11_s0 (
    .Q(w_opll_out[11]),
    .D(n183_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_10_s0 (
    .Q(w_opll_out[10]),
    .D(n184_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_9_s0 (
    .Q(w_opll_out[9]),
    .D(n185_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_8_s0 (
    .Q(w_opll_out[8]),
    .D(n186_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_7_s0 (
    .Q(w_opll_out[7]),
    .D(n187_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_6_s0 (
    .Q(w_opll_out[6]),
    .D(n188_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_5_s0 (
    .Q(w_opll_out[5]),
    .D(n189_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_4_s0 (
    .Q(w_opll_out[4]),
    .D(n190_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_3_s0 (
    .Q(w_opll_out[3]),
    .D(n191_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_2_s0 (
    .Q(w_opll_out[2]),
    .D(n192_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_1_s0 (
    .Q(w_opll_out[1]),
    .D(n193_8),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFSE o_ACC_SIGNED_0_s0 (
    .Q(w_opll_out[0]),
    .D(n194_9),
    .CLK(clk),
    .CE(n536_4),
    .SET(n195_6) 
);
  DFFE snddata_signmag_8_s0 (
    .Q(snddata_signmag[8]),
    .D(perc_sr_d[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  MULTADDALU18X18 add_192_s3 (
    .DOUT({DOUT[53:17],n243_1,n244_1,n245_1,n246_1,n247_1,n248_1,n249_1,n250_1,n251_1,n252_1,n253_1,n254_1,n255_1,n256_1,n257_1,n258_1,n259_1}),
    .CASO(CASO[54:0]),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .A1({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],dac_out[7:2],n288_3,n289_3}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,VCC,VCC}),
    .C({n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n309_3,n310_3,n311_3,n312_3,n313_3,n314_3,n315_3,n316_3,n317_3,n318_3,n319_3,n320_3,n321_3,n322_3,n323_3,n324_3,n325_3}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASEL({GND,GND}),
    .BSEL({GND,GND}),
    .ASIGN({VCC,GND}),
    .BSIGN({VCC,GND}),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n536_4) 
);
defparam add_192_s3.A0REG=1'b0;
defparam add_192_s3.A1REG=1'b0;
defparam add_192_s3.ACCLOAD_REG0=1'b0;
defparam add_192_s3.ACCLOAD_REG1=1'b0;
defparam add_192_s3.ASIGN0_REG=1'b0;
defparam add_192_s3.ASIGN1_REG=1'b0;
defparam add_192_s3.B0REG=1'b0;
defparam add_192_s3.B1REG=1'b0;
defparam add_192_s3.BSIGN0_REG=1'b0;
defparam add_192_s3.BSIGN1_REG=1'b0;
defparam add_192_s3.B_ADD_SUB=1'b0;
defparam add_192_s3.CREG=1'b1;
defparam add_192_s3.C_ADD_SUB=1'b0;
defparam add_192_s3.MULTADDALU18X18_MODE=0;
defparam add_192_s3.MULT_RESET_MODE="SYNC";
defparam add_192_s3.OUT_REG=1'b0;
defparam add_192_s3.PIPE0_REG=1'b0;
defparam add_192_s3.PIPE1_REG=1'b0;
defparam add_192_s3.SOA_REG=1'b0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(dac_acc[1]),
    .I1(n289_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(dac_acc[2]),
    .I1(n288_3),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_2),
    .I0(dac_acc[3]),
    .I1(n287_2),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n304_s (
    .SUM(n304_1),
    .COUT(n304_2),
    .I0(dac_acc[4]),
    .I1(n286_2),
    .I3(GND),
    .CIN(n305_2) 
);
defparam n304_s.ALU_MODE=0;
  ALU n303_s (
    .SUM(n303_1),
    .COUT(n303_2),
    .I0(dac_acc[5]),
    .I1(n285_2),
    .I3(GND),
    .CIN(n304_2) 
);
defparam n303_s.ALU_MODE=0;
  ALU n302_s (
    .SUM(n302_1),
    .COUT(n302_2),
    .I0(dac_acc[6]),
    .I1(n284_2),
    .I3(GND),
    .CIN(n303_2) 
);
defparam n302_s.ALU_MODE=0;
  ALU n301_s (
    .SUM(n301_1),
    .COUT(n301_2),
    .I0(dac_acc[7]),
    .I1(n283_2),
    .I3(GND),
    .CIN(n302_2) 
);
defparam n301_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_1),
    .COUT(n300_2),
    .I0(dac_acc[8]),
    .I1(n282_2),
    .I3(GND),
    .CIN(n301_2) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_1),
    .COUT(n299_2),
    .I0(dac_acc[9]),
    .I1(n281_2),
    .I3(GND),
    .CIN(n300_2) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_1),
    .COUT(n298_2),
    .I0(dac_acc[10]),
    .I1(n280_2),
    .I3(GND),
    .CIN(n299_2) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_1),
    .COUT(n297_2),
    .I0(dac_acc[11]),
    .I1(n280_3),
    .I3(GND),
    .CIN(n298_2) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_1),
    .COUT(n296_2),
    .I0(dac_acc[12]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n297_2) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_1),
    .COUT(n295_2),
    .I0(dac_acc[13]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n296_2) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_1),
    .COUT(n294_2),
    .I0(dac_acc[14]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n295_2) 
);
defparam n294_s.ALU_MODE=0;
  ALU n293_s (
    .SUM(n293_1),
    .COUT(n293_2),
    .I0(dac_acc[15]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n294_2) 
);
defparam n293_s.ALU_MODE=0;
  ALU n292_s (
    .SUM(n292_1),
    .COUT(n292_0_COUT),
    .I0(dac_acc[16]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n293_2) 
);
defparam n292_s.ALU_MODE=0;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(dac_out[2]),
    .I1(n289_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n287_s.ALU_MODE=0;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(dac_out[3]),
    .I1(n288_3),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=0;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(dac_out[4]),
    .I1(dac_out[2]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=0;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(dac_out[5]),
    .I1(dac_out[3]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(dac_out[6]),
    .I1(dac_out[4]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_2),
    .COUT(n282_3),
    .I0(dac_out[7]),
    .I1(dac_out[5]),
    .I3(GND),
    .CIN(n283_3) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_2),
    .COUT(n281_3),
    .I0(snddata_signmag[8]),
    .I1(dac_out[6]),
    .I3(GND),
    .CIN(n282_3) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_2),
    .COUT(n280_3),
    .I0(snddata_signmag[8]),
    .I1(dac_out[7]),
    .I3(GND),
    .CIN(n281_3) 
);
defparam n280_s.ALU_MODE=0;
  IKAOPLL_sr_11 u_percussion_sr (
    .clk(clk),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .ro_ctrl(ro_ctrl),
    .n86_4(n86_4),
    .perc_sr_d(perc_sr_d[8:0]),
    .perc_sr_q(perc_sr_q[8:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_dac */
module IKAOPLL (
  clk,
  n80_10,
  w_io_dec_n,
  n_twr_d,
  n48_4,
  ff_reset,
  ff_4mhz,
  td_in,
  ta_d,
  w_opll_out
)
;
input clk;
input n80_10;
input w_io_dec_n;
input n_twr_d;
input n48_4;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [7:0] td_in;
input [3:0] ta_d;
output [15:0] w_opll_out;
wire cycle_d4;
wire cycle_d4_zz;
wire cycle_d3_zz;
wire hh_tt_sel;
wire rst_n;
wire ic_n_negedge;
wire cycle_00;
wire ro_ctrl;
wire m_nc_sel;
wire n86_4;
wire cycle_12_3;
wire n158_8;
wire cycle_12;
wire inhibit_fdbk;
wire eg_envcntr_test_data;
wire rhythm_en;
wire m_nc_sel_z;
wire cust_inst_sel_z;
wire inst_latch_oe;
wire kon_z;
wire kon;
wire m_nc_sel_z_6;
wire am;
wire pm;
wire dc;
wire dm;
wire kon_3;
wire tl_5_5;
wire pm_6;
wire kon_7;
wire kon_8;
wire kon_9;
wire kon_11;
wire n672_5;
wire \sr[2]_0_21 ;
wire \sr[2]_addr_tmp_19 ;
wire prescaler_co_5;
wire n426_6;
wire n1570_5;
wire cyc18r_start_attack;
wire hh_tt_start_attack_dly_1_6;
wire envcntr_sr_16_10;
wire op_attnlv_max;
wire n1825_9;
wire hh_tt_start_attack_dly_1_34;
wire cyc20r_fpwave_sign;
wire cyc20r_dc;
wire cyc20r_attnlv_max;
wire dac_opdata_5_3;
wire dac_opdata_4_3;
wire dac_opdata_2_3;
wire dac_opdata_0_3;
wire n525_4;
wire n526_4;
wire dac_opdata_5_5;
wire dac_opdata_4_8;
wire n379_4;
wire perc_sr_d_3_6;
wire perc_sr_d_1_5;
wire n379_5;
wire perc_sr_d_3_8;
wire perc_sr_d_1_6;
wire [1:1] phisr;
wire [2:0] mcyccntr_lo;
wire [0:0] mcyccntr_hi;
wire [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire [1:0] etyp_reg;
wire [1:0] ksr_reg;
wire [1:0] \ksl_reg[0] ;
wire [1:0] \ksl_reg[1] ;
wire [3:0] \ar_reg[0] ;
wire [3:0] \ar_reg[1] ;
wire [3:0] \dr_reg[0] ;
wire [3:0] \dr_reg[1] ;
wire [3:0] \rr_reg[0] ;
wire [3:0] \rr_reg[1] ;
wire [3:0] test;
wire [5:0] tl;
wire [3:0] mul;
wire [3:0] sl;
wire [2:0] fb;
wire [47:0] mem_q;
wire [7:0] fnum;
wire [8:8] fnum_0;
wire [2:0] block;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [2:0] pmval;
wire [3:0] amval;
wire [9:0] op_phase;
wire [18:0] \sr[0] ;
wire [6:0] op_attnlv;
wire [14:14] hh_tt_start_attack_dly;
wire [18:0] cyc18r_phase_sr_out;
wire [11:0] cyc21c_mod_z_tap6;
wire [11:0] cyc21c_mod_zz_tap6;
wire [9:4] cyc20r_fpwave_mantissa;
wire [3:0] cyc20r_fpwave_exponent;
wire [11:0] \sr[0]_0 ;
wire [11:0] \sr[0]_1 ;
wire VCC;
wire GND;
  IKAOPLL_timinggen u_TIMINGGEN (
    .clk(clk),
    .n80_10(n80_10),
    .rhythm_en(rhythm_en),
    .n379_5(n379_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .cycle_d4(cycle_d4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .hh_tt_sel(hh_tt_sel),
    .rst_n(rst_n),
    .ic_n_negedge(ic_n_negedge),
    .cycle_00(cycle_00),
    .ro_ctrl(ro_ctrl),
    .m_nc_sel(m_nc_sel),
    .n86_4(n86_4),
    .cycle_12_3(cycle_12_3),
    .n158_8(n158_8),
    .cycle_12(cycle_12),
    .inhibit_fdbk(inhibit_fdbk),
    .phisr(phisr[1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3])
);
  IKAOPLL_reg u_REG (
    .clk(clk),
    .w_io_dec_n(w_io_dec_n),
    .n_twr_d(n_twr_d),
    .n86_4(n86_4),
    .n1825_9(n1825_9),
    .cycle_12(cycle_12),
    .m_nc_sel(m_nc_sel),
    .ic_n_negedge(ic_n_negedge),
    .n80_10(n80_10),
    .rst_n(rst_n),
    .cycle_d3_zz(cycle_d3_zz),
    .cycle_d4_zz(cycle_d4_zz),
    .n48_4(n48_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .td_in(td_in[7:0]),
    .phisr(phisr[1]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .ta_d(ta_d[3:0]),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .rhythm_en(rhythm_en),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .kon(kon),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .am(am),
    .pm(pm),
    .dc(dc),
    .dm(dm),
    .kon_3(kon_3),
    .tl_5_5(tl_5_5),
    .pm_6(pm_6),
    .kon_7(kon_7),
    .kon_8(kon_8),
    .kon_9(kon_9),
    .kon_11(kon_11),
    .n672_5(n672_5),
    .\sr[2]_0_21 (\sr[2]_0_21 ),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .etyp_reg(etyp_reg[1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .test(test[3:0]),
    .tl(tl[5:0]),
    .mul(mul[3:0]),
    .sl(sl[3:0]),
    .fb(fb[2:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .fnum(fnum[7:0]),
    .fnum_83(fnum_0[8]),
    .block(block[2:0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_lfo u_LFO (
    .clk(clk),
    .n1825_9(n1825_9),
    .cycle_d3_zz(cycle_d3_zz),
    .n86_4(n86_4),
    .rst_n(rst_n),
    .cycle_00(cycle_00),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n1570_5(n1570_5),
    .cycle_d4(cycle_d4),
    .test_1(test[1]),
    .test_3(test[3]),
    .mcyccntr_lo(mcyccntr_lo[2]),
    .prescaler_co_5(prescaler_co_5),
    .pmval(pmval[2:0]),
    .amval(amval[3:0])
);
  IKAOPLL_pg u_PG (
    .clk(clk),
    .n86_4(n86_4),
    .pm(pm),
    .n672_5(n672_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .prescaler_co_5(prescaler_co_5),
    .rst_n(rst_n),
    .cycle_d4(cycle_d4),
    .n158_8(n158_8),
    .cycle_12_3(cycle_12_3),
    .rhythm_en(rhythm_en),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_sel(hh_tt_sel),
    .fnum(fnum[7:0]),
    .block(block[2:0]),
    .mul(mul[3:0]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .fnum_84(fnum_0[8]),
    .pmval(pmval[2:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test(test[2:1]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .n426_6(n426_6),
    .n1570_5(n1570_5),
    .op_phase(op_phase[9:0]),
    .\sr[0] (\sr[0] [18:0])
);
  IKAOPLL_eg u_EG (
    .clk(clk),
    .n86_4(n86_4),
    .n672_5(n672_5),
    .kon(kon),
    .n426_6(n426_6),
    .am(am),
    .\sr[2]_0_21 (\sr[2]_0_21 ),
    .rst_n(rst_n),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .cycle_00(cycle_00),
    .kon_11(kon_11),
    .kon_3(kon_3),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .tl_5_5(tl_5_5),
    .pm_6(pm_6),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .m_nc_sel(m_nc_sel),
    .kon_7(kon_7),
    .kon_8(kon_8),
    .kon_9(kon_9),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n1570_5(n1570_5),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .block(block[2:0]),
    .\sr[0] (\sr[0] [18:0]),
    .\sr[0]_86 (\sr[0]_0 [11:0]),
    .\sr[0]_87 (\sr[0]_1 [11:0]),
    .sl(sl[3:0]),
    .tl(tl[5:0]),
    .fnum(fnum[7:5]),
    .fnum_88(fnum_0[8]),
    .test_0(test[0]),
    .test_3(test[3]),
    .amval(amval[3:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .etyp_reg(etyp_reg[1:0]),
    .q_1(q_1[0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .q_0(q_0[0]),
    .q_2(q_2[0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .mcyccntr_lo(mcyccntr_lo[2]),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .op_attnlv_max(op_attnlv_max),
    .n1825_9(n1825_9),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .op_attnlv(op_attnlv[6:0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0])
);
  IKAOPLL_op u_OP (
    .dm(dm),
    .clk(clk),
    .n86_4(n86_4),
    .op_attnlv_max(op_attnlv_max),
    .inhibit_fdbk(inhibit_fdbk),
    .dc(dc),
    .n379_4(n379_4),
    .hh_tt_sel(hh_tt_sel),
    .perc_sr_d_3_6(perc_sr_d_3_6),
    .perc_sr_d_1_5(perc_sr_d_1_5),
    .perc_sr_d_3_8(perc_sr_d_3_8),
    .perc_sr_d_1_6(perc_sr_d_1_6),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n426_6(n426_6),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .\sr[2]_addr_tmp_19 (\sr[2]_addr_tmp_19 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .fb(fb[2:0]),
    .op_phase(op_phase[9:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .op_attnlv(op_attnlv[6:0]),
    .cyc20r_fpwave_sign(cyc20r_fpwave_sign),
    .cyc20r_dc(cyc20r_dc),
    .cyc20r_attnlv_max(cyc20r_attnlv_max),
    .dac_opdata_5_3(dac_opdata_5_3),
    .dac_opdata_4_3(dac_opdata_4_3),
    .dac_opdata_2_3(dac_opdata_2_3),
    .dac_opdata_0_3(dac_opdata_0_3),
    .n525_4(n525_4),
    .n526_4(n526_4),
    .dac_opdata_5_5(dac_opdata_5_5),
    .dac_opdata_4_8(dac_opdata_4_8),
    .cyc20r_fpwave_mantissa(cyc20r_fpwave_mantissa[9:4]),
    .cyc20r_fpwave_exponent(cyc20r_fpwave_exponent[3:0]),
    .\sr[0] (\sr[0]_0 [11:0]),
    .\sr[0]_89 (\sr[0]_1 [11:0])
);
  IKAOPLL_dac u_DAC (
    .clk(clk),
    .n86_4(n86_4),
    .ro_ctrl(ro_ctrl),
    .cycle_00(cycle_00),
    .dac_opdata_0_3(dac_opdata_0_3),
    .n525_4(n525_4),
    .n526_4(n526_4),
    .dac_opdata_5_3(dac_opdata_5_3),
    .m_nc_sel(m_nc_sel),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .cyc20r_attnlv_max(cyc20r_attnlv_max),
    .cyc20r_fpwave_sign(cyc20r_fpwave_sign),
    .dac_opdata_4_3(dac_opdata_4_3),
    .dac_opdata_4_8(dac_opdata_4_8),
    .cyc20r_dc(cyc20r_dc),
    .dac_opdata_2_3(dac_opdata_2_3),
    .dac_opdata_5_5(dac_opdata_5_5),
    .cycle_d4(cycle_d4),
    .mcyccntr_lo(mcyccntr_lo[1:0]),
    .cyc20r_fpwave_exponent(cyc20r_fpwave_exponent[3:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .cyc20r_fpwave_mantissa(cyc20r_fpwave_mantissa[9:4]),
    .n379_4(n379_4),
    .perc_sr_d_3_6(perc_sr_d_3_6),
    .perc_sr_d_1_5(perc_sr_d_1_5),
    .n379_5(n379_5),
    .perc_sr_d_3_8(perc_sr_d_3_8),
    .perc_sr_d_1_6(perc_sr_d_1_6),
    .w_opll_out(w_opll_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL */
module ip_ikaopll_wrapper (
  clk,
  n133_5,
  n503_4,
  n544_4,
  n_tiorq_d,
  n_tsltsl_d,
  n_twr_d,
  n80_10,
  td_in,
  ta_d,
  ff_reset,
  ff_4mhz,
  w_io_dec_n_6,
  w_io_dec_n_10,
  w_opll_out
)
;
input clk;
input n133_5;
input n503_4;
input n544_4;
input n_tiorq_d;
input n_tsltsl_d;
input n_twr_d;
input n80_10;
input [7:0] td_in;
input [15:0] ta_d;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output w_io_dec_n_6;
output w_io_dec_n_10;
output [15:0] w_opll_out;
wire n48_3;
wire w_io_dec_n;
wire n48_4;
wire w_io_dec_n_8;
wire n48_5;
wire n48_6;
wire n48_7;
wire ff_io_en;
wire VCC;
wire GND;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(ta_d[0]),
    .I1(n503_4),
    .I2(n48_4) 
);
defparam n48_s0.INIT=8'h40;
  LUT3 w_io_dec_n_s1 (
    .F(w_io_dec_n),
    .I0(w_io_dec_n_6),
    .I1(w_io_dec_n_10),
    .I2(w_io_dec_n_8) 
);
defparam w_io_dec_n_s1.INIT=8'h7F;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(n544_4),
    .I1(n48_5),
    .I2(n48_6),
    .I3(n48_7) 
);
defparam n48_s1.INIT=16'h8000;
  LUT3 w_io_dec_n_s2 (
    .F(w_io_dec_n_6),
    .I0(ta_d[7]),
    .I1(ta_d[5]),
    .I2(ta_d[6]) 
);
defparam w_io_dec_n_s2.INIT=8'h40;
  LUT3 w_io_dec_n_s4 (
    .F(w_io_dec_n_8),
    .I0(n_tiorq_d),
    .I1(ta_d[4]),
    .I2(ff_io_en) 
);
defparam w_io_dec_n_s4.INIT=8'h40;
  LUT4 n48_s2 (
    .F(n48_5),
    .I0(n_tsltsl_d),
    .I1(n_twr_d),
    .I2(ta_d[11]),
    .I3(ta_d[12]) 
);
defparam n48_s2.INIT=16'h1000;
  LUT3 n48_s3 (
    .F(n48_6),
    .I0(ta_d[8]),
    .I1(ta_d[9]),
    .I2(ta_d[10]) 
);
defparam n48_s3.INIT=8'h80;
  LUT4 n48_s4 (
    .F(n48_7),
    .I0(ta_d[15]),
    .I1(ta_d[14]),
    .I2(ta_d[13]),
    .I3(ta_d[4]) 
);
defparam n48_s4.INIT=16'h4000;
  LUT3 w_io_dec_n_s5 (
    .F(w_io_dec_n_10),
    .I0(ta_d[1]),
    .I1(ta_d[3]),
    .I2(ta_d[2]) 
);
defparam w_io_dec_n_s5.INIT=8'h40;
  DFFSE ff_io_en_s0 (
    .Q(ff_io_en),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n48_3),
    .SET(n133_5) 
);
  IKAOPLL u_ikaopll (
    .clk(clk),
    .n80_10(n80_10),
    .w_io_dec_n(w_io_dec_n),
    .n_twr_d(n_twr_d),
    .n48_4(n48_4),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[3:0]),
    .w_opll_out(w_opll_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ikaopll_wrapper */
module ip_pwm (
  clk,
  n133_5,
  ff_sound,
  tsnd_d
)
;
input clk;
input n133_5;
input [16:0] ff_sound;
output tsnd_d;
wire w_integ_0_3;
wire w_integ_1_3;
wire w_integ_2_3;
wire w_integ_3_3;
wire w_integ_4_3;
wire w_integ_5_3;
wire w_integ_6_3;
wire w_integ_7_3;
wire w_integ_8_3;
wire w_integ_9_3;
wire w_integ_10_3;
wire w_integ_11_3;
wire w_integ_12_3;
wire w_integ_13_3;
wire w_integ_14_3;
wire w_integ_15_3;
wire w_integ_17_9;
wire [16:0] ff_integ;
wire [16:0] w_integ;
wire VCC;
wire GND;
  DFFR ff_integ_15_s0 (
    .Q(ff_integ[15]),
    .D(w_integ[15]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_14_s0 (
    .Q(ff_integ[14]),
    .D(w_integ[14]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_13_s0 (
    .Q(ff_integ[13]),
    .D(w_integ[13]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_12_s0 (
    .Q(ff_integ[12]),
    .D(w_integ[12]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_11_s0 (
    .Q(ff_integ[11]),
    .D(w_integ[11]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_10_s0 (
    .Q(ff_integ[10]),
    .D(w_integ[10]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_9_s0 (
    .Q(ff_integ[9]),
    .D(w_integ[9]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_8_s0 (
    .Q(ff_integ[8]),
    .D(w_integ[8]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_7_s0 (
    .Q(ff_integ[7]),
    .D(w_integ[7]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_6_s0 (
    .Q(ff_integ[6]),
    .D(w_integ[6]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_5_s0 (
    .Q(ff_integ[5]),
    .D(w_integ[5]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_4_s0 (
    .Q(ff_integ[4]),
    .D(w_integ[4]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_3_s0 (
    .Q(ff_integ[3]),
    .D(w_integ[3]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_2_s0 (
    .Q(ff_integ[2]),
    .D(w_integ[2]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_1_s0 (
    .Q(ff_integ[1]),
    .D(w_integ[1]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_0_s0 (
    .Q(ff_integ[0]),
    .D(w_integ[0]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_out_s0 (
    .Q(tsnd_d),
    .D(w_integ_17_9),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_integ_16_s0 (
    .Q(ff_integ[16]),
    .D(w_integ[16]),
    .CLK(clk),
    .RESET(n133_5) 
);
  ALU w_integ_0_s (
    .SUM(w_integ[0]),
    .COUT(w_integ_0_3),
    .I0(ff_integ[0]),
    .I1(ff_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_integ_0_s.ALU_MODE=0;
  ALU w_integ_1_s (
    .SUM(w_integ[1]),
    .COUT(w_integ_1_3),
    .I0(ff_integ[1]),
    .I1(ff_sound[1]),
    .I3(GND),
    .CIN(w_integ_0_3) 
);
defparam w_integ_1_s.ALU_MODE=0;
  ALU w_integ_2_s (
    .SUM(w_integ[2]),
    .COUT(w_integ_2_3),
    .I0(ff_integ[2]),
    .I1(ff_sound[2]),
    .I3(GND),
    .CIN(w_integ_1_3) 
);
defparam w_integ_2_s.ALU_MODE=0;
  ALU w_integ_3_s (
    .SUM(w_integ[3]),
    .COUT(w_integ_3_3),
    .I0(ff_integ[3]),
    .I1(ff_sound[3]),
    .I3(GND),
    .CIN(w_integ_2_3) 
);
defparam w_integ_3_s.ALU_MODE=0;
  ALU w_integ_4_s (
    .SUM(w_integ[4]),
    .COUT(w_integ_4_3),
    .I0(ff_integ[4]),
    .I1(ff_sound[4]),
    .I3(GND),
    .CIN(w_integ_3_3) 
);
defparam w_integ_4_s.ALU_MODE=0;
  ALU w_integ_5_s (
    .SUM(w_integ[5]),
    .COUT(w_integ_5_3),
    .I0(ff_integ[5]),
    .I1(ff_sound[5]),
    .I3(GND),
    .CIN(w_integ_4_3) 
);
defparam w_integ_5_s.ALU_MODE=0;
  ALU w_integ_6_s (
    .SUM(w_integ[6]),
    .COUT(w_integ_6_3),
    .I0(ff_integ[6]),
    .I1(ff_sound[6]),
    .I3(GND),
    .CIN(w_integ_5_3) 
);
defparam w_integ_6_s.ALU_MODE=0;
  ALU w_integ_7_s (
    .SUM(w_integ[7]),
    .COUT(w_integ_7_3),
    .I0(ff_integ[7]),
    .I1(ff_sound[7]),
    .I3(GND),
    .CIN(w_integ_6_3) 
);
defparam w_integ_7_s.ALU_MODE=0;
  ALU w_integ_8_s (
    .SUM(w_integ[8]),
    .COUT(w_integ_8_3),
    .I0(ff_integ[8]),
    .I1(ff_sound[8]),
    .I3(GND),
    .CIN(w_integ_7_3) 
);
defparam w_integ_8_s.ALU_MODE=0;
  ALU w_integ_9_s (
    .SUM(w_integ[9]),
    .COUT(w_integ_9_3),
    .I0(ff_integ[9]),
    .I1(ff_sound[9]),
    .I3(GND),
    .CIN(w_integ_8_3) 
);
defparam w_integ_9_s.ALU_MODE=0;
  ALU w_integ_10_s (
    .SUM(w_integ[10]),
    .COUT(w_integ_10_3),
    .I0(ff_integ[10]),
    .I1(ff_sound[10]),
    .I3(GND),
    .CIN(w_integ_9_3) 
);
defparam w_integ_10_s.ALU_MODE=0;
  ALU w_integ_11_s (
    .SUM(w_integ[11]),
    .COUT(w_integ_11_3),
    .I0(ff_integ[11]),
    .I1(ff_sound[11]),
    .I3(GND),
    .CIN(w_integ_10_3) 
);
defparam w_integ_11_s.ALU_MODE=0;
  ALU w_integ_12_s (
    .SUM(w_integ[12]),
    .COUT(w_integ_12_3),
    .I0(ff_integ[12]),
    .I1(ff_sound[12]),
    .I3(GND),
    .CIN(w_integ_11_3) 
);
defparam w_integ_12_s.ALU_MODE=0;
  ALU w_integ_13_s (
    .SUM(w_integ[13]),
    .COUT(w_integ_13_3),
    .I0(ff_integ[13]),
    .I1(ff_sound[13]),
    .I3(GND),
    .CIN(w_integ_12_3) 
);
defparam w_integ_13_s.ALU_MODE=0;
  ALU w_integ_14_s (
    .SUM(w_integ[14]),
    .COUT(w_integ_14_3),
    .I0(ff_integ[14]),
    .I1(ff_sound[14]),
    .I3(GND),
    .CIN(w_integ_13_3) 
);
defparam w_integ_14_s.ALU_MODE=0;
  ALU w_integ_15_s (
    .SUM(w_integ[15]),
    .COUT(w_integ_15_3),
    .I0(ff_integ[15]),
    .I1(ff_sound[15]),
    .I3(GND),
    .CIN(w_integ_14_3) 
);
defparam w_integ_15_s.ALU_MODE=0;
  ALU w_integ_16_s1 (
    .SUM(w_integ[16]),
    .COUT(w_integ_17_9),
    .I0(ff_integ[16]),
    .I1(ff_sound[16]),
    .I3(GND),
    .CIN(w_integ_15_3) 
);
defparam w_integ_16_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_pwm */
module tangcart_msx (
  n_treset,
  tclock,
  n_tsltsl,
  n_tmerq,
  n_tiorq,
  n_twr,
  n_trd,
  ta,
  tdir,
  td,
  tsnd,
  n_led,
  button,
  dip_sw,
  twait
)
;
input n_treset;
input tclock;
input n_tsltsl;
input n_tmerq;
input n_tiorq;
input n_twr;
input n_trd;
input [15:0] ta;
output tdir;
inout [7:0] td;
output tsnd;
output [5:0] n_led;
input [1:0] button;
input [6:0] dip_sw;
output twait;
wire n_treset_d;
wire tclock_d;
wire n_tsltsl_d;
wire n_tiorq_d;
wire n_twr_d;
wire n_trd_d;
wire n32_4;
wire n201_4;
wire td_0_7;
wire n69_4;
wire n68_4;
wire n32_5;
wire n47_10;
wire n51_10;
wire n48_7;
wire n49_7;
wire n50_8;
wire n80_10;
wire twait_d;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_0_COUT;
wire n133_5;
wire n70_6;
wire clk;
wire tdir_d;
wire n544_4;
wire n163_7;
wire n503_4;
wire w_rom_rdata_en;
wire w_io_dec_n_6;
wire w_io_dec_n_10;
wire tsnd_d;
wire [15:0] ta_d;
wire [7:0] td_in;
wire [6:0] ff_reset;
wire [2:0] ff_4mhz;
wire [16:0] ff_sound;
wire [3:0] ff_wait;
wire [7:0] w_scc_data;
wire [10:0] w_scc_out;
wire [15:0] w_opll_out;
wire VCC;
wire GND;
  IBUF n_treset_ibuf (
    .O(n_treset_d),
    .I(n_treset) 
);
  IBUF tclock_ibuf (
    .O(tclock_d),
    .I(tclock) 
);
  IBUF n_tsltsl_ibuf (
    .O(n_tsltsl_d),
    .I(n_tsltsl) 
);
  IBUF n_tiorq_ibuf (
    .O(n_tiorq_d),
    .I(n_tiorq) 
);
  IBUF n_twr_ibuf (
    .O(n_twr_d),
    .I(n_twr) 
);
  IBUF n_trd_ibuf (
    .O(n_trd_d),
    .I(n_trd) 
);
  IBUF ta_0_ibuf (
    .O(ta_d[0]),
    .I(ta[0]) 
);
  IBUF ta_1_ibuf (
    .O(ta_d[1]),
    .I(ta[1]) 
);
  IBUF ta_2_ibuf (
    .O(ta_d[2]),
    .I(ta[2]) 
);
  IBUF ta_3_ibuf (
    .O(ta_d[3]),
    .I(ta[3]) 
);
  IBUF ta_4_ibuf (
    .O(ta_d[4]),
    .I(ta[4]) 
);
  IBUF ta_5_ibuf (
    .O(ta_d[5]),
    .I(ta[5]) 
);
  IBUF ta_6_ibuf (
    .O(ta_d[6]),
    .I(ta[6]) 
);
  IBUF ta_7_ibuf (
    .O(ta_d[7]),
    .I(ta[7]) 
);
  IBUF ta_8_ibuf (
    .O(ta_d[8]),
    .I(ta[8]) 
);
  IBUF ta_9_ibuf (
    .O(ta_d[9]),
    .I(ta[9]) 
);
  IBUF ta_10_ibuf (
    .O(ta_d[10]),
    .I(ta[10]) 
);
  IBUF ta_11_ibuf (
    .O(ta_d[11]),
    .I(ta[11]) 
);
  IBUF ta_12_ibuf (
    .O(ta_d[12]),
    .I(ta[12]) 
);
  IBUF ta_13_ibuf (
    .O(ta_d[13]),
    .I(ta[13]) 
);
  IBUF ta_14_ibuf (
    .O(ta_d[14]),
    .I(ta[14]) 
);
  IBUF ta_15_ibuf (
    .O(ta_d[15]),
    .I(ta[15]) 
);
  IOBUF td_0_iobuf (
    .O(td_in[0]),
    .IO(td[0]),
    .I(w_scc_data[0]),
    .OEN(td_0_7) 
);
  IOBUF td_1_iobuf (
    .O(td_in[1]),
    .IO(td[1]),
    .I(w_scc_data[1]),
    .OEN(td_0_7) 
);
  IOBUF td_2_iobuf (
    .O(td_in[2]),
    .IO(td[2]),
    .I(w_scc_data[2]),
    .OEN(td_0_7) 
);
  IOBUF td_3_iobuf (
    .O(td_in[3]),
    .IO(td[3]),
    .I(w_scc_data[3]),
    .OEN(td_0_7) 
);
  IOBUF td_4_iobuf (
    .O(td_in[4]),
    .IO(td[4]),
    .I(w_scc_data[4]),
    .OEN(td_0_7) 
);
  IOBUF td_5_iobuf (
    .O(td_in[5]),
    .IO(td[5]),
    .I(w_scc_data[5]),
    .OEN(td_0_7) 
);
  IOBUF td_6_iobuf (
    .O(td_in[6]),
    .IO(td[6]),
    .I(w_scc_data[6]),
    .OEN(td_0_7) 
);
  IOBUF td_7_iobuf (
    .O(td_in[7]),
    .IO(td[7]),
    .I(w_scc_data[7]),
    .OEN(td_0_7) 
);
  OBUF tdir_obuf (
    .O(tdir),
    .I(tdir_d) 
);
  OBUF tsnd_obuf (
    .O(tsnd),
    .I(tsnd_d) 
);
  OBUF n_led_0_obuf (
    .O(n_led[0]),
    .I(GND) 
);
  OBUF n_led_1_obuf (
    .O(n_led[1]),
    .I(GND) 
);
  OBUF n_led_2_obuf (
    .O(n_led[2]),
    .I(GND) 
);
  OBUF n_led_3_obuf (
    .O(n_led[3]),
    .I(GND) 
);
  OBUF n_led_4_obuf (
    .O(n_led[4]),
    .I(GND) 
);
  OBUF n_led_5_obuf (
    .O(n_led[5]),
    .I(GND) 
);
  OBUF twait_obuf (
    .O(twait),
    .I(twait_d) 
);
  LUT2 n32_s0 (
    .F(n32_4),
    .I0(ff_reset[1]),
    .I1(n32_5) 
);
defparam n32_s0.INIT=4'hB;
  LUT4 n201_s1 (
    .F(n201_4),
    .I0(ff_4mhz[1]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[2]),
    .I3(ff_reset[6]) 
);
defparam n201_s1.INIT=16'h40FF;
  LUT4 td_0_s3 (
    .F(td_0_7),
    .I0(n_trd_d),
    .I1(ta_d[7]),
    .I2(n163_7),
    .I3(w_rom_rdata_en) 
);
defparam td_0_s3.INIT=16'h00EF;
  LUT2 n69_s0 (
    .F(n69_4),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]) 
);
defparam n69_s0.INIT=4'h6;
  LUT3 n68_s0 (
    .F(n68_4),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]) 
);
defparam n68_s0.INIT=8'h78;
  LUT4 n32_s1 (
    .F(n32_5),
    .I0(ff_reset[2]),
    .I1(ff_reset[3]),
    .I2(ff_reset[4]),
    .I3(ff_reset[5]) 
);
defparam n32_s1.INIT=16'h0001;
  LUT4 n47_s2 (
    .F(n47_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n47_s2.INIT=16'hEAAA;
  LUT4 n51_s2 (
    .F(n51_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n51_s2.INIT=16'h7FFF;
  LUT4 n48_s2 (
    .F(n48_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n48_s2.INIT=16'hBFC0;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n49_s2.INIT=16'hBC3C;
  LUT4 n50_s3 (
    .F(n50_8),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n50_s3.INIT=16'hB333;
  LUT3 n80_s1 (
    .F(n80_10),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]) 
);
defparam n80_s1.INIT=8'h01;
  DFF ff_reset_5_s0 (
    .Q(ff_reset[5]),
    .D(ff_reset[4]),
    .CLK(clk) 
);
defparam ff_reset_5_s0.INIT=1'b0;
  DFF ff_reset_4_s0 (
    .Q(ff_reset[4]),
    .D(ff_reset[3]),
    .CLK(clk) 
);
defparam ff_reset_4_s0.INIT=1'b0;
  DFF ff_reset_3_s0 (
    .Q(ff_reset[3]),
    .D(ff_reset[2]),
    .CLK(clk) 
);
defparam ff_reset_3_s0.INIT=1'b0;
  DFF ff_reset_2_s0 (
    .Q(ff_reset[2]),
    .D(ff_reset[1]),
    .CLK(clk) 
);
defparam ff_reset_2_s0.INIT=1'b0;
  DFF ff_reset_1_s0 (
    .Q(ff_reset[1]),
    .D(ff_reset[0]),
    .CLK(clk) 
);
defparam ff_reset_1_s0.INIT=1'b0;
  DFF ff_reset_0_s0 (
    .Q(ff_reset[0]),
    .D(n_treset_d),
    .CLK(clk) 
);
defparam ff_reset_0_s0.INIT=1'b0;
  DFFR ff_4mhz_2_s0 (
    .Q(ff_4mhz[2]),
    .D(n68_4),
    .CLK(clk),
    .RESET(n201_4) 
);
  DFFR ff_4mhz_1_s0 (
    .Q(ff_4mhz[1]),
    .D(n69_4),
    .CLK(clk),
    .RESET(n201_4) 
);
  DFFR ff_4mhz_0_s0 (
    .Q(ff_4mhz[0]),
    .D(n70_6),
    .CLK(clk),
    .RESET(n201_4) 
);
  DFFR ff_sound_16_s0 (
    .Q(ff_sound[16]),
    .D(n121_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_15_s0 (
    .Q(ff_sound[15]),
    .D(n122_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_14_s0 (
    .Q(ff_sound[14]),
    .D(n123_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_13_s0 (
    .Q(ff_sound[13]),
    .D(n124_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_12_s0 (
    .Q(ff_sound[12]),
    .D(n125_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_11_s0 (
    .Q(ff_sound[11]),
    .D(n126_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_10_s0 (
    .Q(ff_sound[10]),
    .D(n127_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_9_s0 (
    .Q(ff_sound[9]),
    .D(n128_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_8_s0 (
    .Q(ff_sound[8]),
    .D(n129_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_7_s0 (
    .Q(ff_sound[7]),
    .D(n130_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_6_s0 (
    .Q(ff_sound[6]),
    .D(n131_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_5_s0 (
    .Q(ff_sound[5]),
    .D(n132_1),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_4_s0 (
    .Q(ff_sound[4]),
    .D(w_opll_out[4]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_3_s0 (
    .Q(ff_sound[3]),
    .D(w_opll_out[3]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_2_s0 (
    .Q(ff_sound[2]),
    .D(w_opll_out[2]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_1_s0 (
    .Q(ff_sound[1]),
    .D(w_opll_out[1]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFFR ff_sound_0_s0 (
    .Q(ff_sound[0]),
    .D(w_opll_out[0]),
    .CLK(clk),
    .RESET(n133_5) 
);
  DFF ff_reset_6_s0 (
    .Q(ff_reset[6]),
    .D(n32_4),
    .CLK(clk) 
);
defparam ff_reset_6_s0.INIT=1'b0;
  DFFS ff_wait_4_s1 (
    .Q(twait_d),
    .D(n51_10),
    .CLK(clk),
    .SET(GND) 
);
defparam ff_wait_4_s1.INIT=1'b1;
  DFF ff_wait_3_s2 (
    .Q(ff_wait[3]),
    .D(n47_10),
    .CLK(clk) 
);
defparam ff_wait_3_s2.INIT=1'b0;
  DFF ff_wait_2_s2 (
    .Q(ff_wait[2]),
    .D(n48_7),
    .CLK(clk) 
);
defparam ff_wait_2_s2.INIT=1'b0;
  DFF ff_wait_1_s2 (
    .Q(ff_wait[1]),
    .D(n49_7),
    .CLK(clk) 
);
defparam ff_wait_1_s2.INIT=1'b0;
  DFF ff_wait_0_s2 (
    .Q(ff_wait[0]),
    .D(n50_8),
    .CLK(clk) 
);
defparam ff_wait_0_s2.INIT=1'b0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(w_scc_out[0]),
    .I1(w_opll_out[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(w_scc_out[1]),
    .I1(w_opll_out[6]),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(w_scc_out[2]),
    .I1(w_opll_out[7]),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(w_scc_out[3]),
    .I1(w_opll_out[8]),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(w_scc_out[4]),
    .I1(w_opll_out[9]),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(w_scc_out[5]),
    .I1(w_opll_out[10]),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(w_scc_out[6]),
    .I1(w_opll_out[11]),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(w_scc_out[7]),
    .I1(w_opll_out[12]),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(w_scc_out[8]),
    .I1(w_opll_out[13]),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(w_scc_out[9]),
    .I1(w_opll_out[14]),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(w_scc_out[10]),
    .I1(w_opll_out[15]),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_0_COUT),
    .I0(w_scc_out[10]),
    .I1(w_opll_out[15]),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  INV n133_s2 (
    .O(n133_5),
    .I(ff_reset[6]) 
);
  INV n70_s2 (
    .O(n70_6),
    .I(ff_4mhz[0]) 
);
  Gowin_PLL u_pll (
    .tclock_d(tclock_d),
    .clk(clk)
);
  ip_ikascc_wrapper u_ikascc_wrapper (
    .n_tsltsl_d(n_tsltsl_d),
    .w_io_dec_n_6(w_io_dec_n_6),
    .n_trd_d(n_trd_d),
    .n_twr_d(n_twr_d),
    .clk(clk),
    .n80_10(n80_10),
    .n133_5(n133_5),
    .w_io_dec_n_10(w_io_dec_n_10),
    .ta_d(ta_d[15:0]),
    .td_in(td_in[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .tdir_d(tdir_d),
    .n544_4(n544_4),
    .n163_7(n163_7),
    .n503_4(n503_4),
    .w_rom_rdata_en(w_rom_rdata_en),
    .w_scc_data(w_scc_data[7:0]),
    .w_scc_out(w_scc_out[10:0])
);
  ip_ikaopll_wrapper u_ikaopll_wrapper (
    .clk(clk),
    .n133_5(n133_5),
    .n503_4(n503_4),
    .n544_4(n544_4),
    .n_tiorq_d(n_tiorq_d),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .n80_10(n80_10),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[15:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .w_io_dec_n_6(w_io_dec_n_6),
    .w_io_dec_n_10(w_io_dec_n_10),
    .w_opll_out(w_opll_out[15:0])
);
  ip_pwm u_pwm (
    .clk(clk),
    .n133_5(n133_5),
    .ff_sound(ff_sound[16:0]),
    .tsnd_d(tsnd_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangcart_msx */
