{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575054520628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575054520628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:08:39 2019 " "Processing started: Fri Nov 29 14:08:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575054520628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054520628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exampleniossdram -c exampleniossdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off exampleniossdram -c exampleniossdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054520629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575054524732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575054524732 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platformniossdram.qsys " "Elaborating Platform Designer system entity \"platformniossdram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054537335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:03 Progress: Loading codesign-challenge-ideas/platformniossdram.qsys " "2019.11.29.14:09:03 Progress: Loading codesign-challenge-ideas/platformniossdram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054543807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:05 Progress: Reading input file " "2019.11.29.14:09:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054545128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:05 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.11.29.14:09:05 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054545275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:06 Progress: Parameterizing module clk_0 " "2019.11.29.14:09:06 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054546229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:06 Progress: Adding dma_0 \[altera_avalon_dma 17.1\] " "2019.11.29.14:09:06 Progress: Adding dma_0 \[altera_avalon_dma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054546231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:06 Progress: Parameterizing module dma_0 " "2019.11.29.14:09:06 Progress: Parameterizing module dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054546344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:06 Progress: Adding flpmac_0 \[flpmac 1.0\] " "2019.11.29.14:09:06 Progress: Adding flpmac_0 \[flpmac 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054546346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:06 Progress: Parameterizing module flpmac_0 " "2019.11.29.14:09:06 Progress: Parameterizing module flpmac_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054546977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:06 Progress: Adding hps_0 \[altera_hps 17.1\] " "2019.11.29.14:09:06 Progress: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054546978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module hps_0 " "2019.11.29.14:09:08 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2019.11.29.14:09:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module jtag_uart_0 " "2019.11.29.14:09:08 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\] " "2019.11.29.14:09:08 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module nios2_gen2_0 " "2019.11.29.14:09:08 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding nios_custom_instr_floating_point_0 \[altera_nios_custom_instr_floating_point 17.1\] " "2019.11.29.14:09:08 Progress: Adding nios_custom_instr_floating_point_0 \[altera_nios_custom_instr_floating_point 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module nios_custom_instr_floating_point_0 " "2019.11.29.14:09:08 Progress: Parameterizing module nios_custom_instr_floating_point_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2019.11.29.14:09:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module onchip_memory2_0 " "2019.11.29.14:09:08 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding pio_0 \[altera_avalon_pio 17.1\] " "2019.11.29.14:09:08 Progress: Adding pio_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module pio_0 " "2019.11.29.14:09:08 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding pio_1 \[altera_avalon_pio 17.1\] " "2019.11.29.14:09:08 Progress: Adding pio_1 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module pio_1 " "2019.11.29.14:09:08 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding pio_2 \[altera_avalon_pio 17.1\] " "2019.11.29.14:09:08 Progress: Adding pio_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Parameterizing module pio_2 " "2019.11.29.14:09:08 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:08 Progress: Adding pll_0 \[altera_pll 17.1\] " "2019.11.29.14:09:08 Progress: Adding pll_0 \[altera_pll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054548909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Parameterizing module pll_0 " "2019.11.29.14:09:09 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2019.11.29.14:09:09 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Parameterizing module sdram " "2019.11.29.14:09:09 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2019.11.29.14:09:09 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Parameterizing module timer_0 " "2019.11.29.14:09:09 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Adding timer_1 \[altera_avalon_timer 17.1\] " "2019.11.29.14:09:09 Progress: Adding timer_1 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Parameterizing module timer_1 " "2019.11.29.14:09:09 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Building connections " "2019.11.29.14:09:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Parameterizing connections " "2019.11.29.14:09:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:09 Progress: Validating " "2019.11.29.14:09:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054549593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.14:09:25 Progress: Done reading input file " "2019.11.29.14:09:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054565174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Platformniossdram.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Platformniossdram.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Platformniossdram.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570841 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Platformniossdram.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570842 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Platformniossdram.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570842 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Platformniossdram.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570842 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Platformniossdram.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Platformniossdram.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platformniossdram.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Platformniossdram.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570847 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "Platformniossdram.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Platformniossdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570847 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit. " "Platformniossdram.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054570849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram: Generating platformniossdram \"platformniossdram\" for QUARTUS_SYNTH " "Platformniossdram: Generating platformniossdram \"platformniossdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054573901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_007.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_007.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_008.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_008.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_009.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_009.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_004.sink2 " "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_004.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_005.sink2 " "Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_005.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_007.sink2 " "Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_007.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_008.sink2 " "Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_008.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_009.sink2 " "Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_009.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_005.sink3 " "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_005.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_005.src0 and cmd_mux_004.sink4 " "Inserting clock-crossing logic between cmd_demux_005.src0 and cmd_mux_004.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink0 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink0 " "Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src4 and rsp_mux_005.sink0 " "Inserting clock-crossing logic between rsp_demux_004.src4 and rsp_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src2 and rsp_mux_002.sink1 " "Inserting clock-crossing logic between rsp_demux_005.src2 and rsp_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src3 and rsp_mux_003.sink0 " "Inserting clock-crossing logic between rsp_demux_005.src3 and rsp_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src2 and rsp_mux_002.sink2 " "Inserting clock-crossing logic between rsp_demux_007.src2 and rsp_mux_002.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_002.sink3 " "Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_002.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src2 and rsp_mux_002.sink4 " "Inserting clock-crossing logic between rsp_demux_009.src2 and rsp_mux_002.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054584747 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Platformniossdram: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054596402 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platformniossdram: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Platformniossdram: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054596402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: softresetEnable = 1 " "Dma_0: softresetEnable = 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Starting RTL generation for module 'platformniossdram_dma_0' " "Dma_0: Starting RTL generation for module 'platformniossdram_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=platformniossdram_dma_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0002_dma_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0002_dma_0_gen//platformniossdram_dma_0_component_configuration.pl  --do_build_sim=0  \] " "Dma_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=platformniossdram_dma_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0002_dma_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0002_dma_0_gen//platformniossdram_dma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: # 2019.11.29 14:09:57 (*)   platformniossdram_dma_0: allowing these transactions: word, hw, byte_access " "Dma_0: # 2019.11.29 14:09:57 (*)   platformniossdram_dma_0: allowing these transactions: word, hw, byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Done RTL generation for module 'platformniossdram_dma_0' " "Dma_0: Done RTL generation for module 'platformniossdram_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: \"platformniossdram\" instantiated altera_avalon_dma \"dma_0\" " "Dma_0: \"platformniossdram\" instantiated altera_avalon_dma \"dma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flpmac_0: \"platformniossdram\" instantiated flpmac \"flpmac_0\" " "Flpmac_0: \"platformniossdram\" instantiated flpmac \"flpmac_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054597997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054598001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054598574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054599000 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054599003 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054599003 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054599004 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054599257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"platformniossdram\" instantiated altera_hps \"hps_0\" " "Hps_0: \"platformniossdram\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054604230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'platformniossdram_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'platformniossdram_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054604258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platformniossdram_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0004_jtag_uart_0_gen//platformniossdram_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platformniossdram_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0004_jtag_uart_0_gen//platformniossdram_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054604259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'platformniossdram_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'platformniossdram_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054604680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"platformniossdram\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"platformniossdram\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054604705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"platformniossdram\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"platformniossdram\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054606543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_custom_instr_floating_point_0: \"platformniossdram\" instantiated altera_nios_custom_instr_floating_point \"nios_custom_instr_floating_point_0\" " "Nios_custom_instr_floating_point_0: \"platformniossdram\" instantiated altera_nios_custom_instr_floating_point \"nios_custom_instr_floating_point_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054606557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'platformniossdram_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'platformniossdram_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054606585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platformniossdram_onchip_memory2_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0005_onchip_memory2_0_gen//platformniossdram_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platformniossdram_onchip_memory2_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0005_onchip_memory2_0_gen//platformniossdram_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054606585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'platformniossdram_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'platformniossdram_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"platformniossdram\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"platformniossdram\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'platformniossdram_pio_0' " "Pio_0: Starting RTL generation for module 'platformniossdram_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platformniossdram_pio_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0006_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0006_pio_0_gen//platformniossdram_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platformniossdram_pio_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0006_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0006_pio_0_gen//platformniossdram_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'platformniossdram_pio_0' " "Pio_0: Done RTL generation for module 'platformniossdram_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"platformniossdram\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"platformniossdram\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'platformniossdram_pio_1' " "Pio_1: Starting RTL generation for module 'platformniossdram_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platformniossdram_pio_1 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0007_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0007_pio_1_gen//platformniossdram_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platformniossdram_pio_1 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0007_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0007_pio_1_gen//platformniossdram_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'platformniossdram_pio_1' " "Pio_1: Done RTL generation for module 'platformniossdram_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"platformniossdram\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"platformniossdram\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'platformniossdram_pio_2' " "Pio_2: Starting RTL generation for module 'platformniossdram_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platformniossdram_pio_2 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0008_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0008_pio_2_gen//platformniossdram_pio_2_component_configuration.pl  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platformniossdram_pio_2 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0008_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0008_pio_2_gen//platformniossdram_pio_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054607931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'platformniossdram_pio_2' " "Pio_2: Done RTL generation for module 'platformniossdram_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"platformniossdram\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"platformniossdram\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"platformniossdram\" instantiated altera_pll \"pll_0\" " "Pll_0: \"platformniossdram\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'platformniossdram_sdram' " "Sdram: Starting RTL generation for module 'platformniossdram_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platformniossdram_sdram --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0010_sdram_gen//platformniossdram_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platformniossdram_sdram --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0010_sdram_gen//platformniossdram_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'platformniossdram_sdram' " "Sdram: Done RTL generation for module 'platformniossdram_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"platformniossdram\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"platformniossdram\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'platformniossdram_timer_0' " "Timer_0: Starting RTL generation for module 'platformniossdram_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platformniossdram_timer_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0011_timer_0_gen//platformniossdram_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platformniossdram_timer_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0011_timer_0_gen//platformniossdram_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054608747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'platformniossdram_timer_0' " "Timer_0: Done RTL generation for module 'platformniossdram_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054609025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"platformniossdram\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"platformniossdram\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054609030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"platformniossdram\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"platformniossdram\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054609033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"platformniossdram\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"platformniossdram\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054609041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"platformniossdram\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"platformniossdram\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054609044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054623547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054624321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054625152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054625944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054626743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054627523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054628328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054629122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054629937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054630732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054631524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platformniossdram\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platformniossdram\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054641948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"platformniossdram\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"platformniossdram\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054642016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"platformniossdram\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"platformniossdram\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054642020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platformniossdram\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platformniossdram\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054642027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054642077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054643647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'platformniossdram_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'platformniossdram_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054643680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platformniossdram_nios2_gen2_0_cpu --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0019_cpu_gen//platformniossdram_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platformniossdram_nios2_gen2_0_cpu --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8229_347678296248283761.dir/0019_cpu_gen//platformniossdram_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054643680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:44 (*) Starting Nios II generation " "Cpu: # 2019.11.29 14:10:44 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:44 (*)   Checking for plaintext license. " "Cpu: # 2019.11.29 14:10:44 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:45 (*)   Plaintext license not found. " "Cpu: # 2019.11.29 14:10:45 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:45 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.11.29 14:10:45 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:45 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.29 14:10:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:45 (*)   Creating all objects for CPU " "Cpu: # 2019.11.29 14:10:45 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:46 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.29 14:10:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:46 (*)   Creating plain-text RTL " "Cpu: # 2019.11.29 14:10:46 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 14:10:47 (*) Done Nios II generation " "Cpu: # 2019.11.29 14:10:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'platformniossdram_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'platformniossdram_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\" " "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\" " "Cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\" " "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_004\" " "Rsp_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054647905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054649447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054651025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054677190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054677433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054677439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platformniossdram: Done \"platformniossdram\" with 65 modules, 137 files " "Platformniossdram: Done \"platformniossdram\" with 65 modules, 137 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054677441 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platformniossdram.qsys " "Finished elaborating Platform Designer system entity \"platformniossdram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054679456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/hexdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/platformniossdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/platformniossdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram " "Found entity 1: platformniossdram" {  } { { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/platformniossdram/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/platformniossdram/submodules/altera_customins_master_translator.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/platformniossdram/submodules/altera_default_burst_converter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/platformniossdram/submodules/altera_incr_burst_converter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684982 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684982 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684982 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684982 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054684989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054684996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054684996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_master_agent.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_master_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685018 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/platformniossdram/submodules/altera_reset_controller.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/platformniossdram/submodules/altera_reset_synchronizer.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/platformniossdram/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/platformniossdram/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/flpmac.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/flpmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 flpmac " "Found entity 1: flpmac" {  } { { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/platformniossdram/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_reset.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_dma_0_read_data_mux " "Found entity 1: platformniossdram_dma_0_read_data_mux" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_dma_0_byteenables " "Found entity 2: platformniossdram_dma_0_byteenables" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""} { "Info" "ISGN_ENTITY_NAME" "3 platformniossdram_dma_0_fifo_module_fifo_ram_module " "Found entity 3: platformniossdram_dma_0_fifo_module_fifo_ram_module" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""} { "Info" "ISGN_ENTITY_NAME" "4 platformniossdram_dma_0_fifo_module " "Found entity 4: platformniossdram_dma_0_fifo_module" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""} { "Info" "ISGN_ENTITY_NAME" "5 platformniossdram_dma_0_mem_read " "Found entity 5: platformniossdram_dma_0_mem_read" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""} { "Info" "ISGN_ENTITY_NAME" "6 platformniossdram_dma_0_mem_write " "Found entity 6: platformniossdram_dma_0_mem_write" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""} { "Info" "ISGN_ENTITY_NAME" "7 platformniossdram_dma_0 " "Found entity 7: platformniossdram_dma_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_hps_0 " "Found entity 1: platformniossdram_hps_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_hps_0_fpga_interfaces " "Found entity 1: platformniossdram_hps_0_fpga_interfaces" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0_fpga_interfaces.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_hps_0_hps_io " "Found entity 1: platformniossdram_hps_0_hps_io" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_hps_0_hps_io_border " "Found entity 1: platformniossdram_hps_0_hps_io_border" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_irq_mapper " "Found entity 1: platformniossdram_irq_mapper" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_irq_mapper.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_jtag_uart_0_sim_scfifo_w " "Found entity 1: platformniossdram_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685406 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_jtag_uart_0_scfifo_w " "Found entity 2: platformniossdram_jtag_uart_0_scfifo_w" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685406 ""} { "Info" "ISGN_ENTITY_NAME" "3 platformniossdram_jtag_uart_0_sim_scfifo_r " "Found entity 3: platformniossdram_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685406 ""} { "Info" "ISGN_ENTITY_NAME" "4 platformniossdram_jtag_uart_0_scfifo_r " "Found entity 4: platformniossdram_jtag_uart_0_scfifo_r" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685406 ""} { "Info" "ISGN_ENTITY_NAME" "5 platformniossdram_jtag_uart_0 " "Found entity 5: platformniossdram_jtag_uart_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0 " "Found entity 1: platformniossdram_mm_interconnect_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platformniossdram_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: platformniossdram_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_demux " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_demux" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_demux_003 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_demux_004 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_demux_004" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_mux " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_mux" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_mux_003 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_mux_004 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_mux_005 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_cmd_mux_007 " "Found entity 1: platformniossdram_mm_interconnect_0_cmd_mux_007" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685531 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router " "Found entity 2: platformniossdram_mm_interconnect_0_router" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_001_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685542 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_001 " "Found entity 2: platformniossdram_mm_interconnect_0_router_001" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_003_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685552 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_003 " "Found entity 2: platformniossdram_mm_interconnect_0_router_003" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_004_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685563 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_004 " "Found entity 2: platformniossdram_mm_interconnect_0_router_004" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_005_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685574 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_005 " "Found entity 2: platformniossdram_mm_interconnect_0_router_005" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_006_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685585 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_006 " "Found entity 2: platformniossdram_mm_interconnect_0_router_006" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_009_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685598 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_009 " "Found entity 2: platformniossdram_mm_interconnect_0_router_009" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_010_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685610 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_010 " "Found entity 2: platformniossdram_mm_interconnect_0_router_010" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_011_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685623 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_011 " "Found entity 2: platformniossdram_mm_interconnect_0_router_011" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platformniossdram_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platformniossdram_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at platformniossdram_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575054685626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_router_013_default_decode " "Found entity 1: platformniossdram_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685634 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_mm_interconnect_0_router_013 " "Found entity 2: platformniossdram_mm_interconnect_0_router_013" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_demux_004 " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_demux_005 " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_demux_007 " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_demux_007" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_mux " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_mux" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_mux_003 " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_mm_interconnect_0_rsp_mux_004 " "Found entity 1: platformniossdram_mm_interconnect_0_rsp_mux_004" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0 " "Found entity 1: platformniossdram_nios2_gen2_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: platformniossdram_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: platformniossdram_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "3 platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "4 platformniossdram_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: platformniossdram_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "5 platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "6 platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "7 platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "8 platformniossdram_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: platformniossdram_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "9 platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "10 platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "11 platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "12 platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "13 platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "14 platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "15 platformniossdram_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: platformniossdram_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "16 platformniossdram_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: platformniossdram_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "17 platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "18 platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "19 platformniossdram_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: platformniossdram_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "20 platformniossdram_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: platformniossdram_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""} { "Info" "ISGN_ENTITY_NAME" "21 platformniossdram_nios2_gen2_0_cpu " "Found entity 21: platformniossdram_nios2_gen2_0_cpu" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: platformniossdram_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0_cpu_test_bench " "Found entity 1: platformniossdram_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_onchip_memory2_0 " "Found entity 1: platformniossdram_onchip_memory2_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_pio_0 " "Found entity 1: platformniossdram_pio_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_pio_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_pio_1 " "Found entity 1: platformniossdram_pio_1" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_pio_1.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_pio_2 " "Found entity 1: platformniossdram_pio_2" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_pio_2.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_pll_0 " "Found entity 1: platformniossdram_pll_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_sdram_input_efifo_module " "Found entity 1: platformniossdram_sdram_input_efifo_module" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685889 ""} { "Info" "ISGN_ENTITY_NAME" "2 platformniossdram_sdram " "Found entity 2: platformniossdram_sdram" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platformniossdram/submodules/platformniossdram_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platformniossdram/submodules/platformniossdram_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platformniossdram_timer_0 " "Found entity 1: platformniossdram_timer_0" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_timer_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054685898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054685898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1575054685899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platformniossdram_sdram.v(318) " "Verilog HDL or VHDL warning at platformniossdram_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575054685973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platformniossdram_sdram.v(328) " "Verilog HDL or VHDL warning at platformniossdram_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575054685973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platformniossdram_sdram.v(338) " "Verilog HDL or VHDL warning at platformniossdram_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575054685973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platformniossdram_sdram.v(682) " "Verilog HDL or VHDL warning at platformniossdram_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575054685974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exampleniossdram.v 1 1 " "Using design file exampleniossdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exampleniossdram " "Found entity 1: exampleniossdram" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054686784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575054686784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_export exampleniossdram.v(97) " "Verilog HDL Implicit Net warning at exampleniossdram.v(97): created implicit net for \"key_export\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054686785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exampleniossdram " "Elaborating entity \"exampleniossdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575054686801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 exampleniossdram.v(204) " "Verilog HDL assignment warning at exampleniossdram.v(204): truncated value with size 10 to match size of target (1)" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054686803 "|exampleniossdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram platformniossdram:u0 " "Elaborating entity \"platformniossdram\" for hierarchy \"platformniossdram:u0\"" {  } { { "exampleniossdram.v" "u0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054686838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0 platformniossdram:u0\|platformniossdram_dma_0:dma_0 " "Elaborating entity \"platformniossdram_dma_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "dma_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054686928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0_read_data_mux platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_read_data_mux:the_platformniossdram_dma_0_read_data_mux " "Elaborating entity \"platformniossdram_dma_0_read_data_mux\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_read_data_mux:the_platformniossdram_dma_0_read_data_mux\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "the_platformniossdram_dma_0_read_data_mux" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054686995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0_byteenables platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_byteenables:the_platformniossdram_dma_0_byteenables " "Elaborating entity \"platformniossdram_dma_0_byteenables\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_byteenables:the_platformniossdram_dma_0_byteenables\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "the_platformniossdram_dma_0_byteenables" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0_fifo_module platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module " "Elaborating entity \"platformniossdram_dma_0_fifo_module\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "the_platformniossdram_dma_0_fifo_module" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0_fifo_module_fifo_ram_module platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram " "Elaborating entity \"platformniossdram_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "platformniossdram_dma_0_fifo_module_fifo_ram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "lpm_ram_dp_component" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054687224 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054687224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1j02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054687827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054687827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_fifo_module:the_platformniossdram_dma_0_fifo_module\|platformniossdram_dma_0_fifo_module_fifo_ram_module:platformniossdram_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0_mem_read platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_mem_read:the_platformniossdram_dma_0_mem_read " "Elaborating entity \"platformniossdram_dma_0_mem_read\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_mem_read:the_platformniossdram_dma_0_mem_read\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "the_platformniossdram_dma_0_mem_read" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054687986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_dma_0_mem_write platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_mem_write:the_platformniossdram_dma_0_mem_write " "Elaborating entity \"platformniossdram_dma_0_mem_write\" for hierarchy \"platformniossdram:u0\|platformniossdram_dma_0:dma_0\|platformniossdram_dma_0_mem_write:the_platformniossdram_dma_0_mem_write\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" "the_platformniossdram_dma_0_mem_write" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_dma_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flpmac platformniossdram:u0\|flpmac:flpmac_0 " "Elaborating entity \"flpmac\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "flpmac_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\"" {  } { { "db/ip/platformniossdram/submodules/flpmac.v" "fpmul" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance " "Elaborating entity \"fpoint_qsys\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_mult_single platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_qsys_mult_single\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "the_fp_mult" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "exp_add_adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688387 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054688387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_jgd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054688482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054688482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "exp_adj_adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688585 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054688585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v0c " "Found entity 1: add_sub_v0c" {  } { { "db/add_sub_v0c.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_v0c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054688693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054688693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v0c platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated " "Elaborating entity \"add_sub_v0c\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "exp_bias_subtr" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688789 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054688789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054688884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054688884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_round_adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054688990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054688990 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054688990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054689093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054689093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_product2_mult" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054689305 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054689305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/mult_9ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054689423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054689423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ct platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated " "Elaborating entity \"mult_9ct\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_qsys_addsub_single\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "the_fp_addsub" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_fjg platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "lbarrel_shift" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_44e platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "rbarrel_shift" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9u8 platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "leading_zeroes_cnt" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_aja platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder7" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_q0b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder10" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_l0b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder11" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_i0b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder13" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_qha platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder9" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_lha platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder15" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_iha platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder17" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_a2b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder8" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054689925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_tma platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "trailing_zeros_cnt" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_u5b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder21" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_e4b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder23" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_94b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder25" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_64b platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder27" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_uma platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder22" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_ela platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder30" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9la platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder32" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_6la platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "altpriority_encoder34" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "add_sub1" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690375 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054690375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054690475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054690475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "add_sub3" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690651 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054690651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054690744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054690744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "add_sub4" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054690864 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054690864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054690962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054690962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054690972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "add_sub5" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691066 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054691066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_2lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054691172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054691172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_2comp_res_lower" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691340 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054691340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_2eh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054691442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054691442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_2comp_res_upper0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691541 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054691541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_7vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054691647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054691647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_2comp_res_upper1" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054691745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054691745 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054691745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692048 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054692048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054692149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054692149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692253 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054692253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054692361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054692361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054692540 ""}  } { { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054692540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054692641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054692641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054692651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_hps_0 platformniossdram:u0\|platformniossdram_hps_0:hps_0 " "Elaborating entity \"platformniossdram_hps_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "hps_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_hps_0_fpga_interfaces platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"platformniossdram_hps_0_fpga_interfaces\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" "fpga_interfaces" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_hps_0_hps_io platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io " "Elaborating entity \"platformniossdram_hps_0_hps_io\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" "hps_io" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_hps_0_hps_io_border platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border " "Elaborating entity \"platformniossdram_hps_0_hps_io_border\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io.v" "border" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "pll" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575054694450 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054694450 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "p0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694477 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054694479 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694543 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575054694546 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054694546 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575054694552 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054694552 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575054694668 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575054694669 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694694 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054694711 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054694711 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054694711 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054694712 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054694979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054695286 ""}  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054695286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054695370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054695370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "seq" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695762 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "seq" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1575054695764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "c0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054695790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054695843 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054695843 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054695844 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054695844 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054695844 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054695844 "|exampleniossdram|platformniossdram:u0|platformniossdram_hps_0:hps_0|platformniossdram_hps_0_hps_io:hps_io|platformniossdram_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "oct" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/platformniossdram/submodules/hps_sdram.v" "dll" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_jtag_uart_0 platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"platformniossdram_jtag_uart_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "jtag_uart_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_jtag_uart_0_scfifo_w platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w " "Elaborating entity \"platformniossdram_jtag_uart_0_scfifo_w\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "the_platformniossdram_jtag_uart_0_scfifo_w" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "wfifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054696679 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054696679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054696770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054696770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054696841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054696841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054696910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054696910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054696936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054697046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054697046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054697075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054697186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054697186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054697210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054697315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_w:the_platformniossdram_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054697341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_jtag_uart_0_scfifo_r platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_r:the_platformniossdram_jtag_uart_0_scfifo_r " "Elaborating entity \"platformniossdram_jtag_uart_0_scfifo_r\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|platformniossdram_jtag_uart_0_scfifo_r:the_platformniossdram_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "the_platformniossdram_jtag_uart_0_scfifo_r" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054697436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "platformniossdram_jtag_uart_0_alt_jtag_atlantic" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054697993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054698028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054698028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054698028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054698028 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054698028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"platformniossdram:u0\|platformniossdram_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:platformniossdram_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0 platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"platformniossdram_nios2_gen2_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "nios2_gen2_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0.v" "cpu" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_test_bench platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_test_bench:the_platformniossdram_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_test_bench\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_test_bench:the_platformniossdram_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_test_bench" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_register_bank_a_module platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "platformniossdram_nios2_gen2_0_cpu_register_bank_a" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054698990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699066 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054699066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054699199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054699199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_a_module:platformniossdram_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_register_bank_b_module platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_b_module:platformniossdram_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_register_bank_b_module:platformniossdram_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "platformniossdram_nios2_gen2_0_cpu_register_bank_b" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054699595 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054699595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_break platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_break:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_break:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_td_mode platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_td_mode:platformniossdram_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_dtrace\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_td_mode:platformniossdram_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054699985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_oci_im platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_im:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_oci_im:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_nios2_ocimem platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700268 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054700268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054700377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054700377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" "the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_debug_slave_tck platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|platformniossdram_nios2_gen2_0_cpu_debug_slave_tck:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|platformniossdram_nios2_gen2_0_cpu_debug_slave_tck:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_platformniossdram_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "platformniossdram_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054700805 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054700805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054700995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platformniossdram_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054701202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_onchip_memory2_0 platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"platformniossdram_onchip_memory2_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "onchip_memory2_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054702669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" "the_altsyncram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054702709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054702734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platformniossdram_onchip_memory2_0.hex " "Parameter \"init_file\" = \"platformniossdram_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054702734 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054702734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mho1 " "Found entity 1: altsyncram_mho1" {  } { { "db/altsyncram_mho1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_mho1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054702894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054702894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mho1 platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mho1:auto_generated " "Elaborating entity \"altsyncram_mho1\" for hierarchy \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054702906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054704425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054704425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mho1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mho1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_mho1.tdf" "decode3" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_mho1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054704441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054704538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054704538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mho1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"platformniossdram:u0\|platformniossdram_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mho1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_mho1.tdf" "mux2" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_mho1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054704556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_pio_0 platformniossdram:u0\|platformniossdram_pio_0:pio_0 " "Elaborating entity \"platformniossdram_pio_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_pio_0:pio_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "pio_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_pio_1 platformniossdram:u0\|platformniossdram_pio_1:pio_1 " "Elaborating entity \"platformniossdram_pio_1\" for hierarchy \"platformniossdram:u0\|platformniossdram_pio_1:pio_1\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "pio_1" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_pio_2 platformniossdram:u0\|platformniossdram_pio_2:pio_2 " "Elaborating entity \"platformniossdram_pio_2\" for hierarchy \"platformniossdram:u0\|platformniossdram_pio_2:pio_2\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "pio_2" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_pll_0 platformniossdram:u0\|platformniossdram_pll_0:pll_0 " "Elaborating entity \"platformniossdram_pll_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_pll_0:pll_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "pll_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" "altera_pll_i" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575054705801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054705832 ""}  } { { "db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054705832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_sdram platformniossdram:u0\|platformniossdram_sdram:sdram " "Elaborating entity \"platformniossdram_sdram\" for hierarchy \"platformniossdram:u0\|platformniossdram_sdram:sdram\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "sdram" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_sdram_input_efifo_module platformniossdram:u0\|platformniossdram_sdram:sdram\|platformniossdram_sdram_input_efifo_module:the_platformniossdram_sdram_input_efifo_module " "Elaborating entity \"platformniossdram_sdram_input_efifo_module\" for hierarchy \"platformniossdram:u0\|platformniossdram_sdram:sdram\|platformniossdram_sdram_input_efifo_module:the_platformniossdram_sdram_input_efifo_module\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_sdram.v" "the_platformniossdram_sdram_input_efifo_module" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054705957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_timer_0 platformniossdram:u0\|platformniossdram_timer_0:timer_0 " "Elaborating entity \"platformniossdram_timer_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_timer_0:timer_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "timer_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator platformniossdram:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"platformniossdram:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706052 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "db/ip/platformniossdram/submodules/altera_customins_master_translator.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575054706054 "|exampleniossdram|platformniossdram:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect platformniossdram:u0\|platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"platformniossdram:u0\|platformniossdram_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator platformniossdram:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"platformniossdram:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054706138 "|exampleniossdram|platformniossdram:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054706138 "|exampleniossdram|platformniossdram:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575054706138 "|exampleniossdram|platformniossdram:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platformniossdram_mm_interconnect_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "mm_interconnect_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054706971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "dma_0_write_master_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flpmac_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flpmac_0_avalon_slave_0_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "flpmac_0_avalon_slave_0_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "dma_0_control_port_slave_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "dma_0_read_master_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "dma_0_write_master_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 3673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054707880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 3755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router:router " "Elaborating entity \"platformniossdram_mm_interconnect_0_router\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router:router\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router:router\|platformniossdram_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router:router\|platformniossdram_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_001 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_001\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_001" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_001_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_001:router_001\|platformniossdram_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_001:router_001\|platformniossdram_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_003 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_003\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_003" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_003_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_003:router_003\|platformniossdram_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_003:router_003\|platformniossdram_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_004 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_004\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_004" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_004_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_004:router_004\|platformniossdram_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_004_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_004:router_004\|platformniossdram_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_005 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_005\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_005" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_005_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_005:router_005\|platformniossdram_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_005_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_005:router_005\|platformniossdram_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_005.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_006 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_006\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_006" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_006_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_006:router_006\|platformniossdram_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_006_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_006:router_006\|platformniossdram_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_009 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_009\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_009" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_009_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_009:router_009\|platformniossdram_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_009_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_009:router_009\|platformniossdram_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_010 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_010\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_010" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_010_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_010:router_010\|platformniossdram_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_010_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_010:router_010\|platformniossdram_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_011 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_011\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_011" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_011_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_011:router_011\|platformniossdram_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_011_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_011:router_011\|platformniossdram_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_011.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_013 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_013\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_013:router_013\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "router_013" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_router_013_default_decode platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_013:router_013\|platformniossdram_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"platformniossdram_mm_interconnect_0_router_013_default_decode\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_router_013:router_013\|platformniossdram_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_router_013.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 4907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054708964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_demux platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_demux\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_demux" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_demux_001 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_demux_003 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_demux_003\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_demux_004 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_demux_004\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_mux platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_mux\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_mux" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_mux_003 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_mux_003\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_mux_004 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_mux_004\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054709995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_004.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_mux_005 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_mux_005\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_005.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_cmd_mux_007 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"platformniossdram_mm_interconnect_0_cmd_mux_007\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_cmd_mux_007.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_demux_004 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_demux_004\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_demux_005 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_demux_005\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_demux_007 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_demux_007\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 5890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_mux platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_mux\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_mux" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_mux_001 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_mux_003 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_mux_003\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_rsp_mux_004 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"platformniossdram_mm_interconnect_0_rsp_mux_004\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054710955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575054710964 "|exampleniossdram|platformniossdram:u0|platformniossdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575054710965 "|exampleniossdram|platformniossdram:u0|platformniossdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575054710965 "|exampleniossdram|platformniossdram:u0|platformniossdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711061 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575054711075 "|exampleniossdram|platformniossdram:u0|platformniossdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575054711075 "|exampleniossdram|platformniossdram:u0|platformniossdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "crosser" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 6347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/platformniossdram/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_avalon_st_adapter platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platformniossdram_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 7362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_avalon_st_adapter_005 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"platformniossdram_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0.v" 7507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|platformniossdram_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|platformniossdram_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platformniossdram_irq_mapper platformniossdram:u0\|platformniossdram_irq_mapper:irq_mapper " "Elaborating entity \"platformniossdram_irq_mapper\" for hierarchy \"platformniossdram:u0\|platformniossdram_irq_mapper:irq_mapper\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "irq_mapper" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054711996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "irq_synchronizer" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054712119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054712119 ""}  } { { "db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054712119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"platformniossdram:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platformniossdram:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platformniossdram:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "rst_controller" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platformniossdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platformniossdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/platformniossdram/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platformniossdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platformniossdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/platformniossdram/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platformniossdram:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platformniossdram:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/platformniossdram/platformniossdram.v" "rst_controller_001" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder hexdecoder:HEXD0 " "Elaborating entity \"hexdecoder\" for hierarchy \"hexdecoder:HEXD0\"" {  } { { "exampleniossdram.v" "HEXD0" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054712318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae84 " "Found entity 1: altsyncram_ae84" {  } { { "db/altsyncram_ae84.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_ae84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054723066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054723066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054723558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054723558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054723930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054723930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gai " "Found entity 1: cntr_gai" {  } { { "db/cntr_gai.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_gai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054724611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054724611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054724739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054724739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_3vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054725047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054725047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054725535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054725535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054725661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054725661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054725984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054725984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054726109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054726109 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054726898 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575054727487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.29.14:12:12 Progress: Loading sldcf435f1d/alt_sld_fab_wrapper_hw.tcl " "2019.11.29.14:12:12 Progress: Loading sldcf435f1d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054732395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054736301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054736500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054742293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054742485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054742673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054742879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054742889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054742898 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575054743599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf435f1d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf435f1d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcf435f1d/alt_sld_fab.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054743889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054743889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054744021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054744021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054744053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054744053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054744140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054744140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054744253 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054744253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054744253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/sldcf435f1d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054744353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054744353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054752461 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "platformniossdram:u0\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"platformniossdram:u0\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575054760983 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054760983 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575054760983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054761234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054761234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054761234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054761234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054761234 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054761234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8uv " "Found entity 1: shift_taps_8uv" {  } { { "db/shift_taps_8uv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_8uv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054761349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054761349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_9fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054761484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054761484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054761623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054761623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054761771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054761771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054761932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054761932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054762127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762127 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054762127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kuv " "Found entity 1: shift_taps_kuv" {  } { { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054762243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054762243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054762384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054762384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054762621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"platformniossdram:u0\|platformniossdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054762622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575054762743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054762743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platformniossdram:u0\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"platformniossdram:u0\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054762927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platformniossdram:u0\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"platformniossdram:u0\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575054762927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575054762927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "46 " "46 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575054764477 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a0 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a0\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 41 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a1 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a1\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 71 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a2 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a2\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 101 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a3 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a3\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 131 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a4 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a4\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 161 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a5 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a5\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 191 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a6 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a6\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 221 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a7 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a7\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 251 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a8 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 281 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a9 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 311 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a10 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 341 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "Synthesized away node \"platformniossdram:u0\|flpmac:flpmac_0\|fpoint_wrapper:fpmul\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/altsyncram_1gc1.tdf" 371 2 0 } } { "db/shift_taps_kuv.tdf" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/shift_taps_kuv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/platformniossdram/submodules/fpoint_qsys.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/platformniossdram/submodules/fpoint_wrapper.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/platformniossdram/submodules/flpmac.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/flpmac.v" 105 0 0 } } { "db/ip/platformniossdram/platformniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/platformniossdram.v" 323 0 0 } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054764778 "|exampleniossdram|platformniossdram:u0|flpmac:flpmac_0|fpoint_wrapper:fpmul|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ram_block7a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575054764778 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575054764778 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[0\] " "bidirectional pin \"HPS_GPIO\[0\]\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[1\] " "bidirectional pin \"HPS_GPIO\[1\]\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575054771379 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1575054771379 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054772104 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575054772104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575054772107 "|exampleniossdram|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575054772107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1955 " "1955 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575054777329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "platformniossdram_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"platformniossdram_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054778100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054778919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.map.smsg " "Generated suppressed messages file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054783604 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 255 0 0 218 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 255 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 218 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1575054793359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 3 0 0 " "Adding 26 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575054793718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575054793718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575054795614 "|exampleniossdram|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575054795614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14737 " "Implemented 14737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "87 " "Implemented 87 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13286 " "Implemented 13286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_RAMS" "555 " "Implemented 555 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1575054795672 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575054795672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575054795672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5428 " "Peak virtual memory: 5428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575054795951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:13:15 2019 " "Processing ended: Fri Nov 29 14:13:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575054795951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575054795951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:11 " "Total CPU time (on all processors): 00:06:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575054795951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575054795951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575054798591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575054798592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:13:17 2019 " "Processing started: Fri Nov 29 14:13:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575054798592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575054798592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exampleniossdram -c exampleniossdram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exampleniossdram -c exampleniossdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575054798592 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1575054798826 ""}
{ "Info" "0" "" "Project  = exampleniossdram" {  } {  } 0 0 "Project  = exampleniossdram" 0 0 "Fitter" 0 0 1575054798827 ""}
{ "Info" "0" "" "Revision = exampleniossdram" {  } {  } 0 0 "Revision = exampleniossdram" 0 0 "Fitter" 0 0 1575054798827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575054799355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575054799355 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exampleniossdram 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"exampleniossdram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575054799578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575054799634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575054799634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575054800602 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575054800636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575054807204 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575054807765 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 237 " "No exact pin location assignment(s) for 80 pins of 237 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575054808445 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1575054808484 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1575054808484 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575054834621 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1575054838252 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1575054838252 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G9 " "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4298 global CLKCTRL_G4 " "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4298 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G6 " "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1214 global CLKCTRL_G3 " "platformniossdram:u0\|platformniossdram_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1214 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 944 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 944 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1575054838979 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575054838979 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 3891 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 3891 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "platformniossdram:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 3582 global CLKCTRL_G1 " "platformniossdram:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 with 3582 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1575054838979 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575054838979 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575054838979 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575054838981 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575054845439 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575054845439 ""}
{ "Info" "ISTA_SDC_FOUND" "exampleniossdram.SDC " "Reading SDC File: 'exampleniossdram.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575054845569 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1575054845570 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575054845578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575054845578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575054845578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575054845578 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1575054845578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575054845579 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575054845580 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575054845585 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575054845616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575054845625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846320 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846324 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846324 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575054846327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846329 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846329 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846330 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846331 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846331 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846331 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846332 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846332 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846333 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846333 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846334 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846334 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846335 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846335 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846336 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846336 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846336 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846337 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846337 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846338 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846338 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846339 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846339 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846339 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846340 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846340 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846341 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846341 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846342 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846342 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846343 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846343 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846344 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846344 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846345 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846345 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846346 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846346 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846346 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846347 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846347 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846348 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846348 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846349 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846349 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846350 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846350 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846351 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846351 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846352 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846352 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846352 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846353 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846353 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846354 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846355 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846355 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846356 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846356 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846357 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846357 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846358 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846359 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846359 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846360 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846360 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846360 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846361 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575054846361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846361 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575054846362 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575054846362 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575054846362 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575054846436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575054846436 "|exampleniossdram|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575054846436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575054846436 "|exampleniossdram|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575054846436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575054846436 "|exampleniossdram|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575054846472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575054846472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575054846793 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1575054846794 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575054846813 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1575054846813 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575054846817 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575054846817 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575054846817 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575054847477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575054847478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575054847482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575054847508 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575054847606 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1575054847606 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1575054847606 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1575054847606 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1575054847606 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1575054847606 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575054847607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575054847659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575054847663 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575054847691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575054850819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575054850848 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "192 DSP block " "Packed 192 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575054850848 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575054850848 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575054850848 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "20 " "Created 20 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1575054850848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575054850848 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575054852526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575054862497 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1575054868382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:50 " "Fitter placement preparation operations ending: elapsed time is 00:00:50" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575054913155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575054968113 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575054989532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575054989532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575054999460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575055023766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575055023766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575055040094 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575055040094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575055040099 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 39.80 " "Total time spent on timing analysis during the Fitter is 39.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575055054958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575055055213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575055066097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575055066106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575055076891 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:54 " "Fitter post-fit operations ending: elapsed time is 00:00:54" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575055108434 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575055109773 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[0\] a permanently disabled " "Pin HPS_GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_GPIO[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GPIO\[0\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[1\] a permanently disabled " "Pin HPS_GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_GPIO[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GPIO\[1\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575055109960 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575055109960 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "exampleniossdram.v" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1575055109961 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1575055109961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.fit.smsg " "Generated suppressed messages file C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/exampleniossdram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575055111217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 136 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7467 " "Peak virtual memory: 7467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575055118872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:18:38 2019 " "Processing ended: Fri Nov 29 14:18:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575055118872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:21 " "Elapsed time: 00:05:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575055118872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:01 " "Total CPU time (on all processors): 00:09:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575055118872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575055118872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575055121801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575055121802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:18:40 2019 " "Processing started: Fri Nov 29 14:18:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575055121802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575055121802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exampleniossdram -c exampleniossdram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exampleniossdram -c exampleniossdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575055121802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575055124571 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575055137306 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1575055139671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575055140119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:19:00 2019 " "Processing ended: Fri Nov 29 14:19:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575055140119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575055140119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575055140119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575055140119 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575055141108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575055142600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575055142602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:19:01 2019 " "Processing started: Fri Nov 29 14:19:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575055142602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055142602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exampleniossdram -c exampleniossdram " "Command: quartus_sta exampleniossdram -c exampleniossdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055142602 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055142829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055145734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055145734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055145795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055145795 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575055148037 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148037 ""}
{ "Info" "ISTA_SDC_FOUND" "exampleniossdram.SDC " "Reading SDC File: 'exampleniossdram.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148205 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148207 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575055148215 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575055148215 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575055148215 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575055148215 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148216 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148223 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148237 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055148342 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055148343 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055149259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149359 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149363 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149363 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055149367 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149377 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149377 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149378 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149379 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149380 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149380 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149381 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149382 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149383 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149383 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149384 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149384 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149385 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149385 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149386 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149386 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149387 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149387 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149388 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149388 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149389 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149389 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149390 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149390 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149391 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149391 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149391 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149392 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149392 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149393 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149393 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149394 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149394 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149395 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149395 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149396 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149396 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149397 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149397 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149398 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149399 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149399 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149400 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149400 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149401 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149402 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149402 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149403 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149404 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149404 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149405 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149406 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149407 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149408 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149408 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149409 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149410 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149411 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149412 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149413 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149414 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149414 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149415 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149416 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149417 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149417 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149418 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149419 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "platformniossdram_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at platformniossdram_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149420 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path platformniossdram_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at platformniossdram_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575055149420 ""}  } { { "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149420 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/cygwin/home/ece4530f19/q17/codesign-challenge-ideas/db/ip/platformniossdram/submodules/platformniossdram_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055149532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149532 "|exampleniossdram|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055149532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149532 "|exampleniossdram|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055149533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149533 "|exampleniossdram|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055149591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149885 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149885 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055149907 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055149907 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055149911 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055149950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.959 " "Worst-case setup slack is 0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 clk_dram  " "    0.959               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.847               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.847               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.155               0.000 altera_reserved_tck  " "    5.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.243               0.000 CLOCK_50  " "    8.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.585               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055150761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.212               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 CLOCK_50  " "    0.248               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.361               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 altera_reserved_tck  " "    0.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.027               0.000 clk_dram  " "    4.027               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055150951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055150951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.851               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.851               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.448               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.448               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.380               0.000 CLOCK_50  " "   15.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.734               0.000 altera_reserved_tck  " "   15.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055151009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.363 " "Worst-case removal slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK_50  " "    0.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.715               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 altera_reserved_tck  " "    0.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.090               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055151084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.770               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.770               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.852               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.852               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.761               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.761               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.876               0.000 CLOCK_50  " "    8.876               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.770               0.000 altera_reserved_tck  " "   18.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055151106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055151106 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.278 ns " "Worst Case Available Settling Time: 13.278 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055151352 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055151352 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055151583 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055152271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153923 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055153923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055153995 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055153995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154072 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055154072 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055154159 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055154159 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154364 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154364 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.188     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.188     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.416  0.416" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.416  0.416" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.23  0.182" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.23  0.182" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.238  0.238" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.238  0.238" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154365 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055154612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055154708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055170387 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055171464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171464 "|exampleniossdram|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055171464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171464 "|exampleniossdram|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055171464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171464 "|exampleniossdram|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055171502 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171535 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171535 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055171553 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055171553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.218 " "Worst-case setup slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 clk_dram  " "    1.218               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.105               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.105               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.639               0.000 altera_reserved_tck  " "    5.639               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.542               0.000 CLOCK_50  " "    8.542               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.797               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.797               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055172008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.102               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 altera_reserved_tck  " "    0.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.866               0.000 clk_dram  " "    3.866               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055172211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.132               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.132               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.523               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.523               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.583               0.000 CLOCK_50  " "   15.583               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.956               0.000 altera_reserved_tck  " "   15.956               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055172318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 CLOCK_50  " "    0.267               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.622               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 altera_reserved_tck  " "    0.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.032               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055172418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.748               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.748               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.819               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.819               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.740               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.740               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.909               0.000 CLOCK_50  " "    8.909               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.735               0.000 altera_reserved_tck  " "   18.735               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055172471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055172471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.589 ns " "Worst Case Available Settling Time: 13.589 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055172682 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055172682 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055172957 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055173689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175227 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055175227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175318 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055175318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175420 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055175420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055175525 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055175525 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175688 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175688 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.215     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.215     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.403  0.403" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.403  0.403" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.246  0.199" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.246  0.199" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.249  0.249" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.249  0.249" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175689 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055175992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055176351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055191257 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055192368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192368 "|exampleniossdram|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055192368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192368 "|exampleniossdram|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055192368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192368 "|exampleniossdram|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055192408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192441 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192441 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055192459 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.116               0.000 clk_dram  " "    4.116               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.284               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.284               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.511               0.000 altera_reserved_tck  " "    7.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.278               0.000 CLOCK_50  " "   12.278               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.490               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.490               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLOCK_50  " "    0.148               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 clk_dram  " "    2.062               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055192899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055192899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.849               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.849               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.349               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.349               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.878               0.000 CLOCK_50  " "   16.878               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.608               0.000 altera_reserved_tck  " "   17.608               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055193025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.248 " "Worst-case removal slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 CLOCK_50  " "    0.248               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.448               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 altera_reserved_tck  " "    0.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.596               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055193160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.887               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.887               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.910               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.910               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.482               0.000 CLOCK_50  " "    8.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.884               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.315               0.000 altera_reserved_tck  " "   18.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055193246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055193246 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.838 ns " "Worst Case Available Settling Time: 15.838 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055193467 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055193467 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055193894 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055194672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196696 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055196696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196824 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055196824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055196963 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055196963 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055197109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055197109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055197109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055197109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055197109 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055197109 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197279 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197279 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197279 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.324     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.324     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197280 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197280 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197280 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197280 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.518  0.518" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.518  0.518" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197280 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.366  0.319" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.366  0.319" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197280 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.307  0.307" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.307  0.307" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197281 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055197660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055198599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198599 "|exampleniossdram|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055198599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198599 "|exampleniossdram|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575055198599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198599 "|exampleniossdram|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: platformniossdram:u0\|platformniossdram_nios2_gen2_0:nios2_gen2_0\|platformniossdram_nios2_gen2_0_cpu:cpu\|platformniossdram_nios2_gen2_0_cpu_nios2_oci:the_platformniossdram_nios2_gen2_0_cpu_nios2_oci\|platformniossdram_nios2_gen2_0_cpu_nios2_ocimem:the_platformniossdram_nios2_gen2_0_cpu_nios2_ocimem\|platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram_module:platformniossdram_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575055198637 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198670 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198670 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1575055198688 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.421               0.000 clk_dram  " "    4.421               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.697               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.697               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.750               0.000 altera_reserved_tck  " "    8.750               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.054               0.000 CLOCK_50  " "   13.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.171               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.171               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055198918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055198918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.076               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 CLOCK_50  " "    0.106               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.803               0.000 clk_dram  " "    1.803               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055199173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.157               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.157               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.489               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.489               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.247               0.000 CLOCK_50  " "   17.247               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.028               0.000 altera_reserved_tck  " "   18.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055199325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.166 " "Worst-case removal slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLOCK_50  " "    0.166               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.367               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.541               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055199495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 platformniossdram:u0\|platformniossdram_hps_0:hps_0\|platformniossdram_hps_0_hps_io:hps_io\|platformniossdram_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.886               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.886               0.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.907               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.907               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.435               0.000 CLOCK_50  " "    8.435               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.882               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.882               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.251               0.000 altera_reserved_tck  " "   18.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575055199625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055199625 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 91 synchronizer chains. " "Report Metastability: Found 91 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 91 " "Number of Synchronizer Chains Found: 91" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.276 ns " "Worst Case Available Settling Time: 16.276 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575055199876 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055199876 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055200504 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055201187 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203519 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055203519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203706 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055203706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055203878 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055203878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055204045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055204045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055204045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055204045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1575055204045 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055204045 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204255 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204255 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204255 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.337     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.337     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204255 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204256 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204256 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204256 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.524  0.524" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.524  0.524" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204256 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.367   0.32" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.367   0.32" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204256 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.321  0.321" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.321  0.321" 0 0 "TimeQuest Timing Analyzer" 0 0 1575055204256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055209023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055209026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 136 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5916 " "Peak virtual memory: 5916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575055210415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:20:10 2019 " "Processing ended: Fri Nov 29 14:20:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575055210415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575055210415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575055210415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055210415 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 424 s " "Quartus Prime Full Compilation was successful. 0 errors, 424 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575055212720 ""}
