// Seed: 836164564
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2;
  assign (pull1, highz0) id_2 = 1;
  always @(posedge 1 or posedge 1) begin
    id_2 <= 1;
  end
  assign id_2 = 1 == id_2;
endmodule
`define pp_2 0
