Analysis & Synthesis report for AllMuxesOnPCBDe1Soc
Wed Oct 22 12:38:51 2025
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Child Partition Changes for Partition Mpx:MpxTheNand2Only
  8. Partition for Top-Level Resource Utilization by Entity
  9. Partition Dependent Files
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Partition "AllMpx:AllMpx" Resource Utilization by Entity
 12. Partition Dependent Files
 13. Post-Synthesis Netlist Statistics for Partition AllMpx:AllMpx
 14. Partition "Mpx:MpxMinTerms" Resource Utilization by Entity
 15. Partition Dependent Files
 16. Post-Synthesis Netlist Statistics for Partition Mpx:MpxMinTerms
 17. Partition "Mpx:MpxNandOnlyTerms" Resource Utilization by Entity
 18. Partition Dependent Files
 19. Post-Synthesis Netlist Statistics for Partition Mpx:MpxNandOnlyTerms
 20. Partition "Mpx:MpxPrimImplTerms" Resource Utilization by Entity
 21. Partition Dependent Files
 22. Post-Synthesis Netlist Statistics for Partition Mpx:MpxPrimImplTerms
 23. Partition "Mpx:MpxTheNand2Only" Resource Utilization by Entity
 24. Partition Dependent Files
 25. Post-Synthesis Netlist Statistics for Partition Mpx:MpxTheNand2Only
 26. Partition "Mpx:MpxUsingCase" Resource Utilization by Entity
 27. Partition Dependent Files
 28. Post-Synthesis Netlist Statistics for Partition Mpx:MpxUsingCase
 29. Partition "Mpx:MpxUsingIf" Resource Utilization by Entity
 30. Partition Dependent Files
 31. Post-Synthesis Netlist Statistics for Partition Mpx:MpxUsingIf
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Oct 22 12:38:50 2025           ;
; Quartus Prime Version       ; 18.1.1 Build 646 04/11/2019 SJ Standard Edition ;
; Revision Name               ; AllMuxesOnPCBDe1Soc                             ;
; Top-level Entity Name       ; AllMuxesOnPCBDe1Soc                             ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                          ; Setting             ; Default Value       ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                     ;
; Top-level entity name                                                           ; AllMuxesOnPCBDe1Soc ; AllMuxesOnPCBDe1Soc ;
; Family name                                                                     ; Cyclone V           ; Cyclone V           ;
; Maximum processors allowed for parallel compilation                             ; All                 ;                     ;
; VHDL Show LMF Mapping Messages                                                  ; Off                 ;                     ;
; VHDL Version                                                                    ; VHDL_2008           ; VHDL_1993           ;
; Use smart compilation                                                           ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                  ;
; Enable compact report table                                                     ; Off                 ; Off                 ;
; Restructure Multiplexers                                                        ; Auto                ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                 ;
; Preserve fewer node names                                                       ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001        ;
; State Machine Processing                                                        ; Auto                ; Auto                ;
; Safe State Machine                                                              ; Off                 ; Off                 ;
; Extract Verilog State Machines                                                  ; On                  ; On                  ;
; Extract VHDL State Machines                                                     ; On                  ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                  ;
; Parallel Synthesis                                                              ; On                  ; On                  ;
; DSP Block Balancing                                                             ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                              ; On                  ; On                  ;
; Power-Up Don't Care                                                             ; On                  ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                      ; On                  ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                 ;
; Optimization Technique                                                          ; Balanced            ; Balanced            ;
; Carry Chain Length                                                              ; 70                  ; 70                  ;
; Auto Carry Chains                                                               ; On                  ; On                  ;
; Auto Open-Drain Pins                                                            ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                 ;
; Auto ROM Replacement                                                            ; On                  ; On                  ;
; Auto RAM Replacement                                                            ; On                  ; On                  ;
; Auto DSP Block Replacement                                                      ; On                  ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                  ;
; Strict RAM Replacement                                                          ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                           ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                  ; On                  ;
; Report Parameter Settings                                                       ; On                  ; On                  ;
; Report Source Assignments                                                       ; On                  ; On                  ;
; Report Connectivity Checks                                                      ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                               ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                 ;
; Clock MUX Protection                                                            ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                 ;
; Block Design Naming                                                             ; Auto                ; Auto                ;
; SDC constraint protection                                                       ; Off                 ; Off                 ;
; Synthesis Effort                                                                ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                 ;
+---------------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                                    ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                        ; Library ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd                            ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd                            ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd                          ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd                          ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd                           ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd                           ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd                           ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd                           ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd                           ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd                           ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-e.vhd                                 ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-e.vhd                                 ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                                        ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                                        ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-RTL-a.vhd                             ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-RTL-a.vhd                             ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd                     ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd                     ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd                                ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd                                ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd                         ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd                         ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd ;         ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd        ; yes             ; User VHDL File  ; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd        ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Partition Status Summary                                        ;
+----------------------+-------------+----------------------------+
; Partition Name       ; Synthesized ; Reason                     ;
+----------------------+-------------+----------------------------+
; Top                  ; yes         ; netlist type = Source File ;
; AllMpx:AllMpx        ; no          ; No relevant changes        ;
; Mpx:MpxMinTerms      ; no          ; No relevant changes        ;
; Mpx:MpxPrimImplTerms ; no          ; No relevant changes        ;
; Mpx:MpxNandOnlyTerms ; no          ; No relevant changes        ;
; Mpx:MpxTheNand2Only  ; yes         ; Deleted sub-partitions     ;
; Mpx:MpxUsingCase     ; no          ; No relevant changes        ;
; Mpx:MpxUsingIf       ; no          ; No relevant changes        ;
+----------------------+-------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Child Partition Changes for Partition Mpx:MpxTheNand2Only                                                        ;
+--------------------------------------------------+---------------------------------------------------------------+
; Child Partition                                  ; Change                                                        ;
+--------------------------------------------------+---------------------------------------------------------------+
; allmpx:allmpx|mpx:mpxthenand2only|thenand2:nand1 ; The child partition is not present in the current compilation ;
; allmpx:allmpx|mpx:mpxthenand2only|thenand2:nand2 ; The child partition is not present in the current compilation ;
; allmpx:allmpx|mpx:mpxthenand2only|thenand2:nand3 ; The child partition is not present in the current compilation ;
; allmpx:allmpx|mpx:mpxthenand2only|thenand2:nand4 ; The child partition is not present in the current compilation ;
+--------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                          ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc ; AllMuxesOnPCBDe1Soc ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                                                ; Location ; Library ; Checksum                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd        ; Absolute ; work    ; 37e1caa1b20b17ce449dba058f86d52e ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd ; Absolute ; work    ; 4930732d52b7b84558e81203bf4b0d8e ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         1 data inputs ; 2                           ;
; blackbox              ; 1                           ;
;     AllMpx:AllMpx     ; 1                           ;
; boundary_port         ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.36                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "AllMpx:AllMpx" Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc               ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx ; AllMpx              ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                        ; Location ; Library ; Checksum                         ;
+-----------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd        ; Absolute ; work    ; 9ad2d724585c5e44c27162f7dfde6383 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd ; Absolute ; work    ; c5a5553d79826414f3ddf85c047e8363 ;
+-----------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition AllMpx:AllMpx ;
+-----------------------------+---------------------------------+
; Type                        ; Count                           ;
+-----------------------------+---------------------------------+
; blackbox                    ; 6                               ;
;         px:MpxMinTerms      ; 1                               ;
;         px:MpxNandOnlyTerms ; 1                               ;
;         px:MpxPrimImplTerms ; 1                               ;
;         px:MpxTheNand2Only  ; 1                               ;
;         px:MpxUsingCase     ; 1                               ;
;         px:MpxUsingIf       ; 1                               ;
; boundary_port               ; 9                               ;
;                             ;                                 ;
; Max LUT depth               ; 0.00                            ;
; Average LUT depth           ; 0.00                            ;
+-----------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "Mpx:MpxMinTerms" Resource Utilization by Entity                                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc                               ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx                 ; AllMpx              ; work         ;
;       |Mpx:MpxMinTerms|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxMinTerms ; Mpx                 ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                            ; Location ; Library ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                    ; Absolute ; work    ; 49eddbdee6c7dfb1952fc106c7a69098 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd       ; Absolute ; work    ; 73077eadb82540533da97cc4ade904ee ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd       ; Absolute ; work    ; 48ee1ffdcb420a0c710fe2724f84be2d ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd       ; Absolute ; work    ; 9221ef09197153f74ed8377050ad7f03 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd ; Absolute ; work    ; 7df3e5b7fd00e3b1978e12fffaa61153 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd      ; Absolute ; work    ; 1f9d2873df0c14ef9b33c00a374d23bd ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd        ; Absolute ; work    ; 9f15217833e2ed589c735f13a2e1352b ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+-----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Mpx:MpxMinTerms ;
+-----------------------+-----------------------------------------+
; Type                  ; Count                                   ;
+-----------------------+-----------------------------------------+
; arriav_lcell_comb     ; 1                                       ;
;     normal            ; 1                                       ;
;         3 data inputs ; 1                                       ;
; boundary_port         ; 4                                       ;
;                       ;                                         ;
; Max LUT depth         ; 1.00                                    ;
; Average LUT depth     ; 1.00                                    ;
+-----------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "Mpx:MpxNandOnlyTerms" Resource Utilization by Entity                                                                                                                                                                      ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name         ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc                                    ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx                      ; AllMpx              ; work         ;
;       |Mpx:MpxNandOnlyTerms| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxNandOnlyTerms ; Mpx                 ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                            ; Location ; Library ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                    ; Absolute ; work    ; 49eddbdee6c7dfb1952fc106c7a69098 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd       ; Absolute ; work    ; 73077eadb82540533da97cc4ade904ee ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd       ; Absolute ; work    ; 48ee1ffdcb420a0c710fe2724f84be2d ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd       ; Absolute ; work    ; 9221ef09197153f74ed8377050ad7f03 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd ; Absolute ; work    ; 7df3e5b7fd00e3b1978e12fffaa61153 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd      ; Absolute ; work    ; 1f9d2873df0c14ef9b33c00a374d23bd ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd        ; Absolute ; work    ; 9f15217833e2ed589c735f13a2e1352b ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+----------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Mpx:MpxNandOnlyTerms ;
+-----------------------+----------------------------------------------+
; Type                  ; Count                                        ;
+-----------------------+----------------------------------------------+
; arriav_lcell_comb     ; 1                                            ;
;     normal            ; 1                                            ;
;         3 data inputs ; 1                                            ;
; boundary_port         ; 4                                            ;
;                       ;                                              ;
; Max LUT depth         ; 1.00                                         ;
; Average LUT depth     ; 1.00                                         ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "Mpx:MpxPrimImplTerms" Resource Utilization by Entity                                                                                                                                                                      ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name         ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc                                    ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx                      ; AllMpx              ; work         ;
;       |Mpx:MpxPrimImplTerms| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxPrimImplTerms ; Mpx                 ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                            ; Location ; Library ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                    ; Absolute ; work    ; 49eddbdee6c7dfb1952fc106c7a69098 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd       ; Absolute ; work    ; 73077eadb82540533da97cc4ade904ee ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd       ; Absolute ; work    ; 48ee1ffdcb420a0c710fe2724f84be2d ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd       ; Absolute ; work    ; 9221ef09197153f74ed8377050ad7f03 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd ; Absolute ; work    ; 7df3e5b7fd00e3b1978e12fffaa61153 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd      ; Absolute ; work    ; 1f9d2873df0c14ef9b33c00a374d23bd ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd        ; Absolute ; work    ; 9f15217833e2ed589c735f13a2e1352b ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+----------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Mpx:MpxPrimImplTerms ;
+-----------------------+----------------------------------------------+
; Type                  ; Count                                        ;
+-----------------------+----------------------------------------------+
; arriav_lcell_comb     ; 1                                            ;
;     normal            ; 1                                            ;
;         3 data inputs ; 1                                            ;
; boundary_port         ; 4                                            ;
;                       ;                                              ;
; Max LUT depth         ; 1.00                                         ;
; Average LUT depth     ; 1.00                                         ;
+-----------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "Mpx:MpxTheNand2Only" Resource Utilization by Entity                                                                                                                                                                                    ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ; Entity Name         ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc                                                  ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx                                    ; AllMpx              ; work         ;
;       |Mpx:MpxTheNand2Only| ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxTheNand2Only                ; Mpx                 ; work         ;
;          |TheNand2:Nand4|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxTheNand2Only|TheNand2:Nand4 ; TheNand2            ; work         ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                            ; Location ; Library ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                    ; Absolute ; work    ; 49eddbdee6c7dfb1952fc106c7a69098 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd       ; Absolute ; work    ; 73077eadb82540533da97cc4ade904ee ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd       ; Absolute ; work    ; 48ee1ffdcb420a0c710fe2724f84be2d ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd       ; Absolute ; work    ; 9221ef09197153f74ed8377050ad7f03 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd ; Absolute ; work    ; 7df3e5b7fd00e3b1978e12fffaa61153 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd      ; Absolute ; work    ; 1f9d2873df0c14ef9b33c00a374d23bd ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd        ; Absolute ; work    ; 9f15217833e2ed589c735f13a2e1352b ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-e.vhd             ; Absolute ; work    ; 42c591f843cee4002c4419c57229fe64 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-RTL-a.vhd         ; Absolute ; work    ; 1bd68310d1c3d17fd05e7bd48d314a33 ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+---------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Mpx:MpxTheNand2Only ;
+-----------------------+---------------------------------------------+
; Type                  ; Count                                       ;
+-----------------------+---------------------------------------------+
; arriav_lcell_comb     ; 1                                           ;
;     normal            ; 1                                           ;
;         3 data inputs ; 1                                           ;
; boundary_port         ; 4                                           ;
;                       ;                                             ;
; Max LUT depth         ; 1.00                                        ;
; Average LUT depth     ; 1.00                                        ;
+-----------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "Mpx:MpxUsingCase" Resource Utilization by Entity                                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                 ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc                                ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx                  ; AllMpx              ; work         ;
;       |Mpx:MpxUsingCase|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxUsingCase ; Mpx                 ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                            ; Location ; Library ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                    ; Absolute ; work    ; 49eddbdee6c7dfb1952fc106c7a69098 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd       ; Absolute ; work    ; 73077eadb82540533da97cc4ade904ee ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd       ; Absolute ; work    ; 48ee1ffdcb420a0c710fe2724f84be2d ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd       ; Absolute ; work    ; 9221ef09197153f74ed8377050ad7f03 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd ; Absolute ; work    ; 7df3e5b7fd00e3b1978e12fffaa61153 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd      ; Absolute ; work    ; 1f9d2873df0c14ef9b33c00a374d23bd ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd        ; Absolute ; work    ; 9f15217833e2ed589c735f13a2e1352b ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Mpx:MpxUsingCase ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_lcell_comb     ; 1                                        ;
;     normal            ; 1                                        ;
;         3 data inputs ; 1                                        ;
; boundary_port         ; 4                                        ;
;                       ;                                          ;
; Max LUT depth         ; 1.00                                     ;
; Average LUT depth     ; 1.00                                     ;
+-----------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "Mpx:MpxUsingIf" Resource Utilization by Entity                                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------+---------------------+--------------+
; |AllMuxesOnPCBDe1Soc       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc                              ; AllMuxesOnPCBDe1Soc ; work         ;
;    |AllMpx:AllMpx|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx                ; AllMpx              ; work         ;
;       |Mpx:MpxUsingIf|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxUsingIf ; Mpx                 ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; File                                                                                                                            ; Location ; Library ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd                    ; Absolute ; work    ; 49eddbdee6c7dfb1952fc106c7a69098 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd       ; Absolute ; work    ; 73077eadb82540533da97cc4ade904ee ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd       ; Absolute ; work    ; 48ee1ffdcb420a0c710fe2724f84be2d ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd       ; Absolute ; work    ; 9221ef09197153f74ed8377050ad7f03 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd ; Absolute ; work    ; 7df3e5b7fd00e3b1978e12fffaa61153 ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd      ; Absolute ; work    ; 1f9d2873df0c14ef9b33c00a374d23bd ;
; //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd        ; Absolute ; work    ; 9f15217833e2ed589c735f13a2e1352b ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Mpx:MpxUsingIf ;
+-----------------------+----------------------------------------+
; Type                  ; Count                                  ;
+-----------------------+----------------------------------------+
; arriav_lcell_comb     ; 1                                      ;
;     normal            ; 1                                      ;
;         3 data inputs ; 1                                      ;
; boundary_port         ; 4                                      ;
;                       ;                                        ;
; Max LUT depth         ; 1.00                                   ;
; Average LUT depth     ; 1.00                                   ;
+-----------------------+----------------------------------------+


+------------------------------------+
; Elapsed Time Per Partition         ;
+---------------------+--------------+
; Partition Name      ; Elapsed Time ;
+---------------------+--------------+
; Top                 ; 00:00:03     ;
; Mpx:MpxTheNand2Only ; 00:00:03     ;
+---------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
    Info: Processing started: Wed Oct 22 12:38:18 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-usingif-rtl-a.vhd
    Info (12022): Found design unit 1: Mpx-UsingIf File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-usingcase-rtl-a.vhd
    Info (12022): Found design unit 1: Mpx-UsingCase File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-primimpl-rtl-a.vhd
    Info (12022): Found design unit 1: Mpx-PrimImpl File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-nandonly-rtl-a.vhd
    Info (12022): Found design unit 1: Mpx-NandOnly File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-minterms-rtl-a.vhd
    Info (12022): Found design unit 1: Mpx-Minterms File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitnand2/hdl/thenand2-e.vhd
    Info (12023): Found entity 1: TheNand2 File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-e.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-e.vhd
    Info (12023): Found entity 1: Mpx File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitnand2/hdl/thenand2-rtl-a.vhd
    Info (12022): Found design unit 1: TheNand2-RTL File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-structthenand2-rtl-a.vhd
    Info (12022): Found design unit 1: Mpx-StructTheNand2 File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-e.vhd
    Info (12023): Found entity 1: AllMpx File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-struct-a.vhd
    Info (12022): Found design unit 1: AllMpx-Struct File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-struct-a.vhd
    Info (12022): Found design unit 1: AllMuxesOnPCBDe1Soc-Struct File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-e.vhd
    Info (12023): Found entity 1: AllMuxesOnPCBDe1Soc File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd Line: 16
Info (12127): Elaborating entity "AllMuxesOnPCBDe1Soc" for the top level hierarchy
Info (12129): Elaborating entity "AllMpx" using architecture "A:struct" for hierarchy "AllMpx:AllMpx" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd Line: 16
Info (12129): Elaborating entity "Mpx" using architecture "A:minterms" for hierarchy "AllMpx:AllMpx|Mpx:MpxMinTerms" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 15
Info (12129): Elaborating entity "Mpx" using architecture "A:primimpl" for hierarchy "AllMpx:AllMpx|Mpx:MpxPrimImplTerms" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 22
Info (12129): Elaborating entity "Mpx" using architecture "A:nandonly" for hierarchy "AllMpx:AllMpx|Mpx:MpxNandOnlyTerms" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 29
Info (12129): Elaborating entity "Mpx" using architecture "A:structthenand2" for hierarchy "AllMpx:AllMpx|Mpx:MpxTheNand2Only" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 36
Info (12129): Elaborating entity "TheNand2" using architecture "A:rtl" for hierarchy "AllMpx:AllMpx|Mpx:MpxTheNand2Only|TheNand2:Nand1" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd Line: 17
Info (12129): Elaborating entity "Mpx" using architecture "A:usingcase" for hierarchy "AllMpx:AllMpx|Mpx:MpxUsingCase" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 43
Warning (10325): VHDL Choice warning at Mpx-UsingCase-RTL-a.vhd(19): ignored choice containing meta-value "'L'" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd Line: 19
Warning (10325): VHDL Choice warning at Mpx-UsingCase-RTL-a.vhd(23): ignored choice containing meta-value "'H'" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd Line: 23
Warning (10325): VHDL Choice warning at Mpx-UsingCase-RTL-a.vhd(25): ignored choice containing meta-value "'U'" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd Line: 25
Info (12129): Elaborating entity "Mpx" using architecture "A:usingif" for hierarchy "AllMpx:AllMpx|Mpx:MpxUsingIf" File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 50
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12221): Partition "Mpx:MpxTheNand2Only" requires synthesis because it contains fewer sub-partitions
Info (12208): 6 design partitions do not require synthesis
    Info (12229): Partition "AllMpx:AllMpx" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "Mpx:MpxMinTerms" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "Mpx:MpxPrimImplTerms" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "Mpx:MpxNandOnlyTerms" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "Mpx:MpxUsingCase" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "Mpx:MpxUsingIf" does not require synthesis because there were no relevant design changes
Info (281037): Using 6 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
    Info: Processing started: Wed Oct 22 12:38:46 2025
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (21057): Implemented 12 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 2 logic cells
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Wed Oct 22 12:38:49 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
    Info: Processing started: Wed Oct 22 12:38:46 2025
Info: Command: quartus_map --parallel=1 --helper=5 --helper_type=user_partition --partition=Mpx:MpxTheNand2Only AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc
Info (281019): Starting Logic Optimization and Technology Mapping for Partition Mpx:MpxTheNand2Only File: //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd Line: 36
Info (286031): Timing-Driven Synthesis is running on partition "Mpx:MpxTheNand2Only"
Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Wed Oct 22 12:38:49 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Wed Oct 22 12:38:51 2025
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:24


