// Seed: 1793670802
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8
);
  type_11(
      id_5, id_8, id_1
  );
endmodule
module module_1 ();
  assign id_3 = 1;
  assign id_3 = 1;
  always @(posedge id_1) begin
    id_6[1 : 1] = id_1;
  end
endmodule
