*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge
INFO: Auto-config - VLOG: /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge
INFO: Auto-config - VHDL: /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/.dvt/default.build
    -f /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [301 ms] ***

*** Start VHDL build ***
*** Done parsing [534 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [25 ms] ...
*** Files summary [0 total, 0 unique] ***
*** Done VHDL build [560 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/arc_tan.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/arc_tan.sv [54 ms, 42 lines, SystemVerilog_2012] ...
Loading (2) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/sqrt_22b.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/sqrt_22b.sv [95 ms, 43 lines, SystemVerilog_2012] ...
Loading (3) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv [38 ms, 53 lines, SystemVerilog_2012] ...
Loading (4) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/canny_edge_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/canny_edge_tb.sv [28 ms, 134 lines, SystemVerilog_2012] ...
Loading (5) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv [31 ms, 195 lines, SystemVerilog_2012] ...
Loading (6) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv [54 ms, 271 lines, SystemVerilog_2012] ...
Loading (7) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv [38 ms, 235 lines, SystemVerilog_2012] ...
Loading (8) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/pixel_loader_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/pixel_loader_tb.sv [17 ms, 114 lines, SystemVerilog_2012] ...
Loading (9) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/rx_top.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/rx_top.sv [4 ms, 28 lines, SystemVerilog_2012] ...
Loading (10) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/sqrt_22b_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/sqrt_22b_tb.sv [3 ms, 21 lines, SystemVerilog_2012] ...
Loading (11) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/tx_top.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/tx_top.sv [5 ms, 30 lines, SystemVerilog_2012] ...
Loading (12) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/arc_tan_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/arc_tan_tb.sv [8 ms, 53 lines, SystemVerilog_2012] ...
Loading (13) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/canny_edge_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/canny_edge_tb.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (14) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/gradient_calculation_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/gradient_calculation_tb.sv [34 ms, 195 lines, SystemVerilog_2012] ...
Loading (15) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/non_max_suppression_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/non_max_suppression_tb.sv [32 ms, 237 lines, SystemVerilog_2012] ...
Loading (16) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv [15 ms, 114 lines, SystemVerilog_2012] ...
Loading (17) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/sqrt_22b_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/sqrt_22b_tb.sv [11 ms, 21 lines, SystemVerilog_2012] ...
Loading (18) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/definitions_pkg.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/definitions_pkg.sv [28 ms, 37 lines, SystemVerilog_2012] ...
Loading (19) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_transmitter_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_transmitter_tb.sv [14 ms, 74 lines, SystemVerilog_2012] ...
Loading (20) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_top_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_top_tb.sv [11 ms, 75 lines, SystemVerilog_2012] ...
Loading (21) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_receiver_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_receiver_tb.sv [9 ms, 75 lines, SystemVerilog_2012] ...
Loading (22) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/line_buffer_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/line_buffer_tb.sv [5 ms, 52 lines, SystemVerilog_2012] ...
Loading (23) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/uart_tx_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/uart_tx_tb.sv [5 ms, 60 lines, SystemVerilog_2012] ...
Loading (24) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/uart_rx_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/uart_rx_tb.sv [10 ms, 79 lines, SystemVerilog_2012] ...
Loading (25) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/line_buffer_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/line_buffer_tb.sv [6 ms, 52 lines, SystemVerilog_2012] ...
Loading (26) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/fifo_tb.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/fifo_tb.sv [58 ms, 146 lines, SystemVerilog_2012] ...
Loading (27) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv [53 ms, 184 lines, SystemVerilog_2012] ...
Loading (28) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/non_max_suppression.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/non_max_suppression.sv [10 ms, 46 lines, SystemVerilog_2012] ...
Loading (29) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/line_buffer.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/line_buffer.sv [9 ms, 46 lines, SystemVerilog_2012] ...
Loading (30) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/hysteresis.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/hysteresis.sv [6 ms, 27 lines, SystemVerilog_2012] ...
Loading (31) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gradient_calculation.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gradient_calculation.sv [22 ms, 152 lines, SystemVerilog_2012] ...
Loading (32) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gaussian_filter.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gaussian_filter.sv [8 ms, 55 lines, SystemVerilog_2012] ...
Loading (33) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/double_thresholding.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/double_thresholding.sv [2 ms, 22 lines, SystemVerilog_2012] ...
Loading (34) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/chip_top.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/chip_top.sv [3 ms, 37 lines, SystemVerilog_2012] ...
Loading (35) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv [7 ms, 125 lines, SystemVerilog_2012] ...
*** Done invocation #1 [752 ms] ***
*** Done parsing [LT 392 ms, PT 752 ms] ***
*** Total number of lines [3 132] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [3 ms] ...
Performing post full build step 2 (RI) [3 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [35 total, 35 unique, 0 optimized] ***
*** Done SystemVerilog build [946 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [6 ms] ...
Performing mixed post full build step (VHDL - RT) [513 ms] ...
Performing mixed post full build step (VLOG - RI) [2 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.arc_tan_tb, work.canny_edge_tb, work.gradient_calculation_tb, work.hysteresis_tb, work.nms_tb, work.pixel_loader_tb, work.sqrt_22b_tb, work.uart_transmitter_tb, work.uart_top_tb, work.uart_receiver_tb, work.line_buffer_tb, ...
Performing mixed post full build step (MIXED - ELAB) [694 ms] ...
Performing mixed post full build step (MIXED - UNEL) [103 ms] ...
*** Error: NON_EXISTING_PORT: Non existing port 'clk' of module 'non_max_suppression'
    at line 90 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:90 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'rstN' of module 'non_max_suppression'
    at line 91 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:91 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'gradient_data_valid' of module 'non_max_suppression'
    at line 94 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:94 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'clk' of module 'double_threshold'
    at line 101 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:101 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'rstN' of module 'double_threshold'
    at line 102 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:102 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'clk' of module 'hysteresis'
    at line 119 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:119 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'rstN' of module 'hysteresis'
    at line 120 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:120 [compile index 6]
*** Warning: MISSING_PORT_CONNECTION: Instance 'nms' of module 'non_max_suppression' is missing port connection to input 'gradient_mag_valid, gradient_dir_valid'
    at line 89 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:89 [compile index 6]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'pixel_value' of '8-bit' type from 'gradient_magnitude' of '11-bit' type
    at line 246 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:246 [compile index 6]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'pixel_value' of '8-bit' type from 'gradient_direction' of '2-bit' type
    at line 247 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:247 [compile index 6]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '0' of '32-bit' type
    at line 249 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:249 [compile index 6]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '1' of '32-bit' type
    at line 250 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:250 [compile index 6]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '2' of '32-bit' type
    at line 251 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:251 [compile index 6]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '3' of '32-bit' type
    at line 252 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:252 [compile index 6]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'pixel_value' of '8-bit' type from 'nms_magnitude' of '11-bit' type
    at line 261 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:261 [compile index 6]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'pixel_value' of '8-bit' type from 'nms_direction' of '2-bit' type
    at line 262 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:262 [compile index 6]
*** Error: NON_EXISTING_PORT: Non existing port 'clk' of module 'non_max_suppression'
    at line 86 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:86 [compile index 7]
*** Error: NON_EXISTING_PORT: Non existing port 'rstN' of module 'non_max_suppression'
    at line 87 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:87 [compile index 7]
*** Error: NON_EXISTING_PORT: Non existing port 'gradient_data_valid' of module 'non_max_suppression'
    at line 90 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:90 [compile index 7]
*** Warning: MISSING_PORT_CONNECTION: Instance 'nms' of module 'non_max_suppression' is missing port connection to input 'gradient_mag_valid, gradient_dir_valid'
    at line 85 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:85 [compile index 7]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'pixel_value' of '8-bit' type from 'gradient_magnitude' of '11-bit' type
    at line 214 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:214 [compile index 7]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'pixel_value' of '8-bit' type from 'gradient_direction' of '2-bit' type
    at line 215 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:215 [compile index 7]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '0' of '32-bit' type
    at line 217 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:217 [compile index 7]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '1' of '32-bit' type
    at line 218 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:218 [compile index 7]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '2' of '32-bit' type
    at line 219 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:219 [compile index 7]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '3' of '32-bit' type
    at line 220 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:220 [compile index 7]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'pixel_value' of '8-bit' type from 'nms_magnitude' of '11-bit' type
    at line 229 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:229 [compile index 7]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'pixel_value' of '8-bit' type from 'nms_direction' of '2-bit' type
    at line 230 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:230 [compile index 7]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CLOCK_RATE' is not declared
    at line 4 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_transmitter_tb.sv:4 [compile index 19]
*** Warning: UNDECLARED_MODULE: Module 'transmitter' is not declared
    at line 12 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_transmitter_tb.sv:12 [compile index 19]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CLOCK_RATE' is not declared
    at line 4 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_top_tb.sv:4 [compile index 20]
*** Warning: UNDECLARED_MODULE: Module 'uart' is not declared
    at line 14 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_top_tb.sv:14 [compile index 20]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CLOCK_RATE' is not declared
    at line 4 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_receiver_tb.sv:4 [compile index 21]
*** Warning: UNDECLARED_MODULE: Module 'receiver' is not declared
    at line 12 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_receiver_tb.sv:12 [compile index 21]
*** Warning: UNDECLARED_MODULE: Module 'uart_tx' is not declared
    at line 13 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/tx_top.sv:13 [compile index 11]
*** Warning: UNDECLARED_MODULE: Module 'baud_gen' is not declared
    at line 23 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/tx_top.sv:23 [compile index 11]
*** Warning: UNDECLARED_MODULE: Module 'uart_rx' is not declared
    at line 12 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/rx_top.sv:12 [compile index 9]
*** Warning: UNDECLARED_MODULE: Module 'baud_gen' is not declared
    at line 21 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/rx_top.sv:21 [compile index 9]
*** Warning: UNDECLARED_MODULE: Module 'fifo' is not declared
    at line 13 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/fifo_tb.sv:13 [compile index 26]
*** Warning: UNDECLARED_MODULE: Module 'uart_top' is not declared
    at line 16 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/chip_top.sv:16 [compile index 34]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'i_data' of '8-bit' type from 'i' of '32-bit' type
    at line 34 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/line_buffer_tb.sv:34 [compile index 22]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '0' of '32-bit' type
    at line 125 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:125 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '1' of '32-bit' type
    at line 126 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:126 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '2' of '32-bit' type
    at line 127 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:127 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '3' of '32-bit' type
    at line 128 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:128 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '0' of '32-bit' type
    at line 139 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:139 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '1' of '32-bit' type
    at line 140 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:140 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '2' of '32-bit' type
    at line 141 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:141 [compile index 27]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '3' of '32-bit' type
    at line 142 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:142 [compile index 27]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'pixel_value' of '8-bit' type from 'gradient_magnitude' of '11-bit' type
    at line 178 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:178 [compile index 5]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'pixel_value' of '8-bit' type from 'gradient_direction' of '2-bit' type
    at line 179 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:179 [compile index 5]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '0' of '32-bit' type
    at line 181 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:181 [compile index 5]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '1' of '32-bit' type
    at line 182 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:182 [compile index 5]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '2' of '32-bit' type
    at line 183 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:183 [compile index 5]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'gradient_direction' of '2-bit' type and item expression '3' of '32-bit' type
    at line 184 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:184 [compile index 5]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gx' of '11-bit' type from '- 52' of '32-bit' type
    at line 28 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:28 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gy' of '11-bit' type from '- 64' of '32-bit' type
    at line 29 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:29 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gx' of '11-bit' type from '- 736' of '32-bit' type
    at line 31 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:31 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gy' of '11-bit' type from '- 123' of '32-bit' type
    at line 32 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:32 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gy' of '11-bit' type from '- 64' of '32-bit' type
    at line 35 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:35 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gy' of '11-bit' type from '- 123' of '32-bit' type
    at line 38 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:38 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gx' of '11-bit' type from '- 52' of '32-bit' type
    at line 40 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:40 [compile index 3]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Gx' of '11-bit' type from '- 736' of '32-bit' type
    at line 43 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv:43 [compile index 3]
*** Warning: UNELABORATED_MODULE: Module 'work.arc_tan_tb' is not elaborated
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/arc_tan_tb.sv:3 [compile index 12]
*** Warning: UNELABORATED_MODULE: Module 'work.gradient_calculation_tb' is not elaborated
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/gradient_calculation_tb.sv:3 [compile index 14]
*** Warning: UNELABORATED_MODULE: Module 'work.nms_tb' is not elaborated
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/non_max_suppression_tb.sv:3 [compile index 15]
*** Warning: UNELABORATED_MODULE: Module 'work.pixel_loader_tb' is not elaborated
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv:3 [compile index 16]
*** Warning: UNELABORATED_MODULE: Module 'work.sqrt_22b_tb' is not elaborated
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/sqrt_22b_tb.sv:3 [compile index 17]
*** Warning: UNELABORATED_MODULE: Module 'work.line_buffer_tb' is not elaborated
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/line_buffer_tb.sv:3 [compile index 25]
Performing mixed post full build step (VHDL - RD) [6 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [55 ms] ...
Performing mixed post full build step (VLOG - RD) [4 ms] ...
Performing mixed post full build step (VLOG - US) [101 ms] ...
*** Warning: DUPLICATE_MODULE: Duplicate module 'arc_tan_tb', already declared
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/arc_tan_tb.sv
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/arc_tan_tb.sv:3 [compile index 12]
*** Warning: DUPLICATE_MODULE: Duplicate module 'gradient_calculation_tb', already declared
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/gradient_calculation_tb.sv:3 [compile index 14]
*** Warning: DUPLICATE_MODULE: Duplicate module 'nms_tb', already declared
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/non_max_suppression_tb.sv:3 [compile index 15]
*** Warning: DUPLICATE_MODULE: Duplicate module 'pixel_loader_tb', already declared
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/pixel_loader_tb.sv
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv:3 [compile index 16]
*** Warning: DUPLICATE_MODULE: Duplicate module 'sqrt_22b_tb', already declared
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/sqrt_22b_tb.sv
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/sqrt_22b_tb.sv:3 [compile index 17]
*** Warning: DUPLICATE_MODULE: Duplicate module 'line_buffer_tb', already declared
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/line_buffer_tb.sv
    at line 3 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/line_buffer_tb.sv:3 [compile index 25]
*** Warning: SIGNAL_RESET_BUT_NOT_DRIVEN: Signal 'file2' is reset but not driven
    at line 95 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/canny_edge_tb.sv:95 [compile index 4]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 126 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/canny_edge_tb.sv:126 [compile index 4]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'pixel_out_valid' is not an input port
    at line 127 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/canny_edge_tb.sv:127 [compile index 4]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 173 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:173 [compile index 5]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 174 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/gradient_calculation_tb.sv:174 [compile index 5]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 173 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/gradient_calculation_tb.sv:173 [compile index 14]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 174 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/gradient_calculation_tb.sv:174 [compile index 14]
*** Warning: SIGNAL_NEVER_READ: Signal 'pl3_data_out_valid' is never read (connected to sub-instance output port)
    at line 13 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:13 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'pl4_data_out_valid' is never read (connected to sub-instance output port)
    at line 13 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:13 [compile index 6]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 241 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:241 [compile index 6]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 242 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/hysteresis_tb.sv:242 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'pl3_data_out_valid' is never read (connected to sub-instance output port)
    at line 12 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:12 [compile index 7]
*** Warning: SIGNAL_NEVER_READ: Signal 'pl4_data_out_valid' is never read (connected to sub-instance output port)
    at line 12 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:12 [compile index 7]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 209 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:209 [compile index 7]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 210 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/non_max_suppression_tb.sv:210 [compile index 7]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 211 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/non_max_suppression_tb.sv:211 [compile index 15]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 212 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/non_max_suppression_tb.sv:212 [compile index 15]
*** Warning: SIGNAL_RESET_BUT_NOT_DRIVEN: Signal 'file2' is reset but not driven
    at line 96 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/pixel_loader_tb.sv:96 [compile index 8]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 107 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/pixel_loader_tb.sv:107 [compile index 8]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 108 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/pixel_loader_tb.sv:108 [compile index 8]
*** Warning: SIGNAL_RESET_BUT_NOT_DRIVEN: Signal 'file2' is reset but not driven
    at line 96 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv:96 [compile index 16]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 107 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv:107 [compile index 16]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'gaussian_pixel_out_valid' is not an input port
    at line 108 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/pixel_loader_tb.sv:108 [compile index 16]
*** Warning: SIGNAL_NEVER_READ: Signal 'sqrt' is never read (connected to sub-instance output port)
    at line 5 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/sqrt_22b_tb.sv:5 [compile index 10]
*** Warning: SIGNAL_NEVER_READ: Signal 'sqrt' is never read (connected to sub-instance output port)
    at line 5 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/sqrt_22b_tb.sv:5 [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'txStart' is never read
    at line 7 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_top_tb.sv:7 [compile index 20]
*** Warning: SIGNAL_NEVER_READ: Signal 'rx' is never read
    at line 11 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbenches/uart_top_tb.sv:11 [compile index 20]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx' is never read (connected to sub-instance output port)
    at line 10 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/testbench_samples/uart_tx_tb.sv:10 [compile index 23]
*** Warning: SIGNAL_NOT_RESET: Signal 'line' is not reset
    at line 22 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/line_buffer.sv:22 [compile index 29]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'str_valid' to 'edge_out_valid'
    at line 24 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/hysteresis.sv:24 [compile index 30]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'mag_valid' to 'str_valid'
    at line 19 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/double_thresholding.sv:19 [compile index 33]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_out' is never read (connected to sub-instance output port)
    at line 22 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:22 [compile index 35]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_out_x' is never read (connected to sub-instance output port)
    at line 23 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:23 [compile index 35]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_out_y' is never read (connected to sub-instance output port)
    at line 23 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:23 [compile index 35]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_xy_valid' is never read (connected to sub-instance output port)
    at line 24 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:24 [compile index 35]
*** Warning: SIGNAL_NEVER_READ: Signal 'nms_direction' is never read (connected to sub-instance output port)
    at line 26 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:26 [compile index 35]
*** Done mixed mode extension build [1s.524ms] ***
*** Total build time [3s.368ms] ***
