// Seed: 2196858416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_3 or posedge -1) $signed(97);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_3 = 32'd65
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [id_1 : id_3] id_5;
  ;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
