EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "Gemini Bringup Top"
Date ""
Rev ""
Comp "Oxide Computer"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1850 2500 2300 2500
U 5F1B90B9
F0 "rot" 50
F1 "rot.sch" 50
F2 "~SP_IRQ" I R 4150 3150 50 
F3 "~SP_CS" I R 4150 3050 50 
F4 "SP_MISO" O R 4150 2850 50 
F5 "SP_MOSI" I R 4150 2950 50 
F6 "SP_SCK" I R 4150 2750 50 
F7 "~SP_RESET" O R 4150 2600 50 
$EndSheet
$Sheet
S 7300 2500 2000 3700
U 5F1928E5
F0 "sp" 50
F1 "sp.sch" 50
F2 "FPGA_DA[0..15]" B L 7300 3300 50 
F3 "FPGA_CLK" O L 7300 3500 50 
F4 "QSPI_IO[0..3]" B L 7300 5050 50 
F5 "QSPI_CLK" O L 7300 5150 50 
F6 "SDMMC1_D[0..3]" B L 7300 5900 50 
F7 "SDMMC1_CMD" O L 7300 6000 50 
F8 "SDMMC1_CLK" O L 7300 6100 50 
F9 "I2C1_B_SDA" B R 9300 2600 50 
F10 "I2C1_B_SCL" B R 9300 2700 50 
F11 "I2C2_F_SDA" B R 9300 3350 50 
F12 "I2C2_F_SCL" B R 9300 3450 50 
F13 "I2C2_H_SDA" B R 9300 3700 50 
F14 "I2C2_H_SCL" B R 9300 3800 50 
F15 "I2C4_D_SCL" B R 9300 4600 50 
F16 "I2C4_D_SDA" B R 9300 4500 50 
F17 "I2C4_H_SDA" B R 9300 5200 50 
F18 "I2C4_H_SCL" B R 9300 5300 50 
F19 "I2C2_H_ENABLE" O R 9300 4000 50 
F20 "ROT_SCK" O L 7300 2750 50 
F21 "ROT_MISO" I L 7300 2850 50 
F22 "ROT_MOSI" O L 7300 2950 50 
F23 "~ROT_IRQ" O L 7300 3150 50 
F24 "~ROT_CS" O L 7300 3050 50 
F25 "~RESET" O L 7300 2600 50 
F26 "~FPGA_OE" O L 7300 3600 50 
F27 "~FPGA_LE" O L 7300 3700 50 
F28 "~FPGA_CE1" O L 7300 3800 50 
F29 "~FPGA_CE2" O L 7300 3900 50 
F30 "~FPGA_BL0" O L 7300 4000 50 
F31 "~FPGA_BL1" O L 7300 4100 50 
F32 "~FPGA_WE" O L 7300 3400 50 
F33 "~QSPI_CS" O L 7300 5250 50 
F34 "~I2C1_B_SMBA" B R 9300 2800 50 
F35 "~I2C2_F_SMBA" B R 9300 3550 50 
F36 "~I2C4_D_SMBA" B R 9300 4700 50 
F37 "~I2C2_H_SMBA" B R 9300 3900 50 
F38 "~I2C4_H_SMBA" B R 9300 5400 50 
F39 "~QSPI_RESET" O L 7300 5400 50 
F40 "~QSPI_HOST_ACCESS" O L 7300 5500 50 
F41 "~FPGA_IRQ" I L 7300 4200 50 
F42 "FPGA_SCK" O L 7300 4450 50 
F43 "FPGA_MISO" I L 7300 4550 50 
F44 "FPGA_MOSI" O L 7300 4650 50 
F45 "~FPGA_CS0" O L 7300 4750 50 
F46 "~FPGA_RESET" O L 7300 4300 50 
F47 "~FPGA_CS1" O L 7300 4850 50 
$EndSheet
$Sheet
S 9850 3650 800  450 
U 5F3B585A
F0 "Sheet5F3B5859" 50
F1 "i2c-mux.sch" 50
F2 "SCL" B L 9850 3800 50 
F3 "SDA" B L 9850 3700 50 
F4 "ENABLE" B L 9850 4000 50 
F5 "~SMBA" B L 9850 3900 50 
$EndSheet
Wire Wire Line
	9300 3700 9850 3700
Wire Wire Line
	9300 3800 9850 3800
Wire Wire Line
	9300 3900 9850 3900
Wire Wire Line
	9300 4000 9850 4000
$Sheet
S 1950 5900 850  700 
U 5F3C4D2C
F0 "power" 50
F1 "power.sch" 50
F2 "PWR_SDA" B R 2800 6050 50 
F3 "PWR_SCL" B R 2800 6150 50 
$EndSheet
Wire Wire Line
	2800 6050 2900 6050
Wire Wire Line
	2800 6150 3000 6150
Text Label 3100 6050 0    50   ~ 0
SP_I2C1_B_SDA
Text Label 3100 6150 0    50   ~ 0
SP_I2C1_B_SCL
Text Label 10000 2600 0    50   ~ 0
SP_I2C1_B_SDA
Text Label 10000 2700 0    50   ~ 0
SP_I2C1_B_SCL
Wire Wire Line
	9300 2600 9650 2600
Wire Wire Line
	9300 2700 9800 2700
$Comp
L Device:R R?
U 1 1 5F3F1FE8
P 9650 2400
F 0 "R?" V 9600 2500 50  0000 L CNN
F 1 "3k" V 9650 2350 50  0000 L CNN
F 2 "" V 9580 2400 50  0001 C CNN
F 3 "~" H 9650 2400 50  0001 C CNN
	1    9650 2400
	1    0    0    -1  
$EndComp
$Comp
L Device:R R?
U 1 1 5F3F24C2
P 9800 2400
F 0 "R?" V 9750 2500 50  0000 L CNN
F 1 "3k" V 9800 2350 50  0000 L CNN
F 2 "" V 9730 2400 50  0001 C CNN
F 3 "~" H 9800 2400 50  0001 C CNN
	1    9800 2400
	1    0    0    -1  
$EndComp
Wire Wire Line
	9650 2550 9650 2600
Connection ~ 9650 2600
Wire Wire Line
	9650 2600 10000 2600
Wire Wire Line
	9800 2550 9800 2700
Connection ~ 9800 2700
Wire Wire Line
	9800 2700 10000 2700
Wire Wire Line
	9650 2250 9650 2200
Wire Wire Line
	9800 2200 9800 2250
$Comp
L power:+3V3 #PWR?
U 1 1 5F3F2A9E
P 9800 2200
F 0 "#PWR?" H 9800 2050 50  0001 C CNN
F 1 "+3V3" H 9815 2373 50  0000 C CNN
F 2 "" H 9800 2200 50  0001 C CNN
F 3 "" H 9800 2200 50  0001 C CNN
	1    9800 2200
	1    0    0    -1  
$EndComp
Wire Wire Line
	4150 2600 7300 2600
Wire Wire Line
	4150 2750 7300 2750
Wire Wire Line
	4150 2850 7300 2850
Wire Wire Line
	4150 2950 7300 2950
Wire Wire Line
	4150 3050 7300 3050
Wire Wire Line
	4150 3150 7300 3150
$Sheet
S 1950 6800 850  650 
U 5F24B563
F0 "fans.sch" 50
F1 "fans.sch" 50
F2 "SDA" B R 2800 6900 50 
F3 "SCL" B R 2800 7000 50 
F4 "~ALERT" O R 2800 7150 50 
$EndSheet
Wire Wire Line
	2800 6900 2900 6900
Wire Wire Line
	2900 6900 2900 6050
Connection ~ 2900 6050
Wire Wire Line
	2900 6050 3100 6050
Wire Wire Line
	3000 6150 3000 7000
Wire Wire Line
	3000 7000 2800 7000
Connection ~ 3000 6150
Wire Wire Line
	3000 6150 3100 6150
Wire Wire Line
	2800 7150 3100 7150
Wire Wire Line
	3100 7150 3100 6250
Text Label 3100 6250 0    50   ~ 0
~SP_I2C1_B_SMBA
$Comp
L Device:R R?
U 1 1 5F285AAC
P 9950 2400
F 0 "R?" V 9900 2500 50  0000 L CNN
F 1 "3k" V 9950 2350 50  0000 L CNN
F 2 "" V 9880 2400 50  0001 C CNN
F 3 "~" H 9950 2400 50  0001 C CNN
	1    9950 2400
	1    0    0    -1  
$EndComp
Wire Wire Line
	9300 2800 9950 2800
Wire Wire Line
	9950 2550 9950 2800
Connection ~ 9950 2800
Wire Wire Line
	9950 2800 10000 2800
Text Label 10000 2800 0    50   ~ 0
~SP_I2C1_B_SMBA
Wire Wire Line
	9800 2200 9950 2200
Wire Wire Line
	9950 2200 9950 2250
Connection ~ 9800 2200
Wire Wire Line
	9650 2200 9800 2200
$Sheet
S 5700 5000 700  600 
U 5F3AF44F
F0 "qspi" 50
F1 "qspi.sch" 50
F2 "SCK" I R 6400 5150 50 
F3 "~CS" I R 6400 5250 50 
F4 "D[0..3]" B R 6400 5050 50 
F5 "~RESET" I R 6400 5400 50 
F6 "~HOST_ACCESS" I R 6400 5500 50 
$EndSheet
Wire Bus Line
	7300 5050 6400 5050
Wire Wire Line
	6400 5150 7300 5150
Wire Wire Line
	7300 5250 6400 5250
Text Label 6400 5050 0    50   ~ 0
D[0..3]
Text Label 7300 5050 2    50   ~ 0
QSPI_IO[0..3]
Wire Wire Line
	6400 5400 7300 5400
Wire Wire Line
	7300 5500 6400 5500
$Sheet
S 5700 5800 600  500 
U 5F2C887E
F0 "sdcard" 50
F1 "sdcard.sch" 50
F2 "CLK" I R 6300 6100 50 
F3 "CMD" I R 6300 6000 50 
F4 "D[0..3]" B R 6300 5900 50 
$EndSheet
Wire Bus Line
	6300 5900 7300 5900
Wire Wire Line
	7300 6000 6300 6000
Wire Wire Line
	6300 6100 7300 6100
Text Label 6300 5900 0    50   ~ 0
D[0..3]
Text Label 7300 5900 2    50   ~ 0
SDMMC1_D[0..3]
$Sheet
S 5000 3200 950  1700
U 5F326BAF
F0 "fpga_ext" 50
F1 "fpga_ext.sch" 50
F2 "CLK" I R 5950 3500 50 
F3 "~WE" I R 5950 3400 50 
F4 "~LE" I R 5950 3700 50 
F5 "~OE" I R 5950 3600 50 
F6 "~CE" I R 5950 3800 50 
F7 "~BL0" I R 5950 4000 50 
F8 "~BL1" I R 5950 4100 50 
F9 "~IRQ" O R 5950 4200 50 
F10 "SPI_CLK" I R 5950 4450 50 
F11 "SPI_MISO" O R 5950 4550 50 
F12 "SPI_MOSI" I R 5950 4650 50 
F13 "~SPI_CS0" I R 5950 4750 50 
F14 "SCL" I L 5000 3850 50 
F15 "SDA" B L 5000 3950 50 
F16 "~SPI_CS1" I R 5950 4850 50 
F17 "DA[0..15]" B R 5950 3300 50 
F18 "~RESET" B R 5950 4300 50 
$EndSheet
Wire Bus Line
	5950 3300 7300 3300
Text Label 6000 3300 0    50   ~ 0
DA[0..15]
Text Label 7250 3300 2    50   ~ 0
FPGA_DA[0..15]
Wire Wire Line
	5950 3400 7300 3400
Wire Wire Line
	5950 3500 7300 3500
Wire Wire Line
	5950 3600 7300 3600
Wire Wire Line
	5950 3700 7300 3700
Wire Wire Line
	5950 3800 7300 3800
Wire Wire Line
	5950 4000 7300 4000
Wire Wire Line
	5950 4100 7300 4100
Wire Wire Line
	5950 4200 7300 4200
Wire Wire Line
	5000 3850 4950 3850
Wire Wire Line
	5000 3950 4950 3950
Text Label 4950 3850 2    50   ~ 0
SP_I2C1_B_SCL
Text Label 4950 3950 2    50   ~ 0
SP_I2C1_B_SDA
Wire Wire Line
	5950 4450 7300 4450
Wire Wire Line
	5950 4550 7300 4550
Wire Wire Line
	5950 4650 7300 4650
Wire Wire Line
	5950 4750 7300 4750
Wire Wire Line
	5950 4850 7300 4850
Wire Wire Line
	5950 4300 7300 4300
NoConn ~ 7300 3900
$EndSCHEMATC
