ISA

There are 4 general-purpose registers: REG0, REG1, REG2, and CONST. Each register holds a 12-bit word.
The CPU also contains a Program Counter register to fetch instructions from.

+-+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| | Instruction Name    | Mnemonic  | Representation  | Shorthand Explanation                   | Additional Notes                                                                                             |
+-+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|x| Add Register        | ADD       | 0000 xxyy 0000  | X = X + Y                               |                                                                                                              |
| | Subtract Register   | SUB       | 0000 xxyy 0001  | X = X - Y                               |                                                                                                              |
| | Multiply Register   | MUL       | 0000 xxyy 0010  | X = XY (high bits), Y = XY (low bits)   | i.e. the 24 bit result is split between X and Y. X holds the MSB, Y the LSB                                  |
| | Divide Register     | DIV       | 0000 xxyy 0011  | X = X / Y, Y = X % Y                    | i.e. X gets the quotient, and Y gets the remainder.                                                          |
| | Modulus Register    | MOD       | 0000 xxyy 0100  | X = X % Y                               |                                                                                                              |
| | Negate Register     | NEG       | 0000 --xx 0101  | X = -X                                  |                                                                                                              |
| | AND Register        | AND       | 0000 xxyy 1010  | X = X & Y                               |                                                                                                              |
| | OR Register         | OR        | 0000 xxyy 1011  | X = X | Y                               |                                                                                                              |
| | XOR Register        | XOR       | 0000 xxyy 1100  | X = X ^ Y                               |                                                                                                              |
| | NOT Register        | NOT       | 0000 --xx 1101  | X = !X                                  |                                                                                                              |
| |                     |           |                 |                                         |                                                                                                              |
| | Shift Left          | SHL       | 0001 0-xx vvvv  | X = X << V                              | New bits are all 0                                                                                           |
| | Shift Right         | SHR       | 0001 1-xx vvvv  | X = X >> V                              | New bits are all 0                                                                                           |
| | Rotate Left         | ROTL      | 0010 0-xx vvvv  | X = X << V                              | New bits take the value of the off-shifted bit                                                               |
| | Rotate Right        | ROTR      | 0010 1-xx vvvv  | X = X >> V                              | New bits take the value of the off-shifted bit                                                               |
| |                     |           |                 |                                         |                                                                                                              |
| | Move Register       | MOV       | 0011 xxyy 0000  | X = Y                                   |                                                                                                              |
| | Swap Register       | SWP       | 0011 xxyy 0001  | X = Y; Y = X                            |                                                                                                              |
| | Compare             | CMP       | 0011 xxyy 0010  | CONST = {1, 0, -1}                      | 1 if X > Y, 0 if X = Y, -1 if X < Y                                                                          |
| |                     |           |                 |                                         |                                                                                                              |
| | Read Port           | READ      | 0100 0-xx pppp  | X = P                                   | Where P is a port connected to X. If P does not exist, returns 0                                             |
| | Write Port          | WRITE     | 0100 1-xx pppp  | X = P                                   | Where P is a port connected to X.                                                                            |
| |                     |           |                 |                                         |                                                                                                              |
| | Jump                | JMP       | 0101 vvvv vvvv  | PC = PC + V                             | Jumps to PC + V                                                                                              |
| | Jump If Zero        | JEZ       | 0110 vvvv vvvv  | PC = PC + V                             | Jumps to PC + V if CONST = 0                                                                                 |
| | Jump If Greater     | JGZ       | 0111 vvvv vvvv  | PC = PC + V                             | Jumps to PC + V if CONST > 0                                                                                 |
| | Jump If Lesser      | JLZ       | 1000 vvvv vvvv  | PC = PC + V                             | Jumps to PC + V if CONST < 0                                                                                 |
| | Jump Address        | JA        | 1001 --xx vvvv  | PC = X + V                              | Jumps to X + V                                                                                               |
| |                     |           |                 |                                         |                                                                                                              |
| | Add Constant        | ADDC      | 1010 vvvv vvvv  | CONST = CONST + V                       | V is assumed to be unsigned                                                                                  |
| | Sub Constant        | SUBC      | 1011 vvvv vvvv  | CONST = CONST - V                       | V is assumed to be unsigned                                                                                  |
| | Mod Constant        | MODC      | 1100 vvvv vvvv  | CONST = CONST % V                       | V is assumed to be unsigned                                                                                  |
| | AND Constant        | ANDC      | 1101 vvvv vvvv  | CONST = CONST & V                       | V's upper bit is extended                                                                                    |
| | OR Constant         | ORC       | 1110 vvvv vvvv  | CONST = CONST | V                       | V's upper bit is extended                                                                                    |
| | Move Constant       | MOVC      | 1111 vvvv vvvv  | CONST = V                               |                                                                                                              |
+-+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
