[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_pfb_l2sm|gated_clk_cell",
    "duplicate":"~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm/gated_clk_cell:gated_clk_cell",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_pfb_l2sm|gated_clk_cell_1",
    "duplicate":"~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm/gated_clk_cell_1:gated_clk_cell",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_l1sm_reinit_req",
    "sources":[
      "~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_l1sm_va_can_cmp"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_l1_biu_pe_req_set",
    "sources":[
      "~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_biu_pe_req",
      "~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_biu_pe_req_src"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_l1_mmu_pe_req_set",
    "sources":[
      "~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_mmu_pe_req",
      "~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_mmu_pe_req_src"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_l1_pf_va_sub_inst_new_va",
    "sources":[
      "~ct_lsu_pfu_pfb_l2sm|ct_lsu_pfu_pfb_l2sm>io_entry_l1_pf_va_t"
    ]
  }
]