 
                              IC Compiler II (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/T-2022.03-SP1/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2448

icc2_shell> echo ARC_TOP
ARC_TOP
icc2_shell> echo $ARC_TOP
Error: can't read "ARC_TOP": no such variable
        Use error_info for more info. (CMD-013)
icc2_shell> open_lib $ARC_TOP
Error: can't read "ARC_TOP": no such variable
        Use error_info for more info. (CMD-013)
icc2_shell> source ../common/common.tcl
. /home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm /home/dkits/synopsys/SAED14nm/tech/milkyway  /home/dkits/synopsys/SAED14nm/tech  /home/dkits/synopsys/SAED14nm/stdcell_rvt/ndm
                             /home/dkits/synopsys/SAED14nm/tech/star_rc /home/dkits/synopsys/SAED14nm/tech/milkyway/max /home/dkits/synopsys/SAED14nm/tech/milkyway/min  /home/dkits/synopsys/SAED14nm/tech/star_rc/max /home/dkits/synopsys/SAED14nm/tech/star_rc/min
icc2_shell> open_lib $ARC_TOP
Information: Loading library file '/home/users/hungpt/icdesign/m3/lab04/results/i2c_master_top.dlib' (FILE-007)
Information: Loading library file '/home/users/hungpt/icdesign/m3/lab04/pnr/CLIBs/saed14rvt_tt0p8v25c.ndm' (FILE-007)
Information: Loading library file '/home/users/hungpt/icdesign/m3/lab04/pnr/CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm' (FILE-007)
Information: Loading library file '/home/users/hungpt/icdesign/m3/lab04/pnr/CLIBs/EXPLORE_physical_only.ndm' (FILE-007)
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
{i2c_master_top.dlib}
icc2_shell> echo $ARC_TOP
../results/i2c_master_top.dlib
icc2_shell> copy_block -from_block 06_${DESIGN_NAME}_floorplan_pns_finish -to 07_${DESIGN_NAME}_place_start
Information: User units loaded from library 'saed14rvt_tt0p8v25c' (LNK-040)
{i2c_master_top.dlib:07_i2c_master_top_place_start.design}
icc2_shell> open_block 07_${DESIGN_NAME}_place_start
Information: Incrementing open_count of block 'i2c_master_top.dlib:07_i2c_master_top_place_start.design' to 2. (DES-021)
{i2c_master_top.dlib:07_i2c_master_top_place_start.design}
icc2_shell> link_block
Using libraries: i2c_master_top.dlib saed14rvt_tt0p8v25c saed14rvt_tt0p8v25c_physical_only EXPLORE_physical_only
Visiting block i2c_master_top.dlib:07_i2c_master_top_place_start.design
Design 'i2c_master_top' was successfully linked.
1
icc2_shell> report_lib $ARC_TOP
****************************************
Report : library
Library: i2c_master_top.dlib
Version: U-2022.12
Date   : Wed May 15 19:15:04 2024
****************************************

Full name: /home/users/hungpt/icdesign/m3/lab04/results/i2c_master_top.dlib:i2c_master_top.dlib
File name: /home/users/hungpt/icdesign/m3/lab04/results/i2c_master_top.dlib
Design count: 9
No timing data.



1
icc2_shell> echo $DESIGN_NAME
i2c_master_top
icc2_shell> set_app_options -name time.disable_recovery_removal_checks -value false
time.disable_recovery_removal_checks false
icc2_shell> set_app_options -name time.disable_case_analysis -value false
time.disable_case_analysis false
icc2_shell> sett_app_options -name place.coarse.continue_on_missing_scandef -value false
Error: unknown command 'sett_app_options' (CMD-005)
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value false
place.coarse.continue_on_missing_scandef false
icc2_shell> set_apps_options -name opt.common.user_instance_name_prefix -value place
Error: unknown command 'set_apps_options' (CMD-005)
icc2_shell> set_app_options -name opt.common.user_instance_name_prefix -value place
opt.common.user_instance_name_prefix place
icc2_shell> source scripts/mcmm.tcl
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Information: Loading SDC version 2.1 file '/home/users/hungpt/icdesign/m3/lab04/inputs/i2c_master_top.sdc' (FILE-007)
Information: Loading SDC version 2.1 file '/home/users/hungpt/icdesign/m3/lab04/inputs/i2c_master_top.sdc' (FILE-007)
Warning: Redefining clock 'wb_clk_i'.  
        Previously defined at: /home/users/hungpt/icdesign/m3/lab04/inputs/i2c_master_top.sdc, line 8 (UIC-034)
1
icc2_shell> place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-05-15 19:20:21 / Session: 0.14 hr / Command: 0.00 hr / Memory: 634 MB (FLW-8100)
Information: Timer using 1 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
INFO: updateGlobalOptions
INFO: use Native GDC
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094410 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.106256 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-05-15 19:20:22 / Session: 0.14 hr / Command: 0.00 hr / Memory: 730 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-05-15 19:20:22 / Session: 0.14 hr / Command: 0.00 hr / Memory: 730 MB (FLW-8100)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 727, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 727, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information:  initializing PDM....
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094410 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.106256 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 727, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 727, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
PDM initilization successfull...
Information:  uninitializing PDM....
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
PDM uninitilization successfull...
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293224 (5.503 nominal)  MaxRC = 0.020200
ORB: Fast Target = 0.009619 ( 1.805 nominal )
nplLib: default vr hor dist = 346
nplLib: default vr ver dist = 346
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Info: embedded eLpp will optimize for scenario func_fast
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity propagation will be performed for scenario func_fast.
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        false               
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094410 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.106256 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 727, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 727, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****** eLpp weights (no caps)
Number of nets: 727, of which 726 non-clock nets
Number of nets with 0 toggle rate: 206
Max toggle rate = 1, average toggle rate = 0.0156706
Max non-clock toggle rate = 0.153442
eLpp weight range = (0, 63.8139)
*** 4 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 727
Amt power = 0.1
Non-default weight range: (0.9, 11.2814)
Information: Automatic repeater spreading is enabled.
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 5 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using worst RC corner 'slow' for buffer aware analysis.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Factor(1) = 1
Factor(2) = 0.927192
Factor(BASE) = 1
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 15 sequential cells for slack balancing.
coarse place 11% done.
coarse place 22% done.
coarse place 33% done.
coarse place 44% done.
coarse place 56% done.
coarse place 67% done.
coarse place 78% done.
coarse place 89% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 6.98002e+07
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
START_CMD: optimize_dft        CPU:    104 s ( 0.03 hr) ELAPSE:    504 s ( 0.14 hr) MEM-PEAK:   771 Mb Wed May 15 19:20:28 2024
END_CMD: optimize_dft          CPU:    104 s ( 0.03 hr) ELAPSE:    504 s ( 0.14 hr) MEM-PEAK:   771 Mb Wed May 15 19:20:28 2024
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-05-15 19:20:28 / Session: 0.14 hr / Command: 0.00 hr / Memory: 771 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2024-05-15 19:20:28 / Session: 0.14 hr / Command: 0.00 hr / Memory: 771 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-05-15 19:20:28 / Session: 0.14 hr / Command: 0.00 hr / Memory: 771 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-05-15 19:20:28 / Session: 0.14 hr / Command: 0.00 hr / Memory: 771 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094410 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.106256 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 727, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 727, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0100 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x9a48ef18): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x9a48ef18): 441
Total 0.0100 seconds to load 707 cell instances into cellmap, 707 cells are off site row
Moveable cells: 707; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7622, cell height 0.6000, cell area 0.4573 for total 707 placed and application fixed cells
Information: Current block utilization is '0.20020', effective utilization is '0.20016'. (OPT-055)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:24     0.000     0.000   323.321     0.000     0.000        15       146         0     0.000       771 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 2 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:26     0.000     0.000   323.321     0.000     0.000        15       146         0     0.000       817 

min assign layer = M4
Corner Scaling is off, multiplier is 1.000000

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:08:26     0.000     0.000   323.321     0.000     0.000        15       146         0     0.000       819     0.020

orb constraints: using power mt scenarios
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293224 (5.503 nominal)  MaxRC = 0.020200
ORB: Fast Target = 0.009619 ( 1.805 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 727 None; 0 M4; 0 Total
Warning: The routing direction of layer M8 is not defined.
Warning: The routing direction of layer M9 is not defined.
Warning: The routing direction of layer MRDL is not defined.
Information: Pin wb_clk_i is on clock network. Skipping. (OPT-067)
Information: Pin wb_clk_i is on clock network. Skipping. (OPT-067)
Found 2 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (351.327393)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [2] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           15            3
  Inverters:            6            1
------------ ------------ ------------
      Total:           21            4
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 710 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.39 sec ELAPSE 0 hr : 0 min : 0.40 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 859484 K / inuse 840916 K
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094410 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.106256 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 710, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:27     0.000     0.000   321.456     0.000     0.000         3       141         0     0.000       839 


    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:27     0.000     0.000   321.456     0.000     0.000         3       141         0     0.000       839 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-05-15 19:20:31 / Session: 0.14 hr / Command: 0.00 hr / Memory: 839 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2024-05-15 19:20:31 / Session: 0.14 hr / Command: 0.00 hr / Memory: 839 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-05-15 19:20:31 / Session: 0.14 hr / Command: 0.00 hr / Memory: 839 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-05-15 19:20:31 / Session: 0.14 hr / Command: 0.00 hr / Memory: 839 MB (FLW-8100)

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094410 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.106256 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 710, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:27     0.000     0.000   321.456     0.000     0.000         3       141         0     0.000       839 

Running initial optimization step.
Place-opt command begin                   CPU:    59 s (  0.02 hr )  ELAPSE:   508 s (  0.14 hr )  MEM-PEAK:   839 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    59 s (  0.02 hr )  ELAPSE:   508 s (  0.14 hr )  MEM-PEAK:   839 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_fast.
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 127871.156
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 127871.156
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 127871.156       321.46        690          3        141
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 127871.156       321.46        690
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt initialization complete         CPU:    63 s (  0.02 hr )  ELAPSE:   512 s (  0.14 hr )  MEM-PEAK:   842 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        321.46   127871.16         690              0.14       842

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9931d8c0): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9931d8c0): 1156
Total 0.0100 seconds to load 690 cell instances into cellmap, 686 cells are off site row
Moveable cells: 690; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7765, cell height 0.6000, cell area 0.4659 for total 690 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        321.46   127871.16         690              0.14       842

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        321.46   127871.16         690              0.14       842

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       842
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       842
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       842

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       950
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       950
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       950
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        324.21   122536.25         690              0.14       950
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func_fast pathgroup **clock_gating_default**
Target path group: scenario func_slow pathgroup **clock_gating_default**
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1001
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func_fast pathgroup **clock_gating_default**
Target path group: scenario func_slow pathgroup **clock_gating_default**
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Zbuf: Gathering all scenarios
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015
Zbuf: Gathering all scenarios
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015
Zbuf: Gathering all scenarios
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        324.21   122536.25         690              0.14      1015
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        323.59   122115.66         690              0.14      1015
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        321.41   121134.13         688              0.14      1015
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        317.50   114986.47         688              0.14      1015
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        317.50   109940.90         688              0.14      1015
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        317.50   107549.33         688              0.14      1015


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-05-15 19:20:44 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1016 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        317.50   107549.33         688              0.14      1015

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2024-05-15 19:20:44 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1016 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-05-15 19:20:44 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1016 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-05-15 19:20:44 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1016 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        317.50   107549.33         688              0.14      1015
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0100 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 688 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7062 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   39  Alloctr   39  Proc    0 
[End of Read DB] Total (MB): Used   46  Alloctr   47  Proc 7062 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   47  Alloctr   48  Proc 7062 
Net statistics:
Total number of nets     = 710
Number of nets to route  = 704
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 704, Total Half Perimeter Wire Length (HPWL) 4109 microns
HPWL   0 ~   50 microns: Net Count      698     Total HPWL         3743 microns
HPWL  50 ~  100 microns: Net Count        6     Total HPWL          366 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   48  Proc 7062 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.37     on layer (1)    M1
Average gCell capacity  9.00     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  3.67     on layer (7)    M7
Average gCell capacity  4.95     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 7062 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 7062 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 7062 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  153  Alloctr  154  Proc 7094 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  155  Proc 7094 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 2 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   237 Max = 9 GRCs =   167 (0.82%)
Initial. H routing: Overflow =    75 Max = 9 (GRCs =  1) GRCs =    59 (0.58%)
Initial. V routing: Overflow =   161 Max = 7 (GRCs =  1) GRCs =   108 (1.06%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   158 Max = 7 (GRCs =  1) GRCs =   103 (1.01%)
Initial. M3         Overflow =    75 Max = 9 (GRCs =  1) GRCs =    59 (0.58%)
Initial. M4         Overflow =     3 Max = 2 (GRCs =  2) GRCs =     5 (0.05%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4303.53
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1426.78
Initial. Layer M3 wire length = 2095.70
Initial. Layer M4 wire length = 767.88
Initial. Layer M5 wire length = 13.17
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4570
Initial. Via VIA12SQ_C count = 1774
Initial. Via VIA23SQ_C count = 2333
Initial. Via VIA34SQ_C count = 455
Initial. Via VIA45SQ count = 8
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 19:20:45 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  155  Proc 7094 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    18 Max = 3 GRCs =    16 (0.08%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Overflow =    16 Max = 3 (GRCs =  1) GRCs =    15 (0.15%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    15 Max = 3 (GRCs =  1) GRCs =    14 (0.14%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4351.58
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1441.03
phase1. Layer M3 wire length = 2063.74
phase1. Layer M4 wire length = 784.84
phase1. Layer M5 wire length = 57.90
phase1. Layer M6 wire length = 4.08
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4642
phase1. Via VIA12SQ_C count = 1775
phase1. Via VIA23SQ_C count = 2335
phase1. Via VIA34SQ_C count = 504
phase1. Via VIA45SQ count = 26
phase1. Via VIA56SQ count = 2
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  107  Alloctr  107  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  155  Proc 7094 

Congestion utilization per direction:
Average vertical track utilization   =  2.42 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization =  2.35 %
Peak    horizontal track utilization = 61.54 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc   32 
[End of Global Routing] Total (MB): Used  152  Alloctr  153  Proc 7094 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -39  Alloctr  -39  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7094 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.49% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.20 to 0.20. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 708, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 708, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293224 (5.503 nominal)  MaxRC = 0.020200
ORB: Fast Target = 0.009619 ( 1.805 nominal )
nplLib: default vr hor dist = 346
nplLib: default vr ver dist = 346
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        false               
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 708, of which 707 non-clock nets
Number of nets with 0 toggle rate: 206
Max toggle rate = 1, average toggle rate = 0.0150861
Max non-clock toggle rate = 0.153442
eLpp weight range = (0, 12.1986)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 708
Amt power = 0.1
Non-default weight range: (0.9, 6.11986)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func_fast
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Factor(1) = 1
Factor(2) = 0.927192
Factor(BASE) = 0.927192
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.94486e+07
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094363 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.104677 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 708, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 708, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x99737a40): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x99737a40): 441
Total 0.0100 seconds to load 688 cell instances into cellmap, 688 cells are off site row
Moveable cells: 688; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7691, cell height 0.6000, cell area 0.4615 for total 688 placed and application fixed cells
INFO: total number of constant pins: 3
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 3
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2040 vias out of 3688 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 83 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          689        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    689
number of references:                83
number of site rows:                 67
number of locations attempted:    17174
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         689 (7162 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.182 um ( 0.30 row height)
rms weighted cell displacement:   0.182 um ( 0.30 row height)
max cell displacement:            0.375 um ( 0.63 row height)
avg cell displacement:            0.160 um ( 0.27 row height)
avg weighted cell displacement:   0.160 um ( 0.27 row height)
number of cells moved:              687
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: byte_controller/U44 (SAEDRVT14_AN3_0P5)
  Input location: (24.9065,37.8273)
  Legal location: (24.948,38.2)
  Displacement:   0.375 um ( 0.63 row height)
Cell: placeoptlc_64 (SAEDRVT14_TIE0_4)
  Input location: (27.76,23.2)
  Legal location: (28.13,23.2)
  Displacement:   0.370 um ( 0.62 row height)
Cell: byte_controller/bit_controller/U91 (SAEDRVT14_INV_S_1)
  Input location: (40.553,31.2174)
  Legal location: (40.266,31)
  Displacement:   0.360 um ( 0.60 row height)
Cell: byte_controller/bit_controller/U144 (SAEDRVT14_INV_1)
  Input location: (25.7542,28.9242)
  Legal location: (25.614,28.6)
  Displacement:   0.353 um ( 0.59 row height)
Cell: byte_controller/bit_controller/cSDA_reg[0] (SAEDRVT14_FDPRBQ_V2LP_1)
  Input location: (26.5057,23.4968)
  Legal location: (26.354,23.2)
  Displacement:   0.333 um ( 0.56 row height)
Cell: byte_controller/U7 (SAEDRVT14_ND2_CDC_1)
  Input location: (24.7349,39.6817)
  Legal location: (24.578,39.4)
  Displacement:   0.322 um ( 0.54 row height)
Cell: byte_controller/bit_controller/U132 (SAEDRVT14_NR2_MM_1)
  Input location: (27.7713,27.0788)
  Legal location: (27.612,26.8)
  Displacement:   0.321 um ( 0.54 row height)
Cell: byte_controller/U88 (SAEDRVT14_NR2_MM_1)
  Input location: (24.5612,34.3196)
  Legal location: (24.578,34)
  Displacement:   0.320 um ( 0.53 row height)
Cell: byte_controller/bit_controller/sub_258/U12 (SAEDRVT14_AO21B_0P5)
  Input location: (37.2464,28.8828)
  Legal location: (37.232,29.2)
  Displacement:   0.318 um ( 0.53 row height)
Cell: byte_controller/bit_controller/U179 (SAEDRVT14_INV_1)
  Input location: (19.8264,27.0867)
  Legal location: (19.694,26.8)
  Displacement:   0.316 um ( 0.53 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 686 out of 688 cells, ratio = 0.997093
Total displacement = 131.978394(um)
Max displacement = 0.504400(um), byte_controller/bit_controller/U91 (40.553001, 31.217400, 0) => (40.265999, 31.000000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.09(um)
  0 ~  30% cells displacement <=      0.13(um)
  0 ~  40% cells displacement <=      0.16(um)
  0 ~  50% cells displacement <=      0.19(um)
  0 ~  60% cells displacement <=      0.22(um)
  0 ~  70% cells displacement <=      0.25(um)
  0 ~  80% cells displacement <=      0.28(um)
  0 ~  90% cells displacement <=      0.31(um)
  0 ~ 100% cells displacement <=      0.50(um)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094363 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.104677 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-05-15 19:20:48 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2024-05-15 19:20:48 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-05-15 19:20:48 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094363 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.104677 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-05-15 19:20:48 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x93918b40): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x93918b40): 1156
Total 0.0100 seconds to load 689 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7692, cell height 0.6000, cell area 0.4615 for total 689 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x939185a0): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x939185a0): 1156
Total 0.0100 seconds to load 689 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7692, cell height 0.6000, cell area 0.4615 for total 689 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Zbuf: Gathering all scenarios
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func_fast pathgroup **clock_gating_default**
Target path group: scenario func_slow pathgroup **clock_gating_default**
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func_fast pathgroup **clock_gating_default**
Target path group: scenario func_slow pathgroup **clock_gating_default**
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func_fast'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Zbuf: Gathering all scenarios
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        317.99   107568.27         689              0.15      1047
CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         87.5          0.0              709              709           0
M4                          107.9          8.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        317.99   107549.33         689              0.15      1047

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        317.99   107549.33         689              0.15      1047
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        317.99   107549.33         689              0.15      1047
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00047730 cumPct:    98.16 estdown: 0.00000893 cumUp:  152 numDown:  164 status= valid
Knee-Processing :  cumEst: 0.00048298 cumPct:    99.33 estdown: 0.00000325 cumUp:  215 numDown:  101 status= valid
Knee-Processing :  cumEst: 0.00048554 cumPct:    99.86 estdown: 0.00000069 cumUp:  277 numDown:   39 status= valid
Knee-Processing :  cumEst: 0.00048623 cumPct:   100.00 estdown: 0.00000000 cumUp:  535 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-05-15 19:20:54 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-05-15 19:20:54 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     81 s ( 0.02 hr) ELAPSE :    529 s ( 0.15 hr) MEM-PEAK :  1047 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     81 s ( 0.02 hr) ELAPSE :    529 s ( 0.15 hr) MEM-PEAK :  1047 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2040 vias out of 3688 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          689        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    689
number of references:                81
number of site rows:                 67
number of locations attempted:    15518
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         689 (7162 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U98 (SAEDRVT14_AN3_0P5)
  Input location: (31.312,31)
  Legal location: (31.312,31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (SAEDRVT14_AN3_0P5)
  Input location: (32.126,37)
  Legal location: (32.126,37)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U295 (SAEDRVT14_AN2_MM_1)
  Input location: (26.058,34.6)
  Legal location: (26.058,34.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U225 (SAEDRVT14_AN2_MM_1)
  Input location: (33.606,36.4)
  Legal location: (33.606,36.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/sub_226/placectmTdsLR_1_45 (SAEDRVT14_AN2B_MM_1)
  Input location: (42.782,32.2)
  Legal location: (42.782,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U221 (SAEDRVT14_AN2_MM_1)
  Input location: (32.052,26.8)
  Legal location: (32.052,26.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U14 (SAEDRVT14_AN2_MM_1)
  Input location: (40.118,30.4)
  Legal location: (40.118,30.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U223 (SAEDRVT14_AN2_MM_0P5)
  Input location: (27.686,25)
  Legal location: (27.686,25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U222 (SAEDRVT14_AN2_MM_0P5)
  Input location: (25.318,32.2)
  Legal location: (25.318,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (SAEDRVT14_AN3_0P5)
  Input location: (18.806,41.8)
  Legal location: (18.806,41.8)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094363 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.104677 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-05-15 19:20:54 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-05-15 19:20:54 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9e483e60): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9e483e60): 1156
Total 0.0100 seconds to load 689 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7692, cell height 0.6000, cell area 0.4615 for total 689 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         87.5          0.0              709              709           0
M4                          107.9          8.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Zbuf: Gathering all scenarios
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Zbuf: Gathering all scenarios
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-05-15 19:20:55 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-05-15 19:20:55 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     82 s ( 0.02 hr) ELAPSE :    531 s ( 0.15 hr) MEM-PEAK :  1047 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     82 s ( 0.02 hr) ELAPSE :    531 s ( 0.15 hr) MEM-PEAK :  1047 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2040 vias out of 3688 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          689        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    689
number of references:                81
number of site rows:                 67
number of locations attempted:    15518
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         689 (7162 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U98 (SAEDRVT14_AN3_0P5)
  Input location: (31.312,31)
  Legal location: (31.312,31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (SAEDRVT14_AN3_0P5)
  Input location: (32.126,37)
  Legal location: (32.126,37)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U295 (SAEDRVT14_AN2_MM_1)
  Input location: (26.058,34.6)
  Legal location: (26.058,34.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U225 (SAEDRVT14_AN2_MM_1)
  Input location: (33.606,36.4)
  Legal location: (33.606,36.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/sub_226/placectmTdsLR_1_45 (SAEDRVT14_AN2B_MM_1)
  Input location: (42.782,32.2)
  Legal location: (42.782,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U221 (SAEDRVT14_AN2_MM_1)
  Input location: (32.052,26.8)
  Legal location: (32.052,26.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U14 (SAEDRVT14_AN2_MM_1)
  Input location: (40.118,30.4)
  Legal location: (40.118,30.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U223 (SAEDRVT14_AN2_MM_0P5)
  Input location: (27.686,25)
  Legal location: (27.686,25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U222 (SAEDRVT14_AN2_MM_0P5)
  Input location: (25.318,32.2)
  Legal location: (25.318,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (SAEDRVT14_AN3_0P5)
  Input location: (18.806,41.8)
  Legal location: (18.806,41.8)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.453343 ohm/um, via_r = 0.691334 ohm/cut, c = 0.094363 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.643150 ohm/cut, c = 0.104677 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-05-15 19:20:56 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9e483b00): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9e483b00): 1156
Total 0.0100 seconds to load 689 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7692, cell height 0.6000, cell area 0.4615 for total 689 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2024-05-15 19:20:56 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        317.99   103193.75         689              0.15      1047
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.116357915558  9.863461644340  6.078182964085  2.744208641123  8.318129704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.975411256619  2.700170588370  3.840419064440  3.750206353169  7.663462942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.346113513869  5.867631876111  7.173853385364  9.669819299761  7.591491447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.286961104655  4.570778073843  5.624837808820  7.826857553678  4.759147518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.498294447107  9.584594889536  2.041786387119  3.921160167338  0.650492782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.619346880224  8.244495114347  3.504839705451  1.682716312888  7.173447818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.651575824371  1.017063463393  5.811578666269  5.826730183342  4.349397392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.816334932133  1.265332300919  0.417729313533  1.833872765081  6.448561837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.563202392178  2.300530343774  0.754643830179  1.961421711696  2.781316141418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.310452698390  7.452729956532  1.902885724529  5.623407559547  7.269376808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.297161753252  7.540432798934  0.000311117956  5.833784856721  4.754590089445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.231970860520  4.029640064671  9.406627896875  2.789964961318  0.723207214657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.066461972040  7.977181753613  5.095855859611  1.512371770128  7.396805520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.298384019692  5.817959073436  2.343597922627  0.037326005045  0.494793040392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.548328560979  6.652940668176  4.022453851365  6.796621802757  0.618575411981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.559774518826  9.244483950449  4.051659709534  5.907689519704  1.709525891590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.647306048708  9.532738102323  6.656220109097  9.409795858072  6.136906913139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.792850809695  9.141659724896  1.286651702201  9.569284560313  2.585857302480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.134971248574  5.316641699942  7.270170230810  7.178452860747  1.109998651474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.652291729364  9.208495686027  1.495175646745  7.734047617127  4.721434781592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.166122411768  6.976681212136  5.921045380218  9.647382689440  1.463845253161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.320113807337  3.986374649165  1.607870296408  5.274420134112  3.831824360490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.006029231443  4.270045533568  1.384003906444  0.375020905316  9.766358684229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.343199467168  4.586791662342  2.717347338536  4.966981299976  1.759151534708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.137127675209  5.457005354586  3.562445780882  0.782685025367  8.475926141826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.758350909554  7.958487935155  6.204130638711  9.392116386733  8.065051668234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.470465143866  4.824477068636  7.350445970545  1.168271901288  8.717356171851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.074686152749  1.101734893531  3.581119866626  9.582673388334  2.434941129243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.290166279563  8.126561794400  0.041734931353  3.183387546508  1.644868573718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.165863820701  7.230081519442  5.075426403017  9.196142441169  6.278143134141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.340200384861  9.745200519890  3.190240692452  9.562340025954  7.726949100869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.938036042441  8.754071893030  5.000093231795  6.583378755672  1.475461528944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.032431968871  8.402992620604  2.940624809687  5.278996766131  8.072332241465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.315980079023  8.797746799508  4.509547605961  1.151237447012  8.739692072051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.438172383788  0.581723521580  7.234311812262  7.003732970504  5.049481824039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.263176738816  7.665222680054  7.402207405136  5.679662450275  7.061869061198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.164211333601  4.924476919281  0.405127090953  4.590768221970  4.170964009159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.273074586699  6.953201434479  4.665684130909  7.940979855807  2.613602111313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.688529773235  1.914193592741  6.128627280220  1.956928726031  3.258597250248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.422731817123  0.531692789256  2.727079133081  0.717845556074  7.110901385147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.274563865202  0.920877188964  7.149579674674  5.773404031712  7.472155998159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.625956934442  4.697696741575  6.592166648021  8.964738538944  0.146396045316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.441355073009  3.398665084278  5.160749139640  8.527442383411  2.383194956049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.619946616410  9.427032173618  8.138462400644  4.037502360531  6.976647388422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.743653639082  4.458607786596  2.271796843853  6.496698499997  6.175927673470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.022056450896  5.545738155710  6.356206688088  2.078268872536  7.847504134182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.684179783221  0.795876313877  5.620475173871  1.939211908673  3.806517686823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.356380207652  2.482475326125  6.735006607054  5.116827460128  8.871747137185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.016702597093  7.110101009615  1.358173096662  6.958267608833  4.243406632924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.138350509775  1.812684799702  0.004135503135  3.318338024650  8.164498377371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.025820264899  9.723036771206  2.507504750301  7.919614514116  9.627826833414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 103193.750
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 103193.750
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 103193.750       317.99        689          3        138
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 103193.750       317.99        689

Place-opt command complete                CPU:    84 s (  0.02 hr )  ELAPSE:   532 s (  0.15 hr )  MEM-PEAK:  1047 MB
Place-opt command statistics  CPU=25 sec (0.01 hr) ELAPSED=25 sec (0.01 hr) MEM-PEAK=1.022 GB
Information: Running auto PG connection. (NDM-099)
Information: Total 8 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2024-05-15 19:20:56 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1048 MB (FLW-8100)
1
icc2_shell> legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-05-15 19:21:30 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1048 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2040 vias out of 3688 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          689        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    689
number of references:                81
number of site rows:                 67
number of locations attempted:    15518
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         689 (7162 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U98 (SAEDRVT14_AN3_0P5)
  Input location: (31.312,31)
  Legal location: (31.312,31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (SAEDRVT14_AN3_0P5)
  Input location: (32.126,37)
  Legal location: (32.126,37)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U295 (SAEDRVT14_AN2_MM_1)
  Input location: (26.058,34.6)
  Legal location: (26.058,34.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U225 (SAEDRVT14_AN2_MM_1)
  Input location: (33.606,36.4)
  Legal location: (33.606,36.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/sub_226/placectmTdsLR_1_45 (SAEDRVT14_AN2B_MM_1)
  Input location: (42.782,32.2)
  Legal location: (42.782,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U221 (SAEDRVT14_AN2_MM_1)
  Input location: (32.052,26.8)
  Legal location: (32.052,26.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U14 (SAEDRVT14_AN2_MM_1)
  Input location: (40.118,30.4)
  Legal location: (40.118,30.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U223 (SAEDRVT14_AN2_MM_0P5)
  Input location: (27.686,25)
  Legal location: (27.686,25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U222 (SAEDRVT14_AN2_MM_0P5)
  Input location: (25.318,32.2)
  Legal location: (25.318,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (SAEDRVT14_AN3_0P5)
  Input location: (18.806,41.8)
  Legal location: (18.806,41.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.380
Total Legalizer Wall Time: 0.385
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-05-15 19:21:31 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1048 MB (FLW-8100)
1
icc2_shell> man set_app_option
2.  Synopsys Commands                                        Command Reference
                                set_app_options

NAME
       set_app_options
              Sets application options to the specified value on the specified
              block.

SYNTAX
       list set_app_options
              [-block block]
              [-as_user_default]
              [-category category]
              [-name name]
              [-value value]
              [-list name_value_list]

   Data Types
       block                 collection
       category              string
       name                  string
       value                 string
       name_value_list       list

ARGUMENTS
       -block block
              Specifies the name of the block on which to set the option  val-
              ues.

              If  this option is not specified, the option value is set on the
              current block, if  the  option  is  a  block-scoped  application
              option.

              This  option  cannot  be  specified  with  the  -as_user_default
              option.

       -as_user_default
              Sets the specified value as the user-default for the application
              option.

              Note  that  the user-default setting applies only to the current
              session and is not saved.

              This option is ignored if it  is  specified  for  global  scoped
              application option.

              This option cannot be specified with the -block option.

       -category category
              Specifies  one  or two levels of the category of the application
              options to follow, either with the -name or -list  option.  When
              setting  multiple  application  options  that belong to the same
              category, this option enables you to provide  the  category  one
              time, instead of multiple times with the option name.

              If  this  option is not specified, you must specify the complete
              application option name.

       -name name
              Specifies the name of the application option to modify.

              The -name and -value options go together and are mutually exclu-
              sive  with  the  -list option. You must specify either the -name
              and -value options or specify the -list option.

       -value value
              Specifies the value of the application option specified  in  the
              -name option.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

       -list name_value_list
              Specifies a list of option name and value pairs to set. The list
              must have an even number of tokens to be valid. If  any  of  the
              key value pairs is invalid, this command fails with no effect.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

DESCRIPTION
       This command sets the values of the specified application options.

       There are two types of application options:
       o Global application options, which apply everywhere within the current
         session

         Global application option settings are not stored and are not carried
         over  from  one session to the next. To retain these option settings,
         you must set them in your setup file.

       o Block-level application options, which apply only to  the  blocks  on
         which they are set

         Block-level  application  option settings are saved with the block in
         the design library and are persistent  across  tool  sessions  except
         when  they  are  set by the set_app_options -as_user_default command.
         In this case, the application options are treated like global  appli-
         cation options and are not persistent across tool sessions.

       To  determine  whether an application option is global or block-scoped,
       use the report_app_options command.

       For application options that are of type "list of {name value}  pairs",
       the command supports pointed modifications through the subscript mecha-
       nism. For subscripts to be recognized, the application options must  be
       enabled for subscript modification and access.

       Many  application  options have a value that must be expressed in units
       of time, voltage, and so on. In this case, the  value  must  include  a
       multiplier  character  (such  as 'p', 'n', or 'k') or a units specifier
       character (such as 'F', 'V', or 's').  The  units  specifier  character
       must  use  the  correct  case. For example, uppercase 'V' for volts and
       lowercase 's' for seconds. If the units character does not specify  the
       correct  type of unit, the command fails with no effect.  Note that the
       user-input units currently in effect are not used by this command.

       The command returns the name-value pair of the application option.

   Multicorner-Multimode Support
       This command has no  dependency  on  scenario-specific  information  if
       there is no scenario dependency for the options.

EXAMPLES
       The   following   example   sets  the  value  of  the  time.enable_pre-
       set_clear_arcs application option to true on the current block.

         prompt> set_app_options -name time.enable_preset_clear_arcs -value true
         time.enable_preset_clear_arcs true

       The following example sets the value of the shell.tmp_dir_path applica-
       tion option to "/tmp" and the time.enable_preset_clear_arcs application
       option to true.

         prompt> set_app_options \
            -list {shell.tmp_dir_path "/tmp" time.enable_preset_clear_arcs true}
         shell.tmp_dir_path /tmp time.enable_preset_clear_arcs true

       The following  example  sets  the  time.high_fanout_net_pin_capacitance
       application  option,  which  requires a capacitance value, to 1.5 pico-
       farads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5p
         time.high_fanout_net_pin_capacitance 1.5pF

       The following example also  sets  the  time.high_fanout_net_pin_capaci-
       tance application option to 1.5 picofarads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pF
         time.high_fanout_net_pin_capacitance 1.5pF

       The  following example issues an error message because no units or mul-
       tiplier characters are specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5
         Error: Application option 'time.high_fanout_net_pin_capacitance' must
         be specified with a capacitance unit. (UIM-009)
         Error: Problem in set_app_options
            Use error_info for more info. (CMD-013

       The following example issues an error message because the units charac-
       ter is incorrect. Capacitance is represented by an uppercase 'F'.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pf
         Error: Invalid value '1.5pf' specified for option
          'time.high_fanout_net_pin_capacitance'
                 Use error_info for more info. (CMD-013)

       The  following  example issues an error message because the wrong units
       as specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5mV
         Error: Invalid value '1.5mV' specified for option
          'time.high_fanout_net_pin_capacitance'
                   Use error_info for more info. (CMD-013)

       The  following  example  adds  a  value  for  the   M1   key   of   the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 31
         test.layer_name_number_pair_list {M1 31}

       The   following   example   adds   a  value  for  the  M2  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M2) -value 32
         test.layer_name_number_pair_list {M1 31 M2 32}

       The following  example  modifies  the  value  of  the  M1  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 33
         test.layer_name_number_pair_list {M1 33 M2 32}

       The  following  example  uses  the  -category option to modify multiple
       application options of the same category.

         prompt> set_app_options -category signoff.create_metal_fill \
            -list {flat true run_dir /tmp}
         signoff.create_metal_fill.flat true signoff.create_metal_fill.run_dir /tmp

SEE ALSO
       get_app_option_value(2)
       get_app_options(2)
       help_app_options(2)
       report_app_options(2)
       reset_app_options(2)

                            Version U-2022.12
            Copyright (c) 2022 Synopsys, Inc. All rights reserved.
icc2_shell> man set_app_options
2.  Synopsys Commands                                        Command Reference
                                set_app_options

NAME
       set_app_options
              Sets application options to the specified value on the specified
              block.

SYNTAX
       list set_app_options
              [-block block]
              [-as_user_default]
              [-category category]
              [-name name]
              [-value value]
              [-list name_value_list]

   Data Types
       block                 collection
       category              string
       name                  string
       value                 string
       name_value_list       list

ARGUMENTS
       -block block
              Specifies the name of the block on which to set the option  val-
              ues.

              If  this option is not specified, the option value is set on the
              current block, if  the  option  is  a  block-scoped  application
              option.

              This  option  cannot  be  specified  with  the  -as_user_default
              option.

       -as_user_default
              Sets the specified value as the user-default for the application
              option.

              Note  that  the user-default setting applies only to the current
              session and is not saved.

              This option is ignored if it  is  specified  for  global  scoped
              application option.

              This option cannot be specified with the -block option.

       -category category
              Specifies  one  or two levels of the category of the application
              options to follow, either with the -name or -list  option.  When
              setting  multiple  application  options  that belong to the same
              category, this option enables you to provide  the  category  one
              time, instead of multiple times with the option name.

              If  this  option is not specified, you must specify the complete
              application option name.

       -name name
              Specifies the name of the application option to modify.

              The -name and -value options go together and are mutually exclu-
              sive  with  the  -list option. You must specify either the -name
              and -value options or specify the -list option.

       -value value
              Specifies the value of the application option specified  in  the
              -name option.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

       -list name_value_list
              Specifies a list of option name and value pairs to set. The list
              must have an even number of tokens to be valid. If  any  of  the
              key value pairs is invalid, this command fails with no effect.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

DESCRIPTION
       This command sets the values of the specified application options.

       There are two types of application options:
       o Global application options, which apply everywhere within the current
         session

         Global application option settings are not stored and are not carried
         over  from  one session to the next. To retain these option settings,
         you must set them in your setup file.

       o Block-level application options, which apply only to  the  blocks  on
         which they are set

         Block-level  application  option settings are saved with the block in
         the design library and are persistent  across  tool  sessions  except
         when  they  are  set by the set_app_options -as_user_default command.
         In this case, the application options are treated like global  appli-
         cation options and are not persistent across tool sessions.

       To  determine  whether an application option is global or block-scoped,
       use the report_app_options command.

       For application options that are of type "list of {name value}  pairs",
       the command supports pointed modifications through the subscript mecha-
       nism. For subscripts to be recognized, the application options must  be
       enabled for subscript modification and access.

       Many  application  options have a value that must be expressed in units
       of time, voltage, and so on. In this case, the  value  must  include  a
       multiplier  character  (such  as 'p', 'n', or 'k') or a units specifier
       character (such as 'F', 'V', or 's').  The  units  specifier  character
       must  use  the  correct  case. For example, uppercase 'V' for volts and
       lowercase 's' for seconds. If the units character does not specify  the
       correct  type of unit, the command fails with no effect.  Note that the
       user-input units currently in effect are not used by this command.

       The command returns the name-value pair of the application option.

   Multicorner-Multimode Support
       This command has no  dependency  on  scenario-specific  information  if
       there is no scenario dependency for the options.

EXAMPLES
       The   following   example   sets  the  value  of  the  time.enable_pre-
       set_clear_arcs application option to true on the current block.

         prompt> set_app_options -name time.enable_preset_clear_arcs -value true
         time.enable_preset_clear_arcs true

       The following example sets the value of the shell.tmp_dir_path applica-
       tion option to "/tmp" and the time.enable_preset_clear_arcs application
       option to true.

         prompt> set_app_options \
            -list {shell.tmp_dir_path "/tmp" time.enable_preset_clear_arcs true}
         shell.tmp_dir_path /tmp time.enable_preset_clear_arcs true

       The following  example  sets  the  time.high_fanout_net_pin_capacitance
       application  option,  which  requires a capacitance value, to 1.5 pico-
       farads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5p
         time.high_fanout_net_pin_capacitance 1.5pF

       The following example also  sets  the  time.high_fanout_net_pin_capaci-
       tance application option to 1.5 picofarads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pF
         time.high_fanout_net_pin_capacitance 1.5pF

       The  following example issues an error message because no units or mul-
       tiplier characters are specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5
         Error: Application option 'time.high_fanout_net_pin_capacitance' must
         be specified with a capacitance unit. (UIM-009)
         Error: Problem in set_app_options
            Use error_info for more info. (CMD-013

       The following example issues an error message because the units charac-
       ter is incorrect. Capacitance is represented by an uppercase 'F'.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pf
         Error: Invalid value '1.5pf' specified for option
          'time.high_fanout_net_pin_capacitance'
                 Use error_info for more info. (CMD-013)

       The  following  example issues an error message because the wrong units
       as specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5mV
         Error: Invalid value '1.5mV' specified for option
          'time.high_fanout_net_pin_capacitance'
                   Use error_info for more info. (CMD-013)

       The  following  example  adds  a  value  for  the   M1   key   of   the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 31
         test.layer_name_number_pair_list {M1 31}

       The   following   example   adds   a  value  for  the  M2  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M2) -value 32
         test.layer_name_number_pair_list {M1 31 M2 32}

       The following  example  modifies  the  value  of  the  M1  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 33
         test.layer_name_number_pair_list {M1 33 M2 32}

       The  following  example  uses  the  -category option to modify multiple
       application options of the same category.

         prompt> set_app_options -category signoff.create_metal_fill \
            -list {flat true run_dir /tmp}
         signoff.create_metal_fill.flat true signoff.create_metal_fill.run_dir /tmp

SEE ALSO
       get_app_option_value(2)
       get_app_options(2)
       help_app_options(2)
       report_app_options(2)
       reset_app_options(2)

                            Version U-2022.12
            Copyright (c) 2022 Synopsys, Inc. All rights reserved.
icc2_shell> man set_app_option
2.  Synopsys Commands                                        Command Reference
                                set_app_options

NAME
       set_app_options
              Sets application options to the specified value on the specified
              block.

SYNTAX
       list set_app_options
              [-block block]
              [-as_user_default]
              [-category category]
              [-name name]
              [-value value]
              [-list name_value_list]

   Data Types
       block                 collection
       category              string
       name                  string
       value                 string
       name_value_list       list

ARGUMENTS
       -block block
              Specifies the name of the block on which to set the option  val-
              ues.

              If  this option is not specified, the option value is set on the
              current block, if  the  option  is  a  block-scoped  application
              option.

              This  option  cannot  be  specified  with  the  -as_user_default
              option.

       -as_user_default
              Sets the specified value as the user-default for the application
              option.

              Note  that  the user-default setting applies only to the current
              session and is not saved.

              This option is ignored if it  is  specified  for  global  scoped
              application option.

              This option cannot be specified with the -block option.

       -category category
              Specifies  one  or two levels of the category of the application
              options to follow, either with the -name or -list  option.  When
              setting  multiple  application  options  that belong to the same
              category, this option enables you to provide  the  category  one
              time, instead of multiple times with the option name.

              If  this  option is not specified, you must specify the complete
              application option name.

       -name name
              Specifies the name of the application option to modify.

              The -name and -value options go together and are mutually exclu-
              sive  with  the  -list option. You must specify either the -name
              and -value options or specify the -list option.

       -value value
              Specifies the value of the application option specified  in  the
              -name option.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

       -list name_value_list
              Specifies a list of option name and value pairs to set. The list
              must have an even number of tokens to be valid. If  any  of  the
              key value pairs is invalid, this command fails with no effect.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

DESCRIPTION
       This command sets the values of the specified application options.

       There are two types of application options:
       o Global application options, which apply everywhere within the current
         session

         Global application option settings are not stored and are not carried
         over  from  one session to the next. To retain these option settings,
         you must set them in your setup file.

       o Block-level application options, which apply only to  the  blocks  on
         which they are set

         Block-level  application  option settings are saved with the block in
         the design library and are persistent  across  tool  sessions  except
         when  they  are  set by the set_app_options -as_user_default command.
         In this case, the application options are treated like global  appli-
         cation options and are not persistent across tool sessions.

       To  determine  whether an application option is global or block-scoped,
       use the report_app_options command.

       For application options that are of type "list of {name value}  pairs",
       the command supports pointed modifications through the subscript mecha-
       nism. For subscripts to be recognized, the application options must  be
       enabled for subscript modification and access.

       Many  application  options have a value that must be expressed in units
       of time, voltage, and so on. In this case, the  value  must  include  a
       multiplier  character  (such  as 'p', 'n', or 'k') or a units specifier
       character (such as 'F', 'V', or 's').  The  units  specifier  character
       must  use  the  correct  case. For example, uppercase 'V' for volts and
       lowercase 's' for seconds. If the units character does not specify  the
       correct  type of unit, the command fails with no effect.  Note that the
       user-input units currently in effect are not used by this command.

       The command returns the name-value pair of the application option.

   Multicorner-Multimode Support
       This command has no  dependency  on  scenario-specific  information  if
       there is no scenario dependency for the options.

EXAMPLES
       The   following   example   sets  the  value  of  the  time.enable_pre-
       set_clear_arcs application option to true on the current block.

         prompt> set_app_options -name time.enable_preset_clear_arcs -value true
         time.enable_preset_clear_arcs true

       The following example sets the value of the shell.tmp_dir_path applica-
       tion option to "/tmp" and the time.enable_preset_clear_arcs application
       option to true.

         prompt> set_app_options \
            -list {shell.tmp_dir_path "/tmp" time.enable_preset_clear_arcs true}
         shell.tmp_dir_path /tmp time.enable_preset_clear_arcs true

       The following  example  sets  the  time.high_fanout_net_pin_capacitance
       application  option,  which  requires a capacitance value, to 1.5 pico-
       farads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5p
         time.high_fanout_net_pin_capacitance 1.5pF

       The following example also  sets  the  time.high_fanout_net_pin_capaci-
       tance application option to 1.5 picofarads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pF
         time.high_fanout_net_pin_capacitance 1.5pF

       The  following example issues an error message because no units or mul-
       tiplier characters are specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5
         Error: Application option 'time.high_fanout_net_pin_capacitance' must
         be specified with a capacitance unit. (UIM-009)
         Error: Problem in set_app_options
            Use error_info for more info. (CMD-013

       The following example issues an error message because the units charac-
       ter is incorrect. Capacitance is represented by an uppercase 'F'.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pf
         Error: Invalid value '1.5pf' specified for option
          'time.high_fanout_net_pin_capacitance'
                 Use error_info for more info. (CMD-013)

       The  following  example issues an error message because the wrong units
       as specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5mV
         Error: Invalid value '1.5mV' specified for option
          'time.high_fanout_net_pin_capacitance'
                   Use error_info for more info. (CMD-013)

       The  following  example  adds  a  value  for  the   M1   key   of   the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 31
         test.layer_name_number_pair_list {M1 31}

       The   following   example   adds   a  value  for  the  M2  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M2) -value 32
         test.layer_name_number_pair_list {M1 31 M2 32}

       The following  example  modifies  the  value  of  the  M1  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 33
         test.layer_name_number_pair_list {M1 33 M2 32}

       The  following  example  uses  the  -category option to modify multiple
       application options of the same category.

         prompt> set_app_options -category signoff.create_metal_fill \
            -list {flat true run_dir /tmp}
         signoff.create_metal_fill.flat true signoff.create_metal_fill.run_dir /tmp

SEE ALSO
       get_app_option_value(2)
       get_app_options(2)
       help_app_options(2)
       report_app_options(2)
       reset_app_options(2)

                            Version U-2022.12
            Copyright (c) 2022 Synopsys, Inc. All rights reserved.
icc2_shell> man set_app_option
2.  Synopsys Commands                                        Command Reference
                                set_app_options

NAME
       set_app_options
              Sets application options to the specified value on the specified
              block.

SYNTAX
       list set_app_options
              [-block block]
              [-as_user_default]
              [-category category]
              [-name name]
              [-value value]
              [-list name_value_list]

   Data Types
       block                 collection
       category              string
       name                  string
       value                 string
       name_value_list       list

ARGUMENTS
       -block block
              Specifies the name of the block on which to set the option  val-
              ues.

              If  this option is not specified, the option value is set on the
              current block, if  the  option  is  a  block-scoped  application
              option.

              This  option  cannot  be  specified  with  the  -as_user_default
              option.

       -as_user_default
              Sets the specified value as the user-default for the application
              option.

              Note  that  the user-default setting applies only to the current
              session and is not saved.

              This option is ignored if it  is  specified  for  global  scoped
              application option.

              This option cannot be specified with the -block option.

       -category category
              Specifies  one  or two levels of the category of the application
              options to follow, either with the -name or -list  option.  When
              setting  multiple  application  options  that belong to the same
              category, this option enables you to provide  the  category  one
              time, instead of multiple times with the option name.

              If  this  option is not specified, you must specify the complete
              application option name.

       -name name
              Specifies the name of the application option to modify.

              The -name and -value options go together and are mutually exclu-
              sive  with  the  -list option. You must specify either the -name
              and -value options or specify the -list option.

       -value value
              Specifies the value of the application option specified  in  the
              -name option.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

       -list name_value_list
              Specifies a list of option name and value pairs to set. The list
              must have an even number of tokens to be valid. If  any  of  the
              key value pairs is invalid, this command fails with no effect.

              The -name and -value options go together and are mutually exclu-
              sive with the -list option. You must specify  either  the  -name
              and -value options or specify the -list option.

DESCRIPTION
       This command sets the values of the specified application options.

       There are two types of application options:
       o Global application options, which apply everywhere within the current
         session

         Global application option settings are not stored and are not carried
         over  from  one session to the next. To retain these option settings,
         you must set them in your setup file.

       o Block-level application options, which apply only to  the  blocks  on
         which they are set

         Block-level  application  option settings are saved with the block in
         the design library and are persistent  across  tool  sessions  except
         when  they  are  set by the set_app_options -as_user_default command.
         In this case, the application options are treated like global  appli-
         cation options and are not persistent across tool sessions.

       To  determine  whether an application option is global or block-scoped,
       use the report_app_options command.

       For application options that are of type "list of {name value}  pairs",
       the command supports pointed modifications through the subscript mecha-
       nism. For subscripts to be recognized, the application options must  be
       enabled for subscript modification and access.

       Many  application  options have a value that must be expressed in units
       of time, voltage, and so on. In this case, the  value  must  include  a
       multiplier  character  (such  as 'p', 'n', or 'k') or a units specifier
       character (such as 'F', 'V', or 's').  The  units  specifier  character
       must  use  the  correct  case. For example, uppercase 'V' for volts and
       lowercase 's' for seconds. If the units character does not specify  the
       correct  type of unit, the command fails with no effect.  Note that the
       user-input units currently in effect are not used by this command.

       The command returns the name-value pair of the application option.

   Multicorner-Multimode Support
       This command has no  dependency  on  scenario-specific  information  if
       there is no scenario dependency for the options.

EXAMPLES
       The   following   example   sets  the  value  of  the  time.enable_pre-
       set_clear_arcs application option to true on the current block.

         prompt> set_app_options -name time.enable_preset_clear_arcs -value true
         time.enable_preset_clear_arcs true

       The following example sets the value of the shell.tmp_dir_path applica-
       tion option to "/tmp" and the time.enable_preset_clear_arcs application
       option to true.

         prompt> set_app_options \
            -list {shell.tmp_dir_path "/tmp" time.enable_preset_clear_arcs true}
         shell.tmp_dir_path /tmp time.enable_preset_clear_arcs true

       The following  example  sets  the  time.high_fanout_net_pin_capacitance
       application  option,  which  requires a capacitance value, to 1.5 pico-
       farads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5p
         time.high_fanout_net_pin_capacitance 1.5pF

       The following example also  sets  the  time.high_fanout_net_pin_capaci-
       tance application option to 1.5 picofarads.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pF
         time.high_fanout_net_pin_capacitance 1.5pF

       The  following example issues an error message because no units or mul-
       tiplier characters are specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5
         Error: Application option 'time.high_fanout_net_pin_capacitance' must
         be specified with a capacitance unit. (UIM-009)
         Error: Problem in set_app_options
            Use error_info for more info. (CMD-013

       The following example issues an error message because the units charac-
       ter is incorrect. Capacitance is represented by an uppercase 'F'.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5pf
         Error: Invalid value '1.5pf' specified for option
          'time.high_fanout_net_pin_capacitance'
                 Use error_info for more info. (CMD-013)

       The  following  example issues an error message because the wrong units
       as specified.

         prompt> set_app_options \
            -name time.high_fanout_net_pin_capacitance -value 1.5mV
         Error: Invalid value '1.5mV' specified for option
          'time.high_fanout_net_pin_capacitance'
                   Use error_info for more info. (CMD-013)

       The  following  example  adds  a  value  for  the   M1   key   of   the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 31
         test.layer_name_number_pair_list {M1 31}

       The   following   example   adds   a  value  for  the  M2  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M2) -value 32
         test.layer_name_number_pair_list {M1 31 M2 32}

       The following  example  modifies  the  value  of  the  M1  key  of  the
       test.layer_name_number_pair_list application option.

         prompt> set_app_options \
            -name test.layer_name_number_pair_list(M1) -value 33
         test.layer_name_number_pair_list {M1 33 M2 32}

       The  following  example  uses  the  -category option to modify multiple
       application options of the same category.

         prompt> set_app_options -category signoff.create_metal_fill \
            -list {flat true run_dir /tmp}
         signoff.create_metal_fill.flat true signoff.create_metal_fill.run_dir /tmp

SEE ALSO
       get_app_option_value(2)
       get_app_options(2)
       help_app_options(2)
       report_app_options(2)
       reset_app_options(2)

                            Version U-2022.12
            Copyright (c) 2022 Synopsys, Inc. All rights reserved.
icc2_shell> man set_app_options -name time.snapshot_storage_location -value "./"
Error: unknown option '-name' (CMD-010)
Error: extra positional option 'time.snapshot_storage_location' (CMD-012)
Error: unknown option '-value' (CMD-010)
Error: extra positional option './' (CMD-012)
icc2_shell> set_app_options -name time.snapshot_storage_location -value "./"
time.snapshot_storage_location ./
icc2_shell> create_qor_snapshot name place_qor_snp -significant_digit 4
Error: extra positional option 'name' (CMD-012)
Error: extra positional option 'place_qor_snp' (CMD-012)
Error: Required argument '-name' was not found (CMD-007)
icc2_shell> create_qor_snapshot -name place_qor_snp -significant_digit 4
Information: The command 'reset_app_options' cleared the undo history. (UNDO-016)
***********************************************
Report          : create_qor_snapshot (place_qor_snp)
Design          : i2c_master_top
Version         : U-2022.12
Date            : Wed May 15 19:24:51 2024
Time unit       : 1.00ns
Resistance unit : 1.00MOhm
Capacitance unit: 1.00fF
Voltage unit    : 1.00V
Current unit    : 1.00uA
Power unit      : 1.00pW
Location        : /home/users/hungpt/icdesign/m3/lab04/pnr/./
***********************************************
No. of scenario = 2
s1 = func_fast
s2 = func_slow
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
wb_clk_i                                    1.4373    1.4319 
------------------------------------------------------------------------
Setup WNS:                                  1.4373    1.4319      1.4319 
Setup TNS:                                  0.0000    0.0000      0.0000
Number of setup violations:                      0         0           0 
Hold WNS:                                   0.0188    0.0192      0.0188 
Hold TNS:                                   0.0000    0.0000      0.0000 
Number of hold violations:                       0         0           0 
Number of max trans violations:                  0         0           0 
Number of max cap violations:                    0         0           0 
Number of min pulse width violations:            0         0           0 
------------------------------------------------------------------------
Area:                                                            317.993
Cell count:                                                          689
Buf/inv cell count:                                                  141
Std cell utilization:                                             0.1966
CPU(s):                                                              109
Mem(Mb):                                                            1047
Host name:                                         localhost.localdomain
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:         0    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    0    0 
    -0.2 ~ -0.3  ---    0    0 
    -0.1 ~ -0.2  ---    0    0 
       0 ~ -0.1  ---    0    0 
------------------------------------------------------------------------
Min violations:         0    0 
  -0.06 ~ above  ---    0    0 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    0    0 
  -0.02 ~ -0.03  ---    0    0 
  -0.01 ~ -0.02  ---    0    0 
      0 ~ -0.01  ---    0    0 
------------------------------------------------------------------------
Snapshot (place_qor_snp) is created and stored under "/home/users/hungpt/icdesign/m3/lab04/pnr/./" directory
true
icc2_shell> file mkdir reports
icc2_shell> report_qor_snapshot -name place_qor_snp > reports/place.qor_snapshot.rpt
icc2_shell> report_qor > reports/place.qor
icc2_shell> report_constraints -all_violators > reports/place.conn
icc2_shell> report_timing capacitance -transistion_time -input_pins -nets -delay_type max > reports/place.max.tim
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing -capacitance -transistion_time -input_pins -nets -delay_type max > reports/place.max.tim
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing -capacitance -transistion_time -input_pins -nets -delay_type max > reports/place.max.tim
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> eport_timing -capacitance -transition_time -input_pins -nets -delay_type max > reports/place.max.tim
Error: unknown command 'eport_timing' (CMD-005)
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type max > reports/place.max.tim
icc2_shell> report_timing -capacitance -transistion_time -input_pins -nets -delay_type min > reports/place.min.tim
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type min > reports/place.min.tim
icc2_shell> check_legality -verbose > reports/place_report.rpt
icc2_shell> check_legality -verbose

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2040 vias out of 3688 total vias.

check_legality for block design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design i2c_master_top succeeded!


check_legality succeeded.

**************************

1
icc2_shell> check_legality -verbose > reports/place_report.rpt
icc2_shell> pwd
/home/users/hungpt/icdesign/m3/lab04/pnr
icc2_shell> check_legality -verbose > reports/place_report.rpt
icc2_shell> set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER} -max_routing_layer ${MAX_ROUTING_LAYER}
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
1
icc2_shell> set_app_options -name cts.compile.enable_cell_reocation -value all
Error: Invalid option name 'cts.compile.enable_cell_reocation'
        Use error_info for more info. (CMD-013)
icc2_shell> set_app_options -name cts.compile.enable_cell_relocation -value all
cts.compile.enable_cell_relocation all
icc2_shell> set_app_options -name cts.compile.size_pre_existing_cell_to_cts_references -value true
cts.compile.size_pre_existing_cell_to_cts_references true
icc2_shell> set_clock_tree_options -clock [all_clocks] -target_skew 0.1
1
icc2_shell> set_lib_cell_purpose -include cts {*/SAEDRVT14_INV_1 */SAEDRVT14_INV_2  */SAEDRVT14_INV_4 */SAEDRVT14_INV_8 */SAEDRVT14_INV_16 */SAEDRVT14_INV_20  */SAEDRVT14_BUF_2 */SAEDRVT14_BUF_4 */SAEDRVT14_BUF_6 */SAEDRVT14_BUF_8  */SAEDRVT14_BUF_16 */SAEDRVT14_BUF_20 }
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_1.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_2.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_4.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_8.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_16.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_20.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_2.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_4.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_6.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_8.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts {*/SAEDRVT14_INV_1 */SAEDRVT14_INV_2  */SAEDRVT14_INV_4 */SAEDRVT14_INV_8 */SAEDRVT14_INV_16 */SAEDRVT14_INV_20  */SAEDRVT14_BUF_2 */SAEDRVT14_BUF_4 */SAEDRVT14_BUF_6 */SAEDRVT14_BUF_8  */SAEDRVT14_BUF_16 */SAEDRVT14_BUF_20 }
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_1.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_2.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_4.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_8.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_16.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_20.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_2.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_4.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_6.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_8.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts {*/SAEDRVT14_INV_1 */SAEDRVT14_INV_2  */SAEDRVT14_INV_4 */SAEDRVT14_INV_8 */SAEDRVT14_INV_16 */SAEDRVT14_INV_20  */SAEDRVT14_BUF_2 */SAEDRVT14_BUF_4 */SAEDRVT14_BUF_6 */SAEDRVT14_BUF_8  */SAEDRVT14_BUF_16 */SAEDRVT14_BUF_20 }
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_1.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_2.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_4.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_8.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_16.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_INV_20.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_2.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_4.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_6.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v25c:SAEDRVT14_BUF_8.timing' is set in the current block '07_i2c_master_top_place_start', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_clock_uncertainty 0.1 [all_clocks]
1
icc2_shell> create_routing_rule CLK_SPACING -spacings {M2 0.3 M3 0.5 M4 0.7}
{CLK_SPACING}
icc2_shell> set_clock_routing_rules -rules CLK_SPACING -min_routing_layer M2 -max_routing_layer M4
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
icc2_shell> sset_clock_settings
Error: unknown command 'sset_clock_settings' (CMD-005)
icc2_shell> set_clock_settings
Error: unknown command 'set_clock_settings' (CMD-005)
icc2_shell> report_clock_settings
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : 07_i2c_master_top_place_start
 Date   : Wed May 15 19:51:47 2024
****************************************


======================================
Configurations 
======================================

##Global
  Corner = fast
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##wb_clk_i
  Corner = fast
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0.100
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: CLK_SPACING  Min Layer:M2 Max Layer:M4
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##wb_clk_i
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
                                      0.710                 inf        387.800
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
                                      0.844                 inf        466.800
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
                                      1.066                 inf        625.000
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
                                      0.311                 inf         59.910
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
                                      0.266                 inf         41.110
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
                                      1.288                 inf        784.600
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
                                      0.311                 inf         77.610
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
                                      0.355                 inf        118.200
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
                                      0.400                 inf        154.600
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
                                      0.488                 inf        231.600
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
                                      0.622                 inf        310.000
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
                                      0.311                 inf         77.610
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
                                      0.400                 inf        154.600
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
                                      0.266                 inf         41.130
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
                                      0.488                 inf         81.860
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
                                      0.622                 inf        122.300
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
                                      0.888                 inf        163.700
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
                                      1.154                 inf        243.300
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
                                      1.288                 inf        282.800
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
                                      1.421                 inf        322.700
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
                                      0.266                 inf         21.040
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
                                      0.266                 inf         31.240
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
                                      0.755                 inf        388.200
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
                                      0.844                 inf        461.800
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
                                      1.110                 inf        624.000
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
                                      0.311                 inf         31.260
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
                                      0.266                 inf         41.180
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
                                      1.288                 inf        782.000
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
                                      0.311                 inf         77.610
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
                                      0.400                 inf        117.800
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
                                      0.400                 inf        154.700
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
                                      0.488                 inf        231.600
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
                                      0.666                 inf        309.400
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
                                      0.266                 inf         21.040
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
                                      0.266                 inf         31.240
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
                                      0.266                 inf         21.040
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
                                      0.266                 inf         41.000
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
                                      0.488                 inf         41.780
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
                                      0.533                 inf         78.750
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
                                      0.311                 inf         40.760
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
                                      0.355                 inf         76.750
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
                                      0.355                 inf         23.610
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
                                      0.488                 inf         42.200
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
                                      0.400                 inf         23.710
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
                                      0.488                 inf         45.850
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
                                      0.888                 inf        139.300
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
                                      0.488                 inf         34.920
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
                                      0.488                 inf         69.380
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
                                      0.888                 inf        139.600
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
                                      0.888                 inf        139.300
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
                                      0.311                 inf         27.370
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
                                      0.355                 inf         52.620
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
                                      0.444                 inf        100.700
saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
                                      0.710                 inf        195.800
saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
                                      0.622                 inf         18.180
saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
                                      0.533                 inf         27.500
saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
                                      0.533                 inf         34.880
saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
                                      0.533                 inf         34.880
saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
                                      0.533                 inf         34.840

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
                                      0.178                 inf         19.670
saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
                                      0.178                 inf         29.180
saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
                                      0.577                 inf        375.400
saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
                                      0.666                 inf        454.100
saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
                                      0.844                 inf        607.000
saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
                                      0.178                 inf         38.450
saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
                                      0.178                 inf         38.440
saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
                                      1.021                 inf        752.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
                                      0.222                 inf         73.780
saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
                                      0.266                 inf         86.350
saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
                                      0.311                 inf        147.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
                                      0.400                 inf        223.300
saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
                                      0.488                 inf        299.400
saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
                                      0.222                 inf         38.430
saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
                                      0.355                 inf         77.250
saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
                                      0.488                 inf        116.100
saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
                                      0.622                 inf        153.500
saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
                                      0.888                 inf        231.900
saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
                                      1.154                 inf        310.600
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
                                      0.178                 inf         19.650
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
                                      0.178                 inf         29.170
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
                                      0.577                 inf        375.500
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
                                      0.666                 inf        454.400
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
                                      0.844                 inf        607.100
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
                                      0.222                 inf         57.040
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
                                      0.178                 inf         38.460
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
                                      1.021                 inf        754.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
                                      0.222                 inf         73.780
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
                                      0.311                 inf        112.600
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
                                      0.311                 inf        147.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
                                      0.400                 inf        187.300
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
                                      0.400                 inf        222.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
                                      0.488                 inf        262.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
                                      0.488                 inf        299.900
saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
                                      0.577                 inf        339.000
saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
                                      0.400                 inf         17.540
saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
                                      0.400                 inf         31.330
saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
                                      0.444                 inf         61.800
saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
                                      0.533                 inf        117.600
saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
                                      0.622                 inf        173.400
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
                                      1.687                 inf        403.900
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
                                      0.355                 inf         32.540
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
                                      0.355                 inf         65.720
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
                                      0.622                 inf        131.900
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
                                      1.154                 inf        266.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
                                      0.178                 inf         32.800
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
                                      0.222                 inf         63.390
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
                                      0.266                 inf         88.430
saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
                                      0.400                 inf        175.800


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
icc2_shell> set_app_options -name opt.common.user_instance_name_prefix -value clock
opt.common.user_instance_name_prefix clock
icc2_shell> source scripts/mcmm.tcl
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Information: Loading SDC version 2.1 file '/home/users/hungpt/icdesign/m3/lab04/inputs/i2c_master_top.sdc' (FILE-007)
Information: Loading SDC version 2.1 file '/home/users/hungpt/icdesign/m3/lab04/inputs/i2c_master_top.sdc' (FILE-007)
Warning: Redefining clock 'wb_clk_i'.  
        Previously defined at: /home/users/hungpt/icdesign/m3/lab04/inputs/i2c_master_top.sdc, line 8 (UIC-034)
1
icc2_shell> clock_opt -from build_clock -to build_clock
Information: Starting 'clock_opt -from build_clock -to build_clock' (FLW-8000)
Information: Time: 2024-05-15 19:53:36 / Session: 0.69 hr / Command: 0.00 hr / Memory: 1048 MB (FLW-8100)
Information: Timer using 1 threads
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-05-15 19:53:36 / Session: 0.69 hr / Command: 0.00 hr / Memory: 1048 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-05-15 19:53:36 / Session: 0.69 hr / Command: 0.00 hr / Memory: 1048 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = all
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2040 vias out of 3688 total vias.
Total 0.0600 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xa3783ed8): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xa3783ed8): 441
Total 0.0100 seconds to load 689 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7692, cell height 0.6000, cell area 0.4615 for total 689 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 153 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
Setting target skew for clock: wb_clk_i (mode func corner fast) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = fast, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = slow, mode = func)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN1 (func:slow)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.0234393
new cutoff lpd: 4.05033e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0295 / 0.0295)
corner=fast, tran factor=0.8849 (0.0261 / 0.0295)
ORB: Nominal = 0.0053281  Design MT = 0.475000  Target = 0.0295079 (5.538 nominal)  MaxRC = 0.020346
ORB: Fast Target = 0.009696 ( 1.820 nominal )
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Core Area = 21 X 21 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = wb_clk_i
 Clocks: 
     wb_clk_i (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 153
 Number of Gates = 0
 Number of Loads = 153
 Added 3 Repeaters (B: 3 I: 0). Built 1 Repeater Levels for driver wb_clk_i
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
 Phase delay: (max r/f: 0.016708/nan  min r/f: 0.016708/nan) : wb_clk_i
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.18 sec, cpu time is 0 hr : 0 min : 1.18 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
There are 3 buffers and 0 inverters added (total area 1.86) by Clock Tree Synthesis.
Information: 0 out of 3 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 3 out of 153, orientation changed without moving: 61
Clock sink displacement max = 0.600000 um, average = 0.011765 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'prer_reg_8_' snapped from (37.16, 32.80) (MX) to (37.16, 33.40) (R0) displacement = 0.600000 um.
Clock sink inst 'byte_controller/sr_reg[7]' snapped from (25.24, 32.80) (R180) to (25.24, 33.40) (R0) displacement = 0.600000 um.
Clock sink inst 'byte_controller/bit_controller/al_reg' snapped from (25.84, 26.80) (MX) to (25.84, 27.40) (R0) displacement = 0.600000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Total number of global routed clock nets: 4
Information: The run time for clock net global routing is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 714 nets, 4 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 712, routed nets = 4, across physical hierarchy nets = 0, parasitics cached nets = 4, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 298, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_fast (Mode func Corner fast)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.36     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 07_i2c_master_top_place_start; type: design; tot_drc_vio: 0; buf_ct: 3; buf_area: 1.864800; cell_area: 1.864800
start cto; name: func:wb_clk_i; type: clock; latency: 0.019436; gskew: 0.017509; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 3; buf_area: 1.864800; cell_area: 1.864800
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wb_clk_i mode: func root: wb_clk_i
Clock QoR Before DRC Optimization:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0166; ID = 0.0184; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 1.8648; ClockCellArea = 1.8648; ClockWireLen = 280.6610; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0175; ID = 0.0194; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 1.8648; ClockCellArea = 1.8648; ClockWireLen = 280.6610; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.43u 00:00:00.00s 00:00:01.43e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0166; ID = 0.0184; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 1.8648; ClockCellArea = 1.8648; ClockWireLen = 280.6610; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0175; ID = 0.0194; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 1.8648; ClockCellArea = 1.8648; ClockWireLen = 280.6610; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.44 sec, cpu time is 0 hr : 0 min : 1.44 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.44 sec, cpu time is 0 hr : 0 min : 1.44 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock wb_clk_i mode func corner:  fast         slow   
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: wb_clk_i mode: func root: wb_clk_i
Clock QoR Before Global latency and skew opt:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0166; ID = 0.0184; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 1.8648; ClockCellArea = 1.8648; ClockWireLen = 280.6610; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0175; ID = 0.0194; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 1.8648; ClockCellArea = 1.8648; ClockWireLen = 280.6610; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9998
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9995
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0000
        # The rest of flow speed up       =     1.0000

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9983

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.24u 00:00:00.00s 00:00:00.24e: 
Clock QoR After Global latency and skew opt:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Longest path:
  (0) 0.0005            0.0000          ZCTSBUF_3311_65/A
  (1) 0.0146            0.0140          ZCTSBUF_3311_65/X
  (2) 0.0149            0.0003          wb_inta_o_reg/CK
Shortest path:
  (0) 0.0002            0.0000          ctosc_gls_inst_824/A
  (1) 0.0119            0.0117          ctosc_gls_inst_824/X
  (2) 0.0132            0.0013          wb_dat_o_reg_7_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
Longest path:
  (0) 0.0006            0.0000          ZCTSBUF_3311_65/A
  (1) 0.0153            0.0147          ZCTSBUF_3311_65/X
  (2) 0.0156            0.0003          wb_inta_o_reg/CK
Shortest path:
  (0) 0.0002            0.0000          ctosc_gls_inst_824/A
  (1) 0.0124            0.0121          ctosc_gls_inst_824/X
  (2) 0.0138            0.0014          wb_dat_o_reg_7_/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock wb_clk_i mode func corner:  fast         slow   
-------------------------------------------------------------
Optimizing clock tree area
clock: wb_clk_i mode: func root: wb_clk_i

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0016

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          4
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.07u 00:00:00.00s 00:00:00.07e: 
Clock QoR After Area Recovery Resizing:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9984

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.08u 00:00:00.00s 00:00:00.08e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          4
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.13u 00:00:00.00s 00:00:00.13e: 
Clock QoR After Area Recovery Resizing:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wb_clk_i mode: func root: wb_clk_i
Clock QoR Before DRC Optimization:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0008

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0016; ID = 0.0149; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0018; ID = 0.0156; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
wb_clk_i     Yes     0.0138  0.0138  0.0138  0.0138   fast
wb_clk_i     Yes     0.0145  0.0145  0.0145  0.0145   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 713, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 3.1524; ClockCellArea = 3.1524; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 315, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Total power = 0.261939, Leakage = 0.000216, Internal = 0.159224, Switching = 0.102498
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.452222, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024349, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.457845, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.452222, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.024349, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.024676, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.452, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.452222, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isSetup: wns = 1.457845, unweighted tns = 0.000000
          isHold: wns = 0.024349, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 1.452222, unweighted tns = 0.000000
          isHold: wns = 0.024676, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     4
  # Seeds with valid budget                      4
  # Seeds with accepted implementation           4
  # NumCTCells changed                           0

  # Number of cells sized                        4
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995305
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.994896
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999931
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.000000
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.946069
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 85.54%
     Prepare moo/get initial QOR:                3.14%
     Commit/annotate budget:                     0.00%
     Solve runtime: 11.11% of which 7.52% is incremental-LP runtime
     Other:                                      0.21%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.999986
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.999976

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.442943, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.022738, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.448806, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.442943, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.023313, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.022738, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.443, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.023, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.442943, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 1.9092; ClockCellArea = 1.9092; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 1.9092; ClockCellArea = 1.9092; ClockWireLen = 312.4320; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.91 sec, cpu time is 0 hr : 0 min : 0.90 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    17 

No. doRoutes           =     8 
No. doUnroutes         =     4 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     8 
No. undoUnroutes       =     4 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   46  Alloctr   47  Proc 7748 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 7748 
Net statistics:
Total number of nets     = 715
Number of nets to route  = 5
4 nets are partially connected,
 of which 0 are detail routed and 4 are global routed.
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 4, Total Half Perimeter Wire Length (HPWL) 103 microns
HPWL   0 ~   50 microns: Net Count        4     Total HPWL          103 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7748 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.36     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   54  Proc 7748 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   54  Proc 7748 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 7748 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  121  Alloctr  122  Proc 7748 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  121  Alloctr  122  Proc 7748 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.01%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 303.94
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 6.73
Initial. Layer M3 wire length = 102.03
Initial. Layer M4 wire length = 172.43
Initial. Layer M5 wire length = 22.75
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 350
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 168
Initial. Via VIA34SQ_C count = 165
Initial. Via VIA45SQ count = 12
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  121  Alloctr  122  Proc 7748 

Congestion utilization per direction:
Average vertical track utilization   =  0.49 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.44 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used  120  Alloctr  121  Proc 7748 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   78  Alloctr   79  Proc 7748 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 5 flat clock tree nets.
There are 4 non-sink instances (total area 1.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 1.91).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:05.81u 00:00:00.00s 00:00:05.83e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-05-15 19:53:42 / Session: 0.69 hr / Command: 0.00 hr / Memory: 1701 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 715 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 713, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   253 s (  0.07 hr )  ELAPSE:  2498 s (  0.69 hr )  MEM-PEAK:  1701 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:   253 s (  0.07 hr )  ELAPSE:  2499 s (  0.69 hr )  MEM-PEAK:  1701 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164       319.90        693          7        138
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 105473.164       319.90        693
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   257 s (  0.07 hr )  ELAPSE:  2503 s (  0.70 hr )  MEM-PEAK:  1701 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:41:42     0.000     0.000   319.902     0.000     0.000         7       138         0     0.000      1701 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x934b07e0): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x934b07e0): 1156
Total 0.0100 seconds to load 693 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 0.7694, cell height 0.6000, cell area 0.4616 for total 693 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Core Area = 21 X 21 ()
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701

Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Core Area = 21 X 21 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Zbuf: Gathering all scenarios
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-05-15 19:53:50 / Session: 0.70 hr / Command: 0.00 hr / Memory: 1701 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1701
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 72 total shapes.
Layer M2: cached 0 shapes out of 63 total shapes.
Cached 2040 vias out of 4038 total vias.
Total 0.0600 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x93c0edc8): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x93c0edc8): 441
Total 0.0100 seconds to load 693 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 0.7694, cell height 0.6000, cell area 0.4616 for total 693 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x28DE5B6D (loc)  0xFC70EFE9 (lcell)  0xC734A94C (name), 0x62DBE693 (net)
Clock tree checksums = 0x8C3BD29E (loc)  0x9972A35 (lcell)  0x2EE8304F (term), 0x1611D2CD (net)  0x7A479B79 (netLen)
Opt checksum: Placement checksums = 678e837f (loc) fc70efe9 (lcell) c734a94c (name) 62dbe693 (net) 47189f69 (graph) 0 (slack) 0 (para) f74c96ff (datamap) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 306, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_fast (Mode func Corner fast)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.36     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 07_i2c_master_top_place_start; type: design; name: 07_i2c_master_top_place_start; type: design; tot_drc_vio: 0; buf_ct: 4; buf_area: 1.909200; cell_area: 1.909200
start cto; name: func:wb_clk_i; type: clock; name: func:wb_clk_i; type: clock; latency: 0.031414; gskew: 0.009537; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 4; buf_area: 1.909200; cell_area: 1.909200
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wb_clk_i mode: func root: wb_clk_i
Clock QoR Before DRC Optimization:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0093; ID = 0.0301; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 1.9092; ClockCellArea = 1.9092; ClockWireLen = 313.3440; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0095; ID = 0.0314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 1.9092; ClockCellArea = 1.9092; ClockWireLen = 313.3440; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.34u 00:00:00.00s 00:00:01.34e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: wb_clk_i, Mode: func, Root: wb_clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0093; ID = 0.0301; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 1.9092; ClockCellArea = 1.9092; ClockWireLen = 313.3440; Clock = wb_clk_i; Mode = func; Corner = fast; ClockRoot = wb_clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0095; ID = 0.0314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 1.9092; ClockCellArea = 1.9092; ClockWireLen = 313.3440; Clock = wb_clk_i; Mode = func; Corner = slow; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.35 sec, cpu time is 0 hr : 0 min : 1.35 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.35 sec, cpu time is 0 hr : 0 min : 1.35 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 713, across physical hierarchy nets = 0, parasitics cached nets = 713, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func_fast pathgroup **clock_gating_default**
Target path group: scenario func_slow pathgroup **clock_gating_default**
Information: CCD will use corner slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 306, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.257473, Leakage = 0.000211, Internal = 0.154181, Switching = 0.103082
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.442662, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.022939, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.448543, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.442662, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.023476, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.022939, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.443, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.023, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.442662, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isSetup: wns = 1.448543, unweighted tns = 0.000000
          isHold: wns = 0.023476, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 1.442662, unweighted tns = 0.000000
          isHold: wns = 0.022939, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000000
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999984
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS4
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.442662, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.022939, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.448543, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.442662, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.023476, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.022939, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.443, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.023, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.442662, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.39 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   46  Alloctr   47  Proc 7828 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 7828 
Net statistics:
Total number of nets     = 715
Number of nets to route  = 5
7 nets are fully connected,
 of which 2 are detail routed and 5 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7828 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.36     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   54  Proc 7828 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   54  Proc 7828 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 7828 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   53  Alloctr   54  Proc 7828 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  121  Alloctr  122  Proc 7828 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 303.94
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 6.73
Initial. Layer M3 wire length = 102.03
Initial. Layer M4 wire length = 172.43
Initial. Layer M5 wire length = 22.75
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 350
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 168
Initial. Via VIA34SQ_C count = 165
Initial. Via VIA45SQ count = 12
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  121  Alloctr  122  Proc 7828 

Congestion utilization per direction:
Average vertical track utilization   =  0.49 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.44 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used  120  Alloctr  121  Proc 7828 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   78  Alloctr   79  Proc 7828 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 72 total shapes.
Layer M2: cached 0 shapes out of 63 total shapes.
Cached 2040 vias out of 4038 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 85 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          693        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    693
number of references:                85
number of site rows:                 67
number of locations attempted:    14675
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         689 (7162 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.052 um ( 0.09 row height)
rms weighted cell displacement:   0.052 um ( 0.09 row height)
max cell displacement:            0.605 um ( 1.01 row height)
avg cell displacement:            0.007 um ( 0.01 row height)
avg weighted cell displacement:   0.007 um ( 0.01 row height)
number of cells moved:               28
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: byte_controller/bit_controller/U184 (SAEDRVT14_NR2_MM_0P5)
  Input location: (26.28,27.4)
  Legal location: (26.354,28)
  Displacement:   0.605 um ( 1.01 row height)
Cell: byte_controller/bit_controller/U206 (SAEDRVT14_INV_S_1)
  Input location: (38.194,33.4)
  Legal location: (38.194,32.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: byte_controller/U67 (SAEDRVT14_OAI21_0P5)
  Input location: (26.576,33.4)
  Legal location: (26.576,34)
  Displacement:   0.600 um ( 1.00 row height)
Cell: byte_controller/U61 (SAEDRVT14_OAI21_0P5)
  Input location: (26.132,33.4)
  Legal location: (26.132,34)
  Displacement:   0.600 um ( 1.00 row height)
Cell: byte_controller/U63 (SAEDRVT14_OAI21_0P5)
  Input location: (25.688,33.4)
  Legal location: (25.688,34)
  Displacement:   0.600 um ( 1.00 row height)
Cell: byte_controller/U64 (SAEDRVT14_INV_1)
  Input location: (25.392,33.4)
  Legal location: (25.392,34)
  Displacement:   0.600 um ( 1.00 row height)
Cell: prer_reg_8_ (SAEDRVT14_FDPSBQ_0P5)
  Input location: (37.158,33.4)
  Legal location: (37.602,33.4)
  Displacement:   0.444 um ( 0.74 row height)
Cell: byte_controller/bit_controller/U209 (SAEDRVT14_INV_S_1)
  Input location: (39.23,33.4)
  Legal location: (39.452,33.4)
  Displacement:   0.222 um ( 0.37 row height)
Cell: U215 (SAEDRVT14_AO221_0P5)
  Input location: (36.196,33.4)
  Legal location: (35.974,33.4)
  Displacement:   0.222 um ( 0.37 row height)
Cell: U209 (SAEDRVT14_AO221_0P5)
  Input location: (37.01,33.4)
  Legal location: (36.788,33.4)
  Displacement:   0.222 um ( 0.37 row height)

 Successfully legalize placement.
************************************************************
* CTS STEP: Summary report
************************************************************
There are 5 flat clock tree nets.
There are 4 non-sink instances (total area 1.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 1.91).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:03.26u 00:00:00.00s 00:00:03.27e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 715 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x93c0ebd0): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x93c0ebd0): 441
Total 0.0000 seconds to load 693 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 0.7694, cell height 0.6000, cell area 0.4616 for total 693 placed and application fixed cells
Information: Current block utilization is '0.19770', effective utilization is '0.19804'. (OPT-055)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 713, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:41:49     0.000     0.000   319.902     0.000     0.000         7       138         0     0.000      1781 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-05-15 19:53:53 / Session: 0.70 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1781

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        319.90   105473.16         693              0.70      1781
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.114989175933  9.863460298031  6.078181864085  2.744208641123  8.318128404907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.973271457490  2.700179333082  3.840419364440  3.750206753169  7.663461642299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.344973714640  5.867630621823  7.173853685364  9.669819699761  7.591490147087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.284255895051  4.570777543264  5.624837108820  7.826857953678  4.759146218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.496588138503  9.584593359957  2.041786687119  3.921160567338  0.650491482345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.617630571620  8.244494684768  3.504839005451  1.682716712888  7.173446518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.659869515777  1.017062933714  5.811578966269  5.826730583342  4.349396092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.814660783914  1.265331942401  0.417729613533  1.833872165081  6.448560537188
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 715 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 713, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164       319.90        693          7        138
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 105473.164       319.90        693

Clock-opt command complete                CPU:   264 s (  0.07 hr )  ELAPSE:  2510 s (  0.70 hr )  MEM-PEAK:  1781 MB
Clock-opt command statistics  CPU=11 sec (0.00 hr) ELAPSED=11 sec (0.00 hr) MEM-PEAK=1.739 GB


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2024-05-15 19:53:54 / Session: 0.70 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to build_clock' (FLW-8001)
Information: Time: 2024-05-15 19:53:54 / Session: 0.70 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)
1
icc2_shell> 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
icc2_shell> set_app_option -name time.snapshot_storage_location -value "./"
time.snapshot_storage_location ./
icc2_shell> create_qor_snapshot -name clock_pre_route > reports/clock_pre_route.qor_snapshot.rpt
icc2_shell> report_qor > reports/clock_pre_route.qor
icc2_shell> report_constraints -all_violators > reports/clock_pre_route.con
icc2_shell> report_timing -capacitance -transistion_time -input_pins -nets -delay_type min > reports/clock_pre_route.min.tim
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type min > reports/clock_pre_route.min.tim
icc2_shell> set_app_options -name opt.common.user_instance_name_prefix -value clock
opt.common.user_instance_name_prefix clock
icc2_shell> clock_opt -from route_clock -to final_opto
Information: Starting 'clock_opt -from route_clock -to final_opto' (FLW-8000)
Information: Time: 2024-05-15 20:07:21 / Session: 0.92 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-05-15 20:07:21 / Session: 0.92 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-05-15 20:07:21 / Session: 0.92 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   46  Alloctr   47  Proc 7829 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 7829 
Net statistics:
Total number of nets     = 715
Number of nets to route  = 5
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 77 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           22 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           54 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.36     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   54  Proc 7829 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   54  Proc 7829 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   54  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  230  Alloctr  230  Proc 7829 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  230  Proc 7829 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 303.94
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 6.73
Initial. Layer M3 wire length = 102.03
Initial. Layer M4 wire length = 172.43
Initial. Layer M5 wire length = 22.75
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 350
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 168
Initial. Via VIA34SQ_C count = 165
Initial. Via VIA45SQ count = 12
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 20:07:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  230  Proc 7829 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 305.69
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 6.73
phase1. Layer M3 wire length = 102.56
phase1. Layer M4 wire length = 173.64
phase1. Layer M5 wire length = 22.75
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 350
phase1. Via VIA12SQ_C count = 5
phase1. Via VIA23SQ_C count = 168
phase1. Via VIA34SQ_C count = 165
phase1. Via VIA45SQ count = 12
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed May 15 20:07:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  230  Proc 7829 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 305.69
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 6.73
phase2. Layer M3 wire length = 102.56
phase2. Layer M4 wire length = 173.64
phase2. Layer M5 wire length = 22.75
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 350
phase2. Via VIA12SQ_C count = 5
phase2. Via VIA23SQ_C count = 168
phase2. Via VIA34SQ_C count = 165
phase2. Via VIA45SQ count = 12
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  230  Proc 7829 

Congestion utilization per direction:
Average vertical track utilization   =  0.34 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization = 36.36 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  228  Alloctr  229  Proc 7829 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   78  Alloctr   80  Proc 7829 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   43  Alloctr   44  Proc 7829 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 210 of 602


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   44  Alloctr   45  Proc 7829 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   44  Alloctr   45  Proc 7829 

Number of wires with overlap after iteration 1 = 119 of 463


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 74           VIA12SQ_C: 5
Number of M3 wires: 240                  VIA23SQ_C: 190
Number of M4 wires: 138                  VIA34SQ_C: 178
Number of M5 wires: 11           VIA45SQ: 14
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 463               vias: 387

Total M1 wire length: 0.0
Total M2 wire length: 12.9
Total M3 wire length: 112.0
Total M4 wire length: 170.7
Total M5 wire length: 23.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 319.1

Longest M1 wire length: 0.0
Longest M2 wire length: 1.0
Longest M3 wire length: 4.3
Longest M4 wire length: 16.8
Longest M5 wire length: 7.3
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   42  Alloctr   44  Proc 7829 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used   57  Alloctr   59  Proc 7829 
Total number of nets = 715, of which 0 are not extracted
Total number of open nets = 708, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 100 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  57/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 3
Routed  59/100 Partitions, Violations = 6
Routed  60/100 Partitions, Violations = 6
Routed  61/100 Partitions, Violations = 6
Routed  62/100 Partitions, Violations = 10
Routed  63/100 Partitions, Violations = 10
Routed  64/100 Partitions, Violations = 10
Routed  65/100 Partitions, Violations = 10
Routed  66/100 Partitions, Violations = 13
Routed  67/100 Partitions, Violations = 17
Routed  68/100 Partitions, Violations = 17
Routed  69/100 Partitions, Violations = 18
Routed  70/100 Partitions, Violations = 18
Routed  71/100 Partitions, Violations = 12
Routed  72/100 Partitions, Violations = 14
Routed  73/100 Partitions, Violations = 14
Routed  74/100 Partitions, Violations = 11
Routed  75/100 Partitions, Violations = 11
Routed  76/100 Partitions, Violations = 10
Routed  77/100 Partitions, Violations = 10
Routed  78/100 Partitions, Violations = 10
Routed  79/100 Partitions, Violations = 10
Routed  80/100 Partitions, Violations = 10
Routed  81/100 Partitions, Violations = 10
Routed  82/100 Partitions, Violations = 9
Routed  83/100 Partitions, Violations = 6
Routed  84/100 Partitions, Violations = 6
Routed  85/100 Partitions, Violations = 5
Routed  86/100 Partitions, Violations = 5
Routed  87/100 Partitions, Violations = 5
Routed  88/100 Partitions, Violations = 5
Routed  89/100 Partitions, Violations = 5
Routed  90/100 Partitions, Violations = 5
Routed  91/100 Partitions, Violations = 3
Routed  92/100 Partitions, Violations = 3
Routed  93/100 Partitions, Violations = 3
Routed  94/100 Partitions, Violations = 3
Routed  95/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0
Routed  97/100 Partitions, Violations = 0
Routed  98/100 Partitions, Violations = 1
Routed  99/100 Partitions, Violations = 1
Routed  100/100 Partitions, Violations =        1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Less than minimum area : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 7829 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 1] Total (MB): Used  116  Alloctr  117  Proc 7829 

End DR iteration 1 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used   73  Alloctr   73  Proc    0 
[DRC CHECK] Total (MB): Used  116  Alloctr  117  Proc 7829 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   43  Alloctr   44  Proc 7829 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   43  Alloctr   44  Proc 7829 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    414 micron
Total Number of Contacts =             334
Total Number of Wires =                469
Total Number of PtConns =              98
Total Number of Routed Wires =       469
Total Routed Wire Length =           330 micron
Total Number of Routed Contacts =       334
        Layer             M1 :          0 micron
        Layer             M2 :         25 micron
        Layer             M3 :        210 micron
        Layer             M4 :        158 micron
        Layer             M5 :         21 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via     VIA45SQ(rot) :         10
        Via        VIA34SQ_C :        151
        Via          VIA34SQ :          1
        Via        VIA23SQ_C :         48
        Via   VIA23SQ_C(rot) :        118
        Via          VIA23SQ :          1
        Via        VIA12SQ_C :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 334 vias)
 
    Layer VIA1       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA2       =  0.00% (0      / 167     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (167     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 334 vias)
 
    Layer VIA1       =  0.00% (0      / 5       vias)
    Layer VIA2       =  0.00% (0      / 167     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 334 vias)
 
    Layer VIA1       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA2       =  0.00% (0      / 167     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (167     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 

Total number of nets = 715
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-05-15 20:07:23 / Session: 0.92 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2024-05-15 20:07:23 / Session: 0.92 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-05-15 20:07:23 / Session: 0.92 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 715 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 713, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 713, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   370 s (  0.10 hr )  ELAPSE:  3319 s (  0.92 hr )  MEM-PEAK:  1781 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 857 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   370 s (  0.10 hr )  ELAPSE:  3319 s (  0.92 hr )  MEM-PEAK:  1781 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 105473.164       319.90        693          7        138
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 105473.164       319.90        693
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   374 s (  0.10 hr )  ELAPSE:  3323 s (  0.92 hr )  MEM-PEAK:  1781 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xa39ed7a0): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xa39ed7a0): 1156
Total 0.0100 seconds to load 693 cell instances into cellmap
Moveable cells: 689; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 708 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 713 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7694, cell height 0.6000, cell area 0.4616 for total 693 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (101/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        319.90   105473.16         693              0.92      1781
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        322.21   106870.13         708              0.92      1781
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        322.21   106857.66         708              0.92      1781
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00007899 cumPct:    89.23 estdown: 0.00000954 cumUp:   52 numDown:  185 status= valid
Knee-Processing :  cumEst: 0.00008512 cumPct:    96.15 estdown: 0.00000341 cumUp:  122 numDown:  115 status= valid
Knee-Processing :  cumEst: 0.00008767 cumPct:    99.03 estdown: 0.00000086 cumUp:  184 numDown:   53 status= valid
Knee-Processing :  cumEst: 0.00008853 cumPct:   100.00 estdown: 0.00000000 cumUp:  550 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00334395 cumPct:    99.72 estdown: 0.00000954 cumUp:   47 numDown:  185 status= valid
Knee-Processing :  cumEst: 0.00335008 cumPct:    99.90 estdown: 0.00000341 cumUp:  117 numDown:  115 status= valid
Knee-Processing :  cumEst: 0.00335349 cumPct:   100.00 estdown: 0.00000000 cumUp:  550 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         -        322.21   106857.66         708              0.92      1781
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00007076 cumPct:    88.12 estdown: 0.00000954 cumUp:   47 numDown:  185 status= valid
Knee-Processing :  cumEst: 0.00007688 cumPct:    95.75 estdown: 0.00000341 cumUp:  117 numDown:  115 status= valid
Knee-Processing :  cumEst: 0.00007944 cumPct:    98.93 estdown: 0.00000086 cumUp:  179 numDown:   53 status= valid
Knee-Processing :  cumEst: 0.00008029 cumPct:   100.00 estdown: 0.00000000 cumUp:  550 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 30000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xd01b7650): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xd01b7650): 441
Total 0.0000 seconds to load 708 cell instances into cellmap
Moveable cells: 704; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 736 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 741 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7665, cell height 0.6000, cell area 0.4599 for total 708 placed and application fixed cells
Information: Current block utilization is '0.20130', effective utilization is '0.20159'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Snapped 704 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7829 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   43  Alloctr   43  Proc    0 
[End of Read DB] Total (MB): Used   50  Alloctr   51  Proc 7829 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 7829 
Net statistics:
Total number of nets     = 730
Number of nets to route  = 721
9 nets are fully connected,
 of which 9 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 721, Total Half Perimeter Wire Length (HPWL) 3680 microns
HPWL   0 ~   50 microns: Net Count      717     Total HPWL         3441 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          239 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.37     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   54  Proc 7829 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   54  Proc 7829 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   54  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  158  Alloctr  158  Proc 7829 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  158  Alloctr  159  Proc 7829 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     5 Max = 2 GRCs =     5 (0.02%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Dmd-Cap  =     4 Max = 2 (GRCs =  2) GRCs =     4 (0.04%)
Initial. Both Dirs: Overflow =   255 Max = 7 GRCs =   258 (1.26%)
Initial. H routing: Overflow =    81 Max = 5 (GRCs =  1) GRCs =   100 (0.98%)
Initial. V routing: Overflow =   173 Max = 7 (GRCs =  1) GRCs =   158 (1.55%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   168 Max = 7 (GRCs =  1) GRCs =   144 (1.41%)
Initial. M3         Overflow =    81 Max = 5 (GRCs =  1) GRCs =   100 (0.98%)
Initial. M4         Overflow =     5 Max = 2 (GRCs =  1) GRCs =    14 (0.14%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3710.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1135.70
Initial. Layer M3 wire length = 1737.41
Initial. Layer M4 wire length = 784.44
Initial. Layer M5 wire length = 52.93
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4378
Initial. Via VIA12SQ_C count = 1743
Initial. Via VIA23SQ_C count = 2164
Initial. Via VIA34SQ_C count = 451
Initial. Via VIA45SQ count = 20
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 20:07:35 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  158  Alloctr  159  Proc 7829 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. Both Dirs: Overflow =    21 Max = 2 GRCs =    19 (0.09%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    21 Max = 2 (GRCs =  4) GRCs =    19 (0.19%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    20 Max = 2 (GRCs =  4) GRCs =    18 (0.18%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3821.63
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1146.46
phase1. Layer M3 wire length = 1734.89
phase1. Layer M4 wire length = 852.68
phase1. Layer M5 wire length = 87.59
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4490
phase1. Via VIA12SQ_C count = 1743
phase1. Via VIA23SQ_C count = 2155
phase1. Via VIA34SQ_C count = 539
phase1. Via VIA45SQ count = 53
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  158  Alloctr  159  Proc 7829 

Congestion utilization per direction:
Average vertical track utilization   =  3.22 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization =  2.80 %
Peak    horizontal track utilization = 72.73 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Global Routing] Total (MB): Used  157  Alloctr  158  Proc 7829 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -43  Alloctr  -43  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7829 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 1.11% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 5.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.20 to 0.20. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293224 (5.503 nominal)  MaxRC = 0.020200
ORB: Fast Target = 0.009619 ( 1.805 nominal )
nplLib: default vr hor dist = 346
nplLib: default vr ver dist = 346
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        false               
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
****** eLpp weights (with caps)
Number of nets: 728, of which 723 non-clock nets
Number of nets with 0 toggle rate: 219
Max toggle rate = 1, average toggle rate = 0.0199124
Max non-clock toggle rate = 0.153524
eLpp weight range = (0, 8.22731)
*** 15 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 728
Amt power = 0.1
Non-default weight range: (0.9, 5.72273)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_fast
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.27784e+07
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 550 out of 707 cells, ratio = 0.777935
Total displacement = 345.253693(um)
Max displacement = 3.324400(um), byte_controller/bit_controller/U150 (20.138000, 25.000000, 6) => (22.481899, 24.019501, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.18(um)
  0 ~  20% cells displacement <=      0.27(um)
  0 ~  30% cells displacement <=      0.33(um)
  0 ~  40% cells displacement <=      0.42(um)
  0 ~  50% cells displacement <=      0.50(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.73(um)
  0 ~  80% cells displacement <=      0.88(um)
  0 ~  90% cells displacement <=      1.24(um)
  0 ~ 100% cells displacement <=      3.32(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 730 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 728, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9c08c6c0): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x9c08c6c0): 1156
Total 0.0100 seconds to load 708 cell instances into cellmap, 551 cells are off site row
Moveable cells: 704; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 736 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 741 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7665, cell height 0.6000, cell area 0.4599 for total 708 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Number of Site types in the design = 1
INFO: total number of constant pins: 3
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 3
Added 0 tie-hi cells
Added 3 tie-low cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         -        325.63   103220.12         708              0.93      1781
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x94062540): 441
INFO: creating 21(r) x 21(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x94062540): 441
Total 0.0100 seconds to load 708 cell instances into cellmap, 548 cells are off site row
Moveable cells: 704; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 737 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 742 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7665, cell height 0.6000, cell area 0.4599 for total 708 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 68 total shapes.
Layer M2: cached 0 shapes out of 97 total shapes.
Cached 2040 vias out of 4022 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 84 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          708        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    708
number of references:                84
number of site rows:                 67
number of locations attempted:    16334
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         704 (7291 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.126 um ( 0.21 row height)
rms weighted cell displacement:   0.126 um ( 0.21 row height)
max cell displacement:            0.600 um ( 1.00 row height)
avg cell displacement:            0.076 um ( 0.13 row height)
avg weighted cell displacement:   0.076 um ( 0.13 row height)
number of cells moved:              550
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: clockoptlc_1350 (SAEDRVT14_TIE0_4)
  Input location: (27.76,22.6)
  Legal location: (27.76,22)
  Displacement:   0.600 um ( 1.00 row height)
Cell: byte_controller/U3 (SAEDRVT14_TIE0_V1_2)
  Input location: (24.9456,36.7484)
  Legal location: (25.318,37)
  Displacement:   0.449 um ( 0.75 row height)
Cell: byte_controller/bit_controller/sub_258/U19 (SAEDRVT14_ND2_CDC_1)
  Input location: (41.2909,22.3576)
  Legal location: (41.302,22)
  Displacement:   0.358 um ( 0.60 row height)
Cell: U207 (SAEDRVT14_AOI21_0P5)
  Input location: (25.6959,36.7287)
  Legal location: (25.762,36.4)
  Displacement:   0.335 um ( 0.56 row height)
Cell: byte_controller/U97 (SAEDRVT14_INV_1)
  Input location: (29.8354,40.8951)
  Legal location: (29.98,40.6)
  Displacement:   0.329 um ( 0.55 row height)
Cell: U247 (SAEDRVT14_INV_S_0P5)
  Input location: (30.3713,40.8806)
  Legal location: (30.35,41.2)
  Displacement:   0.320 um ( 0.53 row height)
Cell: byte_controller/placectmTdsLR_1_16 (SAEDRVT14_INV_0P5)
  Input location: (25.9915,36.1179)
  Legal location: (25.984,35.8)
  Displacement:   0.318 um ( 0.53 row height)
Cell: byte_controller/U17 (SAEDRVT14_AOI21_0P5)
  Input location: (21.8883,37.2949)
  Legal location: (21.988,37)
  Displacement:   0.311 um ( 0.52 row height)
Cell: byte_controller/bit_controller/U161 (SAEDRVT14_NR2_MM_1)
  Input location: (24.0085,27.0917)
  Legal location: (23.986,27.4)
  Displacement:   0.309 um ( 0.52 row height)
Cell: U260 (SAEDRVT14_INV_S_0P5)
  Input location: (36.1089,36.0917)
  Legal location: (36.122,36.4)
  Displacement:   0.309 um ( 0.51 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 549 out of 707 cells, ratio = 0.776520
Total displacement = 90.617401(um)
Max displacement = 0.600000(um), clockoptlc_1350 (27.760000, 22.600000, 0) => (27.760000, 22.600000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.04(um)
  0 ~  20% cells displacement <=      0.07(um)
  0 ~  30% cells displacement <=      0.09(um)
  0 ~  40% cells displacement <=      0.12(um)
  0 ~  50% cells displacement <=      0.15(um)
  0 ~  60% cells displacement <=      0.19(um)
  0 ~  70% cells displacement <=      0.23(um)
  0 ~  80% cells displacement <=      0.26(um)
  0 ~  90% cells displacement <=      0.30(um)
  0 ~ 100% cells displacement <=      0.60(um)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 730 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 728, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xabe25c20): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xabe25c20): 1156
Total 0.0000 seconds to load 708 cell instances into cellmap
Moveable cells: 704; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 737 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 742 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7665, cell height 0.6000, cell area 0.4599 for total 708 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        325.63   103278.80         708              0.93      1781

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -        325.63   103278.80         708              0.93      1781
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7829 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Read DB] Total (MB): Used   49  Alloctr   50  Proc 7829 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 7829 
Net statistics:
Total number of nets     = 730
Number of nets to route  = 723
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 723, Total Half Perimeter Wire Length (HPWL) 3694 microns
HPWL   0 ~   50 microns: Net Count      719     Total HPWL         3455 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          239 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   55  Proc 7829 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   55  Proc 7829 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  230  Alloctr  231  Proc 7829 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     4 Max = 3 GRCs =     4 (0.02%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     4 Max = 3 (GRCs =  1) GRCs =     4 (0.04%)
Initial. Both Dirs: Overflow =   190 Max = 7 GRCs =   192 (0.94%)
Initial. H routing: Overflow =    48 Max = 3 (GRCs =  4) GRCs =    71 (0.70%)
Initial. V routing: Overflow =   142 Max = 7 (GRCs =  1) GRCs =   121 (1.19%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   135 Max = 7 (GRCs =  1) GRCs =   114 (1.12%)
Initial. M3         Overflow =    48 Max = 3 (GRCs =  4) GRCs =    71 (0.70%)
Initial. M4         Overflow =     7 Max = 2 (GRCs =  3) GRCs =     7 (0.07%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3711.88
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1211.08
Initial. Layer M3 wire length = 1633.64
Initial. Layer M4 wire length = 733.80
Initial. Layer M5 wire length = 133.36
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4402
Initial. Via VIA12SQ_C count = 1787
Initial. Via VIA23SQ_C count = 2197
Initial. Via VIA34SQ_C count = 390
Initial. Via VIA45SQ count = 28
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 20:07:38 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     7 Max = 5 GRCs =     4 (0.02%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     7 Max = 5 (GRCs =  1) GRCs =     4 (0.04%)
phase1. Both Dirs: Overflow =   127 Max = 8 GRCs =   111 (0.54%)
phase1. H routing: Overflow =    10 Max = 3 (GRCs =  1) GRCs =    22 (0.22%)
phase1. V routing: Overflow =   116 Max = 8 (GRCs =  1) GRCs =    89 (0.87%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   116 Max = 8 (GRCs =  1) GRCs =    89 (0.87%)
phase1. M3         Overflow =    10 Max = 3 (GRCs =  1) GRCs =    22 (0.22%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3763.62
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1202.19
phase1. Layer M3 wire length = 1609.48
phase1. Layer M4 wire length = 773.41
phase1. Layer M5 wire length = 178.55
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4492
phase1. Via VIA12SQ_C count = 1787
phase1. Via VIA23SQ_C count = 2199
phase1. Via VIA34SQ_C count = 450
phase1. Via VIA45SQ count = 56
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed May 15 20:07:38 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    25 Max = 2 GRCs =    27 (0.13%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =    25 Max = 2 (GRCs =  4) GRCs =    27 (0.26%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    25 Max = 2 (GRCs =  4) GRCs =    27 (0.26%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3788.40
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1212.59
phase2. Layer M3 wire length = 1608.22
phase2. Layer M4 wire length = 779.52
phase2. Layer M5 wire length = 188.06
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4526
phase2. Via VIA12SQ_C count = 1787
phase2. Via VIA23SQ_C count = 2210
phase2. Via VIA34SQ_C count = 463
phase2. Via VIA45SQ count = 66
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed May 15 20:07:38 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    23 Max = 2 GRCs =    24 (0.12%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =    23 Max = 2 (GRCs =  4) GRCs =    24 (0.24%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    23 Max = 2 (GRCs =  4) GRCs =    24 (0.24%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3787.75
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 1210.23
phase3. Layer M3 wire length = 1610.41
phase3. Layer M4 wire length = 779.04
phase3. Layer M5 wire length = 188.06
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4529
phase3. Via VIA12SQ_C count = 1787
phase3. Via VIA23SQ_C count = 2214
phase3. Via VIA34SQ_C count = 462
phase3. Via VIA45SQ count = 66
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 

Congestion utilization per direction:
Average vertical track utilization   =  3.16 %
Peak    vertical track utilization   = 77.78 %
Average horizontal track utilization =  2.76 %
Peak    horizontal track utilization = 81.82 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  229  Alloctr  230  Proc 7829 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -42  Alloctr  -43  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7829 
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 730 nets, 723 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 728, routed nets = 728, across physical hierarchy nets = 0, parasitics cached nets = 728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 103259.852
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 103259.852
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 103259.852       325.63        708          7        140
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 103259.852       325.63        708

Clock-opt Global-routing complete         CPU:   385 s (  0.11 hr )  ELAPSE:  3335 s (  0.93 hr )  MEM-PEAK:  1781 MB

Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_fast (Mode func Corner fast)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         1        325.63   103259.85         708              0.93      1781

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         1        325.63   103259.85         708              0.93      1781
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_cell_relocation = all
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.017285, elapsed 0.017307, speed up 0.998729.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 569), data (VR 0, GR 3724, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 530 total shapes.
Layer M2: cached 0 shapes out of 1715 total shapes.
Cached 2040 vias out of 8551 total vias.
Number of Site types in the design = 1
Total power = 0.236681, Leakage = 0.000207, Internal = 0.153669, Switching = 0.082806
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.370966, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024155, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
    Scenario func_fast
       Path Group wb_clk_i  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group wb_clk_i  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group wb_clk_i  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group wb_clk_i  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.371, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0009

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.370966, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024155, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
    Scenario func_fast
       Path Group wb_clk_i  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group wb_clk_i  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group wb_clk_i  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group wb_clk_i  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.371, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.370966, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024155, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
    Scenario func_fast
       Path Group wb_clk_i  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group wb_clk_i  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group wb_clk_i  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group wb_clk_i  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.371, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.272069, elapsed 0.272854, speed up 0.997123.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        325.59   103301.85         708              0.93      1781
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_cell_relocation = all
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.037390, elapsed 0.037495, speed up 0.997200.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 569), data (VR 0, GR 3724, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 0.236681, Leakage = 0.000207, Internal = 0.153669, Switching = 0.082806
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.370966, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024155, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.371, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.370966, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isSetup: wns = 1.386124, unweighted tns = 0.000000
          isHold: wns = 0.024155, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 1.370966, unweighted tns = 0.000000
          isHold: wns = 0.024611, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000000
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.000000
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999963

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.370966, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024155, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.386124, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.024155, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.024611, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.371, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.370966, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              3
  # Valid linear regressions                     3
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           3
  # NumCTCells changed                           0

  # Number of cells sized                        3
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.999997
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999983
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999960
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.000000
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.000000
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 87.62%
     Prepare moo/get initial QOR:                2.96%
     Commit/annotate budget:                     2.98%
     Solve runtime: 6.28% of which 2.14% is incremental-LP runtime
     Other:                                      0.16%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.000000
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.999975

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.370966, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.025196, TNHS = 0.000000, NHVP = 0

    Scenario func_fast  WNS = 1.387295, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1.370966, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.025196, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.025711, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.371, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.025, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=1.370966, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.731694, elapsed 0.732426, speed up 0.999001.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0        325.32   102550.70         708              0.93      1781
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        325.32   102651.69         708              0.93      1781
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00350573 cumPct:    99.93 estdown: 0.00000249 cumUp:   20 numDown:   93 status= valid
Knee-Processing :  cumEst: 0.00350821 cumPct:   100.00 estdown: 0.00000000 cumUp:  550 numDown:    0 status= valid
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0        325.32   102651.69         708              0.93      1781
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00001608 cumPct:    86.60 estdown: 0.00000249 cumUp:   20 numDown:   93 status= valid
Knee-Processing :  cumEst: 0.00001771 cumPct:    95.39 estdown: 0.00000086 cumUp:   60 numDown:   53 status= valid
Knee-Processing :  cumEst: 0.00001856 cumPct:   100.00 estdown: 0.00000000 cumUp:  550 numDown:    0 status= valid

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        325.32   100660.49         708              0.93      1781
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0        325.32   100660.49         708              0.93      1781
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0        325.50   100719.78         709              0.93      1781

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        325.50   100719.78         709              0.93      1781
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0        325.50   100719.78         709              0.93      1781


Clock-opt route preserve complete         CPU:   392 s (  0.11 hr )  ELAPSE:  3341 s (  0.93 hr )  MEM-PEAK:  1781 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 552 total shapes.
Layer M2: cached 0 shapes out of 1729 total shapes.
Cached 2040 vias out of 8595 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          705        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    705
number of references:                81
number of site rows:                 67
number of locations attempted:    15461
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         701 (7278 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.011 um ( 0.02 row height)
rms weighted cell displacement:   0.011 um ( 0.02 row height)
max cell displacement:            0.370 um ( 0.62 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: clockgre_a_INV_122_inst_1353 (SAEDRVT14_INV_0P5)
  Input location: (36.344,32.2)
  Legal location: (36.714,32.2)
  Displacement:   0.370 um ( 0.62 row height)
Cell: U214 (SAEDRVT14_AO221_0P5)
  Input location: (36.048,32.2)
  Legal location: (35.9,32.2)
  Displacement:   0.148 um ( 0.25 row height)
Cell: byte_controller/bit_controller/clockgre_a_INV_182_inst_1351 (SAEDRVT14_INV_0P5)
  Input location: (43.966,29.8)
  Legal location: (44.04,29.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: U295 (SAEDRVT14_AN2_0P5)
  Input location: (25.614,34.6)
  Legal location: (25.614,34.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_2_1312 (SAEDRVT14_AN2_0P5)
  Input location: (30.72,32.2)
  Legal location: (30.72,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_2_1306 (SAEDRVT14_AN2_0P5)
  Input location: (11.406,49.6)
  Legal location: (11.406,49.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/clockctmTdsLR_3_1315 (SAEDRVT14_AN2_MM_1)
  Input location: (22.728,39.4)
  Legal location: (22.728,39.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U225 (SAEDRVT14_AN2_0P5)
  Input location: (33.68,36.4)
  Legal location: (33.68,36.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U223 (SAEDRVT14_AN2_0P5)
  Input location: (27.464,23.8)
  Legal location: (27.464,23.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U222 (SAEDRVT14_AN2_0P5)
  Input location: (25.096,31.6)
  Legal location: (25.096,31.6)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.250
Total Legalizer Wall Time: 0.251
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   392 s (  0.11 hr )  ELAPSE:  3342 s (  0.93 hr )  MEM-PEAK:  1781 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    20 

No. doRoutes           =     3 
No. doUnroutes         =     3 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     3 
No. undoUnroutes       =     3 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7829 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Read DB] Total (MB): Used   50  Alloctr   51  Proc 7829 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 7829 
Net statistics:
Total number of nets     = 727
Number of nets to route  = 724
722 nets are fully connected,
 of which 3 are detail routed and 715 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 35, Total Half Perimeter Wire Length (HPWL) 306 microns
HPWL   0 ~   50 microns: Net Count       34     Total HPWL          240 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           66 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   55  Proc 7829 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   55  Proc 7829 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  230  Alloctr  231  Proc 7829 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    16 Max = 2 GRCs =    18 (0.09%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3788.42
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1206.29
Initial. Layer M3 wire length = 1613.58
Initial. Layer M4 wire length = 780.48
Initial. Layer M5 wire length = 188.06
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4527
Initial. Via VIA12SQ_C count = 1784
Initial. Via VIA23SQ_C count = 2212
Initial. Via VIA34SQ_C count = 465
Initial. Via VIA45SQ count = 66
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 20:07:46 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    16 Max = 2 GRCs =    18 (0.09%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3788.60
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1204.90
phase1. Layer M3 wire length = 1615.14
phase1. Layer M4 wire length = 780.50
phase1. Layer M5 wire length = 188.06
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4526
phase1. Via VIA12SQ_C count = 1784
phase1. Via VIA23SQ_C count = 2211
phase1. Via VIA34SQ_C count = 465
phase1. Via VIA45SQ count = 66
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed May 15 20:07:46 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    16 Max = 2 GRCs =    18 (0.09%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3788.66
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1204.96
phase2. Layer M3 wire length = 1615.14
phase2. Layer M4 wire length = 780.50
phase2. Layer M5 wire length = 188.06
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4526
phase2. Via VIA12SQ_C count = 1784
phase2. Via VIA23SQ_C count = 2211
phase2. Via VIA34SQ_C count = 465
phase2. Via VIA45SQ count = 66
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed May 15 20:07:46 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    16 Max = 2 GRCs =    18 (0.09%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    16 Max = 2 (GRCs =  3) GRCs =    18 (0.18%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3788.66
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 1204.96
phase3. Layer M3 wire length = 1615.14
phase3. Layer M4 wire length = 780.50
phase3. Layer M5 wire length = 188.06
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4526
phase3. Via VIA12SQ_C count = 1784
phase3. Via VIA23SQ_C count = 2211
phase3. Via VIA34SQ_C count = 465
phase3. Via VIA45SQ count = 66
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 

Congestion utilization per direction:
Average vertical track utilization   =  3.16 %
Peak    vertical track utilization   = 77.78 %
Average horizontal track utilization =  2.77 %
Peak    horizontal track utilization = 81.82 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  229  Alloctr  230  Proc 7829 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -42  Alloctr  -43  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7829 

Clock-opt Incremental Global-routing complete  CPU:   393 s (  0.11 hr )  ELAPSE:  3342 s (  0.93 hr )  MEM-PEAK:  1781 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xabe259e0): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xabe259e0): 1156
Total 0.0100 seconds to load 705 cell instances into cellmap
Moveable cells: 701; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 720 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 725 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7678, cell height 0.6000, cell area 0.4607 for total 705 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (501820 502000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_fast (Mode func Corner fast)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 35 Iter  3         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 35 Iter  4         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 35 Iter  5         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  7         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  8         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter  9         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter 10         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 36 Iter 11         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.779988 ohm/cut, c = 0.094721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.337461 ohm/um, via_r = 0.719246 ohm/cut, c = 0.102538 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 2.18e-06
new cutoff lpd: 4.05016e-07
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781

Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781


Clock-opt optimization complete                 0.00        0.00      0.00         0        324.79   100555.96         705              0.93      1781

Clock-opt route preserve complete         CPU:   395 s (  0.11 hr )  ELAPSE:  3344 s (  0.93 hr )  MEM-PEAK:  1781 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 428 total shapes.
Layer M2: cached 0 shapes out of 1615 total shapes.
Cached 2040 vias out of 8548 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          705        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    705
number of references:                81
number of site rows:                 67
number of locations attempted:    15429
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         701 (7278 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U295 (SAEDRVT14_AN2_0P5)
  Input location: (25.614,34.6)
  Legal location: (25.614,34.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_2_1312 (SAEDRVT14_AN2_0P5)
  Input location: (30.72,32.2)
  Legal location: (30.72,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_2_1306 (SAEDRVT14_AN2_0P5)
  Input location: (11.406,49.6)
  Legal location: (11.406,49.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U225 (SAEDRVT14_AN2_0P5)
  Input location: (33.68,36.4)
  Legal location: (33.68,36.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U14 (SAEDRVT14_AN2_0P5)
  Input location: (40.562,29.8)
  Legal location: (40.562,29.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U223 (SAEDRVT14_AN2_0P5)
  Input location: (27.464,23.8)
  Legal location: (27.464,23.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U222 (SAEDRVT14_AN2_0P5)
  Input location: (25.096,31.6)
  Legal location: (25.096,31.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U221 (SAEDRVT14_AN2_0P5)
  Input location: (31.83,26.2)
  Legal location: (31.83,26.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_1_1305 (SAEDRVT14_AN2_0P5)
  Input location: (19.398,42.4)
  Legal location: (19.398,42.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/clockctmTdsLR_3_1315 (SAEDRVT14_AN2_MM_1)
  Input location: (22.728,39.4)
  Legal location: (22.728,39.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.250
Total Legalizer Wall Time: 0.251
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   395 s (  0.11 hr )  ELAPSE:  3344 s (  0.93 hr )  MEM-PEAK:  1781 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7829 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Read DB] Total (MB): Used   50  Alloctr   51  Proc 7829 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 7829 
Net statistics:
Total number of nets     = 727
Number of nets to route  = 720
727 nets are fully connected,
 of which 7 are detail routed and 720 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 7829 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  0.00     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   55  Proc 7829 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   55  Proc 7829 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 7829 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   54  Alloctr   55  Proc 7829 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    14 Max = 2 GRCs =    16 (0.08%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3788.09
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1204.96
Initial. Layer M3 wire length = 1614.58
Initial. Layer M4 wire length = 780.50
Initial. Layer M5 wire length = 188.06
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4523
Initial. Via VIA12SQ_C count = 1784
Initial. Via VIA23SQ_C count = 2208
Initial. Via VIA34SQ_C count = 465
Initial. Via VIA45SQ count = 66
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 20:07:49 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    14 Max = 2 GRCs =    16 (0.08%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3788.09
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1204.96
phase1. Layer M3 wire length = 1614.58
phase1. Layer M4 wire length = 780.50
phase1. Layer M5 wire length = 188.06
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4523
phase1. Via VIA12SQ_C count = 1784
phase1. Via VIA23SQ_C count = 2208
phase1. Via VIA34SQ_C count = 465
phase1. Via VIA45SQ count = 66
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed May 15 20:07:49 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    14 Max = 2 GRCs =    16 (0.08%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3788.09
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1204.96
phase2. Layer M3 wire length = 1614.58
phase2. Layer M4 wire length = 780.50
phase2. Layer M5 wire length = 188.06
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4523
phase2. Via VIA12SQ_C count = 1784
phase2. Via VIA23SQ_C count = 2208
phase2. Via VIA34SQ_C count = 465
phase2. Via VIA45SQ count = 66
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed May 15 20:07:49 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    14 Max = 2 GRCs =    16 (0.08%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    14 Max = 2 (GRCs =  3) GRCs =    16 (0.16%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3788.09
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 1204.96
phase3. Layer M3 wire length = 1614.58
phase3. Layer M4 wire length = 780.50
phase3. Layer M5 wire length = 188.06
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4523
phase3. Via VIA12SQ_C count = 1784
phase3. Via VIA23SQ_C count = 2208
phase3. Via VIA34SQ_C count = 465
phase3. Via VIA45SQ count = 66
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  231  Proc 7829 

Congestion utilization per direction:
Average vertical track utilization   =  3.15 %
Peak    vertical track utilization   = 77.78 %
Average horizontal track utilization =  2.77 %
Peak    horizontal track utilization = 81.82 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  229  Alloctr  230  Proc 7829 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -42  Alloctr  -42  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7829 

Clock-opt Incremental Global-routing complete  CPU:   396 s (  0.11 hr )  ELAPSE:  3345 s (  0.93 hr )  MEM-PEAK:  1781 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.114117116339  9.863460499052  6.078182264085  2.744208041123  8.318128404907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.973271457490  2.700179333082  3.840419364440  3.750206753169  7.663461642299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.344973714640  5.867630621823  7.173853685364  9.669819699761  7.591490147087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.284255895051  4.570777543264  5.624837108820  7.826857953678  4.759146218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.496588138503  9.584593359957  2.041786687119  3.921160567338  0.650491482345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.617630571620  8.244494684768  3.504839005451  1.682716712888  7.173446518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.659869515777  1.017062933714  5.811578966269  5.826730583342  4.349396092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.814660783914  1.265331942401  0.417729613533  1.833872165081  6.448560537188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.561636295393  2.300539192826  0.754644330179  1.961421111696  2.781316141418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.319597101890  7.452720427171  1.902897724529  5.623407959547  7.269377008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.297852439033  7.540433269573  0.000323117956  5.833784256721  4.754591289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.231548940218  4.029641876103  9.406639896875  2.789964361318  0.723208414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.066039052738  7.977182565145  5.095867859611  1.512371170128  7.396806720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.298952199380  5.817950885968  2.343509922627  0.037326405045  0.494794240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.548996640667  6.652941470608  4.022465851365  6.796621202757  0.618576611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.559347455691  9.244484762971  4.051661709534  5.907689919704  1.709526091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.647979985573  9.532739914855  6.656232109097  9.409795258072  6.136907113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527831115  6.792429967407  9.141650597577  1.286663602201  9.569284960313  2.585858502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033967149  4.134540306386  5.316642462623  7.270182130810  7.178452260747  1.109999851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602013670  2.652860887176  9.208496459708  1.495187546745  7.734047017127  4.721435981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.166706779570  6.976682071477  5.921057280218  9.647382089440  1.463846453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.320797165149  3.986375408406  1.607882196408  5.274420534112  3.831825560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.006603599255  4.270046392809  1.384015806444  0.375020305316  9.766359884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.343773725970  4.586792421683  2.717359238536  4.966981699976  1.759152734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.137701933011  5.457006113827  3.562457680882  0.782685425367  8.475927341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.758934267366  7.958488794496  6.204142538711  9.392116786733  8.065052868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.470049401678  4.824478827977  7.350457870545  1.168271301288  8.717357371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.074187290249  1.101735635120  3.581121766626  9.582673788334  2.434942329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.290677405401  8.126562536099  0.041746831353  3.183387946508  1.644869773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.165175937108  7.230082351031  5.075438303017  9.196142841169  6.278144334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.340957058070  9.745201351489  3.190252592452  9.562340425954  7.726940300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.938798645566  8.754072643490  5.000005231795  6.583378155672  1.475462828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.032193561996  8.402993470064  2.940636809687  5.278996166131  8.072333541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.315642672148  8.797747549968  4.509559605961  1.151237847012  8.739693372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.438834986803  0.581724371940  7.234323812262  7.003732370504  5.049482124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.263812959800  7.665223369475  7.402219005136  5.679662850275  7.061869961198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.164957554695  4.924477698602  0.405139690953  4.590768621970  4.170964909159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.273710707683  6.953202113890  4.665696730909  7.940979255807  2.613602011313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.688265994229  1.914194271162  6.128639880220  1.956928126031  3.258597150248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.422477038117  0.531693468677  2.727081733081  0.717845956074  7.110901285147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.274209086296  0.920878867385  7.149581274674  5.773404431712  7.472155898159
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 100555.961
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 100555.961
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 100555.961       324.79        705          7        137
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 100555.961       324.79        705

Clock-opt command complete                CPU:   396 s (  0.11 hr )  ELAPSE:  3345 s (  0.93 hr )  MEM-PEAK:  1781 MB
Clock-opt command statistics  CPU=26 sec (0.01 hr) ELAPSED=26 sec (0.01 hr) MEM-PEAK=1.739 GB
1
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / final_opto (FLW-8004)
Information: Ending 'clock_opt -from route_clock -to final_opto' (FLW-8001)
Information: Time: 2024-05-15 20:07:49 / Session: 0.93 hr / Command: 0.01 hr / Memory: 1781 MB (FLW-8100)
1
icc2_shell> report_clock_qor > reports/clock_tree.rpt
icc2_shell> report_clock_timing -type skew > reports/clock_timing.rpt
icc2_shell> create_qor_snapshot -name clock -significant_digits 4
***********************************************
Report          : create_qor_snapshot (clock)
Design          : i2c_master_top
Version         : U-2022.12
Date            : Wed May 15 20:08:11 2024
Time unit       : 1.00ns
Resistance unit : 1.00MOhm
Capacitance unit: 1.00fF
Voltage unit    : 1.00V
Current unit    : 1.00uA
Power unit      : 1.00pW
Location        : /home/users/hungpt/icdesign/m3/lab04/pnr/./
***********************************************
No. of scenario = 2
s1 = func_fast
s2 = func_slow
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
wb_clk_i                                    1.3895    1.3737 
------------------------------------------------------------------------
Setup WNS:                                  1.3895    1.3737      1.3737 
Setup TNS:                                  0.0000    0.0000      0.0000
Number of setup violations:                      0         0           0 
Hold WNS:                                   0.0252    0.0257      0.0252 
Hold TNS:                                   0.0000    0.0000      0.0000 
Number of hold violations:                       0         0           0 
Number of max trans violations:                  0         0           0 
Number of max cap violations:                    0         0           0 
Number of min pulse width violations:            0         0           0 
------------------------------------------------------------------------
Area:                                                            324.786
Cell count:                                                          705
Buf/inv cell count:                                                  144
Std cell utilization:                                             0.2008
CPU(s):                                                              401
Mem(Mb):                                                            1781
Host name:                                         localhost.localdomain
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:         0    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    0    0 
    -0.2 ~ -0.3  ---    0    0 
    -0.1 ~ -0.2  ---    0    0 
       0 ~ -0.1  ---    0    0 
------------------------------------------------------------------------
Min violations:         0    0 
  -0.06 ~ above  ---    0    0 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    0    0 
  -0.02 ~ -0.03  ---    0    0 
  -0.01 ~ -0.02  ---    0    0 
      0 ~ -0.01  ---    0    0 
------------------------------------------------------------------------
Snapshot (clock) is created and stored under "/home/users/hungpt/icdesign/m3/lab04/pnr/./" directory
true
icc2_shell> report_qor_snapshot -name clock > reports/clock.qor_snapshot.rpt
icc2_shell> report_qor > reports/clock.qo
icc2_shell> report_constraints -all_violators > reports/clock_route.con
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type max > reports/clock.max.tim
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type min > reports/clock.min.tim
icc2_shell> check_routeability
Error: unknown command 'check_routeability' (CMD-005)
icc2_shell> check_routability

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 

Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)

>>>>>> Found 2 unplaced ports

================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==        Check for pins         ==
============================================

>>>>>> found 31 nonzero-spacing blockages overlap pins

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 312

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
icc2_shell> set_ignored_layers -min_routing_layer M2 -max_routing_layer M6
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
1
icc2_shell> report_ignored_layers
****************************************
Report : Ignored Layers
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:17:59 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M2
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M1 M7 M8 M9 MRDL 
1
icc2_shell> route_pot
Error: unknown command 'route_pot' (CMD-005)
icc2_shell> route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-05-15 20:18:15 / Session: 1.10 hr / Command: 0.00 hr / Memory: 1781 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   463 s (  0.13 hr )  ELAPSE:  3972 s (  1.10 hr )  MEM-PEAK:  1781 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   464 s (  0.13 hr )  ELAPSE:  3972 s (  1.10 hr )  MEM-PEAK:  1781 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 100555.906
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 100555.906
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 100555.906       324.79        705
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 100555.906       324.79        705
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Information: Design Average RC for design 07_i2c_master_top_place_start  (NEX-011)
Information: r = 2.572502 ohm/um, via_r = 0.717395 ohm/cut, c = 0.093552 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.230609 ohm/um, via_r = 0.676864 ohm/cut, c = 0.106965 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Route-opt initialization complete         CPU:   467 s (  0.13 hr )  ELAPSE:  3975 s (  1.10 hr )  MEM-PEAK:  1781 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 410 total shapes.
Layer M2: cached 0 shapes out of 1611 total shapes.
Cached 2040 vias out of 8545 total vias.
Total 0.0600 seconds to build cellmap data
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x96ea8d80): 1156
INFO: creating 34(r) x 34(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x96ea8d80): 1156
Total 0.0100 seconds to load 705 cell instances into cellmap
Moveable cells: 701; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
0 out of 720 data nets is detail routed, 5 out of 5 clock nets are detail routed and total 725 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7678, cell height 0.6000, cell area 0.4607 for total 705 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Many nets are not fully detailed routed. Some examples are listed below. (ROPT-006)
  wb_rst_i
  arst_i
  wb_adr_i[2]
  wb_adr_i[1]
  wb_adr_i[0]
  wb_dat_i[7]
  wb_dat_i[6]
  wb_dat_i[5]
  wb_dat_i[4]
  wb_dat_i[3]
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        324.79   100555.91         705              1.10      1781

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        324.79   100555.91         705              1.10      1781
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
INFO: New Levelizer turned on
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0        324.70   100443.66         705              1.10      1781
INFO: New Levelizer turned on

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        324.87    99855.58         705              1.10      1781

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        324.87    99855.58         705              1.10      1781
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0        324.87    99855.58         705              1.10      1781

Route-opt optimization complete                 0.00        0.00      0.00         0        324.87    99855.58         705              1.10      1781

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt route preserve complete         CPU:   468 s (  0.13 hr )  ELAPSE:  3976 s (  1.10 hr )  MEM-PEAK:  1781 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/07_i2c_master_top_place_start_3452_613366272.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 410 total shapes.
Layer M2: cached 0 shapes out of 1611 total shapes.
Cached 2040 vias out of 8545 total vias.

Legalizing Top Level Design i2c_master_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1615.32          705        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    705
number of references:                81
number of site rows:                 67
number of locations attempted:    15407
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         701 (7280 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: clockctmTdsLR_2_1306 (SAEDRVT14_AN2_MM_0P5)
  Input location: (11.406,49.6)
  Legal location: (11.406,49.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U295 (SAEDRVT14_AN2_0P5)
  Input location: (25.614,34.6)
  Legal location: (25.614,34.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_2_1312 (SAEDRVT14_AN2_0P5)
  Input location: (30.72,32.2)
  Legal location: (30.72,32.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U225 (SAEDRVT14_AN2_0P5)
  Input location: (33.68,36.4)
  Legal location: (33.68,36.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U14 (SAEDRVT14_AN2_0P5)
  Input location: (40.562,29.8)
  Legal location: (40.562,29.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U223 (SAEDRVT14_AN2_0P5)
  Input location: (27.464,23.8)
  Legal location: (27.464,23.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U222 (SAEDRVT14_AN2_0P5)
  Input location: (25.096,31.6)
  Legal location: (25.096,31.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U221 (SAEDRVT14_AN2_0P5)
  Input location: (31.83,26.2)
  Legal location: (31.83,26.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: clockctmTdsLR_1_1305 (SAEDRVT14_AN2_0P5)
  Input location: (19.398,42.4)
  Legal location: (19.398,42.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/clockctmTdsLR_3_1315 (SAEDRVT14_AN2_MM_1)
  Input location: (22.728,39.4)
  Legal location: (22.728,39.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.253
Total Legalizer Wall Time: 0.254
----------------------------------------------------------------

Route-opt legalization complete           CPU:   468 s (  0.13 hr )  ELAPSE:  3976 s (  1.10 hr )  MEM-PEAK:  1781 MB
INFO: Router Max Iterations set to : 5 
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   39  Alloctr   39  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   42  Alloctr   43  Proc 8872 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   39  Alloctr   39  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   42  Alloctr   43  Proc 8872 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   39  Alloctr   39  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   42  Alloctr   43  Proc 8872 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   39  Alloctr   39  Proc    0 
[ECO: Analysis] Total (MB): Used   42  Alloctr   43  Proc 8872 
Num of eco nets = 727
Num of open eco nets = 20
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   39  Alloctr   39  Proc    0 
[ECO: Init] Total (MB): Used   42  Alloctr   43  Proc 8872 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   47  Proc 8872 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,60.18um,60.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 8872 
Net statistics:
Total number of nets     = 727
Number of nets to route  = 20
20 nets are partially connected,
 of which 0 are detail routed and 20 are global routed.
707 nets are fully connected,
 of which 7 are detail routed and 700 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 20, Total Half Perimeter Wire Length (HPWL) 126 microns
HPWL   0 ~   50 microns: Net Count       20     Total HPWL          126 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8872 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  7.86     on layer (3)    M3
Average gCell capacity  7.62     on layer (4)    M4
Average gCell capacity  4.66     on layer (5)    M5
Average gCell capacity  3.67     on layer (6)    M6
Average gCell capacity  3.67     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.06  on layer (1)    M1
Average number of tracks per gCell 9.94  on layer (2)    M2
Average number of tracks per gCell 8.06  on layer (3)    M3
Average number of tracks per gCell 8.06  on layer (4)    M4
Average number of tracks per gCell 4.98  on layer (5)    M5
Average number of tracks per gCell 4.98  on layer (6)    M6
Average number of tracks per gCell 4.98  on layer (7)    M7
Average number of tracks per gCell 4.98  on layer (8)    M8
Average number of tracks per gCell 4.98  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 102010
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   55  Proc 8872 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   55  Proc 8872 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 8872 
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  230  Alloctr  231  Proc 8872 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  231  Proc 8872 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    60 Max = 3 GRCs =    42 (0.21%)
Initial. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
Initial. V routing: Overflow =    57 Max = 3 (GRCs =  3) GRCs =    40 (0.39%)
Initial. M1         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
Initial. M2         Overflow =    57 Max = 3 (GRCs =  3) GRCs =    40 (0.39%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3787.54
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1204.70
Initial. Layer M3 wire length = 1614.27
Initial. Layer M4 wire length = 780.50
Initial. Layer M5 wire length = 188.06
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4522
Initial. Via VIA12SQ_C count = 1783
Initial. Via VIA23SQ_C count = 2208
Initial. Via VIA34SQ_C count = 465
Initial. Via VIA45SQ count = 66
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 15 20:18:21 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 101 gCells x 101 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  231  Proc 8872 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    60 Max = 3 GRCs =    42 (0.21%)
phase1. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. V routing: Overflow =    57 Max = 3 (GRCs =  3) GRCs =    40 (0.39%)
phase1. M1         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. M2         Overflow =    57 Max = 3 (GRCs =  3) GRCs =    40 (0.39%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3787.54
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1204.70
phase1. Layer M3 wire length = 1614.27
phase1. Layer M4 wire length = 780.50
phase1. Layer M5 wire length = 188.06
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4522
phase1. Via VIA12SQ_C count = 1783
phase1. Via VIA23SQ_C count = 2208
phase1. Via VIA34SQ_C count = 465
phase1. Via VIA45SQ count = 66
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  231  Proc 8872 

Congestion utilization per direction:
Average vertical track utilization   =  3.21 %
Peak    vertical track utilization   = 77.78 %
Average horizontal track utilization =  2.33 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  228  Alloctr  229  Proc 8872 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   79  Alloctr   80  Proc 8872 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   78  Alloctr   80  Proc 8872 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   43  Alloctr   44  Proc 8872 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 2455 of 7188


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   45  Alloctr   46  Proc 8872 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   45  Alloctr   46  Proc 8872 

Number of wires with overlap after iteration 1 = 1050 of 5224


Wire length and via report:
---------------------------
Number of M1 wires: 84            : 0
Number of M2 wires: 2602                 VIA12SQ_C: 1822
Number of M3 wires: 2190                 VIA23SQ_C: 2999
Number of M4 wires: 306                  VIA34SQ_C: 484
Number of M5 wires: 40           VIA45SQ: 73
Number of M6 wires: 2            VIA56SQ: 4
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5224              vias: 5382

Total M1 wire length: 5.0
Total M2 wire length: 1211.3
Total M3 wire length: 1758.7
Total M4 wire length: 740.8
Total M5 wire length: 187.6
Total M6 wire length: 6.5
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3910.0

Longest M1 wire length: 0.2
Longest M2 wire length: 24.5
Longest M3 wire length: 27.3
Longest M4 wire length: 31.9
Longest M5 wire length: 27.2
Longest M6 wire length: 4.4
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   42  Alloctr   44  Proc 8872 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   39  Alloctr   40  Proc    0 
[ECO: CDR] Total (MB): Used   42  Alloctr   44  Proc 8872 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 727, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 100 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  2/100 Partitions, Violations =  116
Routed  3/100 Partitions, Violations =  133
Routed  4/100 Partitions, Violations =  133
Routed  5/100 Partitions, Violations =  254
Routed  6/100 Partitions, Violations =  343
Routed  7/100 Partitions, Violations =  345
Routed  8/100 Partitions, Violations =  345
Routed  9/100 Partitions, Violations =  399
Routed  10/100 Partitions, Violations = 435
Routed  11/100 Partitions, Violations = 435
Routed  12/100 Partitions, Violations = 457
Routed  13/100 Partitions, Violations = 449
Routed  14/100 Partitions, Violations = 449
Routed  15/100 Partitions, Violations = 449
Routed  16/100 Partitions, Violations = 449
Routed  17/100 Partitions, Violations = 449
Routed  18/100 Partitions, Violations = 449
Routed  19/100 Partitions, Violations = 449
Routed  20/100 Partitions, Violations = 540
Routed  21/100 Partitions, Violations = 541
Routed  22/100 Partitions, Violations = 650
Routed  23/100 Partitions, Violations = 650
Routed  24/100 Partitions, Violations = 650
Routed  25/100 Partitions, Violations = 650
Routed  26/100 Partitions, Violations = 650
Routed  27/100 Partitions, Violations = 650
Routed  28/100 Partitions, Violations = 650
Routed  29/100 Partitions, Violations = 650
Routed  30/100 Partitions, Violations = 650
Routed  31/100 Partitions, Violations = 649
Routed  32/100 Partitions, Violations = 649
Routed  33/100 Partitions, Violations = 649
Routed  34/100 Partitions, Violations = 655
Routed  35/100 Partitions, Violations = 655
Routed  36/100 Partitions, Violations = 655
Routed  37/100 Partitions, Violations = 655
Routed  38/100 Partitions, Violations = 655
Routed  39/100 Partitions, Violations = 742
Routed  40/100 Partitions, Violations = 742
Routed  41/100 Partitions, Violations = 742
Routed  42/100 Partitions, Violations = 742
Routed  43/100 Partitions, Violations = 821
Routed  44/100 Partitions, Violations = 821
Routed  45/100 Partitions, Violations = 821
Routed  46/100 Partitions, Violations = 821
Routed  47/100 Partitions, Violations = 826
Routed  48/100 Partitions, Violations = 826
Routed  49/100 Partitions, Violations = 826
Routed  50/100 Partitions, Violations = 826
Routed  51/100 Partitions, Violations = 826
Routed  52/100 Partitions, Violations = 826
Routed  53/100 Partitions, Violations = 826
Routed  54/100 Partitions, Violations = 826
Routed  55/100 Partitions, Violations = 839
Routed  56/100 Partitions, Violations = 839
Routed  57/100 Partitions, Violations = 839
Routed  58/100 Partitions, Violations = 839
Routed  59/100 Partitions, Violations = 839
Routed  60/100 Partitions, Violations = 839
Routed  61/100 Partitions, Violations = 839
Routed  62/100 Partitions, Violations = 839
Routed  63/100 Partitions, Violations = 839
Routed  64/100 Partitions, Violations = 839
Routed  65/100 Partitions, Violations = 839
Routed  66/100 Partitions, Violations = 829
Routed  67/100 Partitions, Violations = 830
Routed  68/100 Partitions, Violations = 830
Routed  69/100 Partitions, Violations = 825
Routed  70/100 Partitions, Violations = 825
Routed  71/100 Partitions, Violations = 825
Routed  72/100 Partitions, Violations = 825
Routed  73/100 Partitions, Violations = 822
Routed  74/100 Partitions, Violations = 822
Routed  75/100 Partitions, Violations = 822
Routed  76/100 Partitions, Violations = 822
Routed  77/100 Partitions, Violations = 822
Routed  78/100 Partitions, Violations = 822
Routed  79/100 Partitions, Violations = 824
Routed  80/100 Partitions, Violations = 824
Routed  81/100 Partitions, Violations = 824
Routed  82/100 Partitions, Violations = 824
Routed  83/100 Partitions, Violations = 824
Routed  84/100 Partitions, Violations = 824
Routed  85/100 Partitions, Violations = 824
Routed  86/100 Partitions, Violations = 824
Routed  87/100 Partitions, Violations = 824
Routed  88/100 Partitions, Violations = 821
Routed  89/100 Partitions, Violations = 821
Routed  90/100 Partitions, Violations = 821
Routed  91/100 Partitions, Violations = 821
Routed  92/100 Partitions, Violations = 821
Routed  93/100 Partitions, Violations = 821
Routed  94/100 Partitions, Violations = 821
Routed  95/100 Partitions, Violations = 821
Routed  96/100 Partitions, Violations = 821
Routed  97/100 Partitions, Violations = 821
Routed  98/100 Partitions, Violations = 821
Routed  99/100 Partitions, Violations = 821
Routed  100/100 Partitions, Violations =        821

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      821
        Diff net spacing : 246
        Diff net via-cut spacing : 10
        End of line enclosure : 48
        Less than minimum area : 14
        Off-grid : 33
        Same net spacing : 6
        Short : 464

[Iter 0] Elapsed real time: 0:00:11 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  118  Proc 8872 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/32 Partitions, Violations =   822
Routed  2/32 Partitions, Violations =   814
Routed  3/32 Partitions, Violations =   812
Routed  4/32 Partitions, Violations =   807
Routed  5/32 Partitions, Violations =   806
Routed  6/32 Partitions, Violations =   814
Routed  7/32 Partitions, Violations =   817
Routed  8/32 Partitions, Violations =   817
Routed  9/32 Partitions, Violations =   806
Routed  10/32 Partitions, Violations =  804
Routed  11/32 Partitions, Violations =  816
Routed  12/32 Partitions, Violations =  807
Routed  13/32 Partitions, Violations =  800
Routed  14/32 Partitions, Violations =  794
Routed  15/32 Partitions, Violations =  790
Routed  16/32 Partitions, Violations =  793
Routed  17/32 Partitions, Violations =  792
Routed  18/32 Partitions, Violations =  781
Routed  19/32 Partitions, Violations =  789
Routed  20/32 Partitions, Violations =  776
Routed  21/32 Partitions, Violations =  772
Routed  22/32 Partitions, Violations =  771
Routed  23/32 Partitions, Violations =  771
Routed  24/32 Partitions, Violations =  761
Routed  25/32 Partitions, Violations =  771
Routed  26/32 Partitions, Violations =  769
Routed  27/32 Partitions, Violations =  757
Routed  28/32 Partitions, Violations =  747
Routed  29/32 Partitions, Violations =  745
Routed  30/32 Partitions, Violations =  747
Routed  31/32 Partitions, Violations =  752
Routed  32/32 Partitions, Violations =  747

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      747
        Diff net spacing : 217
        Diff net via-cut spacing : 4
        Edge-line via spacing : 1
        End of line enclosure : 69
        Less than minimum area : 8
        Off-grid : 29
        Same net spacing : 2
        Same net via-cut spacing : 2
        Short : 415

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 1] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 1] Total (MB): Used  116  Alloctr  118  Proc 8872 

End DR iteration 1 with 32 parts

Start DR iteration 2: non-uniform partition
Routed  1/28 Partitions, Violations =   744
Routed  2/28 Partitions, Violations =   736
Routed  3/28 Partitions, Violations =   742
Routed  4/28 Partitions, Violations =   742
Routed  5/28 Partitions, Violations =   747
Routed  6/28 Partitions, Violations =   749
Routed  7/28 Partitions, Violations =   744
Routed  8/28 Partitions, Violations =   747
Routed  9/28 Partitions, Violations =   739
Routed  10/28 Partitions, Violations =  732
Routed  11/28 Partitions, Violations =  738
Routed  12/28 Partitions, Violations =  734
Routed  13/28 Partitions, Violations =  738
Routed  14/28 Partitions, Violations =  738
Routed  15/28 Partitions, Violations =  745
Routed  16/28 Partitions, Violations =  736
Routed  17/28 Partitions, Violations =  750
Routed  18/28 Partitions, Violations =  751
Routed  19/28 Partitions, Violations =  747
Routed  20/28 Partitions, Violations =  773
Routed  21/28 Partitions, Violations =  772
Routed  22/28 Partitions, Violations =  759
Routed  23/28 Partitions, Violations =  782
Routed  24/28 Partitions, Violations =  787
Routed  25/28 Partitions, Violations =  792
Routed  26/28 Partitions, Violations =  784
Routed  27/28 Partitions, Violations =  776
Routed  28/28 Partitions, Violations =  774

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      774
        Diff net spacing : 233
        Diff net via-cut spacing : 12
        End of line enclosure : 65
        Less than minimum area : 4
        Off-grid : 32
        Same net spacing : 3
        Same net via-cut spacing : 3
        Short : 422

[Iter 2] Elapsed real time: 0:00:31 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 2] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 2] Total (MB): Used  116  Alloctr  118  Proc 8872 

End DR iteration 2 with 28 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    774
Checked 2/9 Partitions, Violations =    772
Checked 3/9 Partitions, Violations =    772
Checked 4/9 Partitions, Violations =    750
Checked 5/9 Partitions, Violations =    750
Checked 6/9 Partitions, Violations =    750
Checked 7/9 Partitions, Violations =    750
Checked 8/9 Partitions, Violations =    745
Checked 9/9 Partitions, Violations =    745
[DRC CHECK] Elapsed real time: 0:00:31 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[DRC CHECK] Stage (MB): Used   73  Alloctr   73  Proc    0 
[DRC CHECK] Total (MB): Used  116  Alloctr  118  Proc 8872 
Start DR iteration 3: non-uniform partition
Routed  1/24 Partitions, Violations =   756
Routed  2/24 Partitions, Violations =   776
Routed  3/24 Partitions, Violations =   757
Routed  4/24 Partitions, Violations =   747
Routed  5/24 Partitions, Violations =   748
Routed  6/24 Partitions, Violations =   750
Routed  7/24 Partitions, Violations =   724
Routed  8/24 Partitions, Violations =   728
Routed  9/24 Partitions, Violations =   722
Routed  10/24 Partitions, Violations =  719
Routed  11/24 Partitions, Violations =  728
Routed  12/24 Partitions, Violations =  734
Routed  13/24 Partitions, Violations =  734
Routed  14/24 Partitions, Violations =  753
Routed  15/24 Partitions, Violations =  762
Routed  16/24 Partitions, Violations =  765
Routed  17/24 Partitions, Violations =  751
Routed  18/24 Partitions, Violations =  759
Routed  19/24 Partitions, Violations =  765
Routed  20/24 Partitions, Violations =  775
Routed  21/24 Partitions, Violations =  767
Routed  22/24 Partitions, Violations =  760
Routed  23/24 Partitions, Violations =  769
Routed  24/24 Partitions, Violations =  775

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      775
        Diff net spacing : 243
        Diff net via-cut spacing : 11
        End of line enclosure : 79
        Less than minimum area : 5
        Off-grid : 33
        Same net via-cut spacing : 1
        Short : 403

[Iter 3] Elapsed real time: 0:00:48 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:49
[Iter 3] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 3] Total (MB): Used  116  Alloctr  118  Proc 8872 

End DR iteration 3 with 24 parts

Start DR iteration 4: non-uniform partition
Routed  1/23 Partitions, Violations =   791
Routed  2/23 Partitions, Violations =   794
Routed  3/23 Partitions, Violations =   798
Routed  4/23 Partitions, Violations =   792
Routed  5/23 Partitions, Violations =   807
Routed  6/23 Partitions, Violations =   803
Routed  7/23 Partitions, Violations =   799
Routed  8/23 Partitions, Violations =   803
Routed  9/23 Partitions, Violations =   784
Routed  10/23 Partitions, Violations =  788
Routed  11/23 Partitions, Violations =  781
Routed  12/23 Partitions, Violations =  785
Routed  13/23 Partitions, Violations =  792
Routed  14/23 Partitions, Violations =  806
Routed  15/23 Partitions, Violations =  804
Routed  16/23 Partitions, Violations =  808
Routed  17/23 Partitions, Violations =  803
Routed  18/23 Partitions, Violations =  796
Routed  19/23 Partitions, Violations =  798
Routed  20/23 Partitions, Violations =  802
Routed  21/23 Partitions, Violations =  812
Routed  22/23 Partitions, Violations =  826
Routed  23/23 Partitions, Violations =  842

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      842
        Diff net spacing : 200
        Diff net via-cut spacing : 10
        End of line enclosure : 76
        Less than minimum area : 4
        Off-grid : 28
        Same net spacing : 2
        Same net via-cut spacing : 2
        Short : 520

[Iter 4] Elapsed real time: 0:01:07 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:08 total=0:01:08
[Iter 4] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 4] Total (MB): Used  116  Alloctr  118  Proc 8872 

End DR iteration 4 with 23 parts

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked 1/2 Partitions, Violations =    842
Checked 2/2 Partitions, Violations =    842

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      842

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  116  Alloctr  118  Proc 8872 

Nets that have been changed:
Net 1 = wb_clk_i
Net 2 = wb_rst_i
Net 3 = arst_i
Net 4 = wb_adr_i[2]
Net 5 = wb_adr_i[1]
Net 6 = wb_adr_i[0]
Net 7 = wb_dat_i[7]
Net 8 = wb_dat_i[6]
Net 9 = wb_dat_i[5]
Net 10 = wb_dat_i[4]
Net 11 = wb_dat_i[3]
Net 12 = wb_dat_i[2]
Net 13 = wb_dat_i[1]
Net 14 = wb_dat_i[0]
Net 15 = wb_dat_o[7]
Net 16 = wb_dat_o[6]
Net 17 = wb_dat_o[5]
Net 18 = wb_dat_o[4]
Net 19 = wb_dat_o[3]
Net 20 = wb_dat_o[2]
Net 21 = wb_dat_o[1]
Net 22 = wb_dat_o[0]
Net 23 = wb_we_i
Net 24 = wb_stb_i
Net 25 = wb_cyc_i
Net 26 = wb_ack_o
Net 27 = wb_inta_o
Net 28 = scl_pad_i
Net 29 = scl_padoen_o
Net 30 = sda_pad_i
Net 31 = sda_padoen_o
Net 32 = N15
Net 33 = sr_1
Net 34 = sr_0
Net 35 = N38
Net 36 = N39
Net 37 = N40
Net 38 = N41
Net 39 = N42
Net 40 = N43
Net 41 = N44
Net 42 = N45
Net 43 = done
Net 44 = i2c_al
Net 45 = irxack
Net 46 = N99
Net 47 = N100
Net 48 = N101
Net 49 = N102
Net 50 = N106
Net 51 = n5
Net 52 = n52
Net 53 = n53
Net 54 = n54
Net 55 = n55
Net 56 = n56
Net 57 = n57
Net 58 = n58
Net 59 = n59
Net 60 = n60
Net 61 = n61
Net 62 = n62
Net 63 = n63
Net 64 = n64
Net 65 = n65
Net 66 = n66
Net 67 = n67
Net 68 = n68
Net 69 = n69
Net 70 = n70
Net 71 = n71
Net 72 = byte_controller/bit_controller/clockgre_a_INV_182_0
Net 73 = n75
Net 74 = n76
Net 75 = n77
Net 76 = n78
Net 77 = n79
Net 78 = clockgre_a_INV_130_0
Net 79 = n81
Net 80 = n82
Net 81 = n85
Net 82 = n86
Net 83 = n87
Net 84 = n88
Net 85 = n89
Net 86 = n90
Net 87 = n91
Net 88 = n92
Net 89 = n93
Net 90 = n94
Net 91 = n95
Net 92 = n96
Net 93 = n97
Net 94 = n98
Net 95 = ZCTSNET_4
Net 96 = n101
Net 97 = n102
Net 98 = n103
Net 99 = n104
Net 100 = n105
.... and 625 other nets
Total number of changed nets = 725 (out of 727)

[DR: Done] Elapsed real time: 0:01:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:08 total=0:01:08
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   43  Alloctr   44  Proc 8872 
[ECO: DR] Elapsed real time: 0:01:08 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[ECO: DR] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: DR] Total (MB): Used   43  Alloctr   44  Proc 8872 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 374 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 468 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      468
        Diff net spacing : 124
        Diff net via-cut spacing : 10
        End of line enclosure : 46
        Less than minimum area : 4
        Off-grid : 28
        Same net spacing : 1
        Same net via-cut spacing : 2
        Short : 253



Total Wire Length =                    5052 micron
Total Number of Contacts =             4791
Total Number of Wires =                6419
Total Number of PtConns =              1192
Total Number of Routed Wires =       6419
Total Routed Wire Length =           4317 micron
Total Number of Routed Contacts =       4791
        Layer               M1 :         55 micron
        Layer               M2 :       1481 micron
        Layer               M3 :       2492 micron
        Layer               M4 :        840 micron
        Layer               M5 :        178 micron
        Layer               M6 :          6 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          1
        Via            VIA56SQ :          3
        Via       VIA45SQ(rot) :         66
        Via          VIA34SQ_C :        472
        Via        VIA34BAR1_C :          2
        Via            VIA34SQ :         34
        Via       VIA34SQ(rot) :         16
        Via          VIA23SQ_C :         46
        Via     VIA23SQ_C(rot) :       1960
        Via        VIA23BAR2_C :          5
        Via            VIA23SQ :          3
        Via       VIA23SQ(rot) :          1
        Via   VIA2_33SQ_C(rot) :        277
        Via   VIA23_3SQ_C(rot) :         86
        Via          VIA12SQ_C :       1413
        Via     VIA12SQ_C(rot) :         33
        Via        VIA12BAR1_C :         17
        Via   VIA12BAR1_C(rot) :          8
        Via            VIA12SQ :          2
        Via       VIA12SQ(rot) :         35
        Via        VIA1_32SQ_C :        305
        Via   VIA1_32SQ_C(rot) :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4791 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1819    vias)
    Layer VIA2       =  0.00% (0      / 2378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2378    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (524     vias)
    Layer VIA4       =  0.00% (0      / 66      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (66      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4791 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
    Layer VIA2       =  0.00% (0      / 2378    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
    Layer VIA4       =  0.00% (0      / 66      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4791 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1819    vias)
    Layer VIA2       =  0.00% (0      / 2378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2378    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (524     vias)
    Layer VIA4       =  0.00% (0      / 66      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (66      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 727
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 468
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    5052 micron
Total Number of Contacts =             4791
Total Number of Wires =                6419
Total Number of PtConns =              1192
Total Number of Routed Wires =       6419
Total Routed Wire Length =           4317 micron
Total Number of Routed Contacts =       4791
        Layer               M1 :         55 micron
        Layer               M2 :       1481 micron
        Layer               M3 :       2492 micron
        Layer               M4 :        840 micron
        Layer               M5 :        178 micron
        Layer               M6 :          6 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          1
        Via            VIA56SQ :          3
        Via       VIA45SQ(rot) :         66
        Via          VIA34SQ_C :        472
        Via        VIA34BAR1_C :          2
        Via            VIA34SQ :         34
        Via       VIA34SQ(rot) :         16
        Via          VIA23SQ_C :         46
        Via     VIA23SQ_C(rot) :       1960
        Via        VIA23BAR2_C :          5
        Via            VIA23SQ :          3
        Via       VIA23SQ(rot) :          1
        Via   VIA2_33SQ_C(rot) :        277
        Via   VIA23_3SQ_C(rot) :         86
        Via          VIA12SQ_C :       1413
        Via     VIA12SQ_C(rot) :         33
        Via        VIA12BAR1_C :         17
        Via   VIA12BAR1_C(rot) :          8
        Via            VIA12SQ :          2
        Via       VIA12SQ(rot) :         35
        Via        VIA1_32SQ_C :        305
        Via   VIA1_32SQ_C(rot) :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4791 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1819    vias)
    Layer VIA2       =  0.00% (0      / 2378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2378    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (524     vias)
    Layer VIA4       =  0.00% (0      / 66      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (66      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4791 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
    Layer VIA2       =  0.00% (0      / 2378    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
    Layer VIA4       =  0.00% (0      / 66      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4791 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1819    vias)
    Layer VIA2       =  0.00% (0      / 2378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2378    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (524     vias)
    Layer VIA4       =  0.00% (0      / 66      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (66      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
...updated 1450 nets with eco mode
[ECO: End] Elapsed real time: 0:01:08 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:01:10 total=0:01:10
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8872 

Route-opt ECO routing complete            CPU:   538 s (  0.15 hr )  ELAPSE:  4045 s (  1.12 hr )  MEM-PEAK:  1781 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.114625396927  9.863461977452  6.078193464085  2.744208041123  8.318128304907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.973789637088  2.700170811482  3.840420564440  3.750206753169  7.663461542299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.344481998869  5.867631109223  7.173864885364
9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.149807034679  4.100242434711  1.274788089655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.037525108187  6.119845814704  6.181442812107
1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.010148316216  9.095377366309  2.197011209512
0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.956716992277  1.169991991427  4.529916156262
3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.226250273932  9.612174881247  7.311126282104
0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.843816720606  6.448589196808  4.848343612548
2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.310542567240  0.754617499899  1.961491911696
2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.423568249986  3.309942557339  7.452768706103
1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.541654774967  1.605187016523  8.173700747963
9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.974029539045  8.341155290531  5.604977469922
5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.151038535639  8.443813743765  0.064410875020
6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.397143665185  5.190929710812  6.408214086760
9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326705045  0.493665797105  8.173663090354  2.544024910021
0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.538674638167  6.652919918747  4.021370508178  6.796653989126  0.618532111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.548905133827  9.244484687489  4.051661409534
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 0 global routed, 725 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
---extraction options---
Corner: slow
Corner: fast
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: 07_i2c_master_top_place_start 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 725 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wb_clk_i

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  99855.578
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  99855.578
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  99855.578       324.87        705
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  99855.578       324.87        705

Route-opt command complete                CPU:   538 s (  0.15 hr )  ELAPSE:  4045 s (  1.12 hr )  MEM-PEAK:  1781 MB
Route-opt command statistics  CPU=75 sec (0.02 hr) ELAPSED=74 sec (0.02 hr) MEM-PEAK=1.739 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2024-05-15 20:19:29 / Session: 1.12 hr / Command: 0.02 hr / Memory: 1781 MB (FLW-8100)
1
icc2_shell> connect_pg_net -net -VDD [get-pins -physical_context */VDD]
Error: unknown command 'get-pins' (CMD-005)
icc2_shell> connect_pg_net -net VDD [get-pins -physical_context */VDD]
Error: unknown command 'get-pins' (CMD-005)
icc2_shell> connect_pg_net -net VDD [get_pins -physical_context */VDD]
1
icc2_shell> connect_pg_net -net VSS [get_pins -physical_context */VSS]
1
icc2_shell> optimize_routes -max_detail_route_iteration 5
Information: The command 'optimize_routes' cleared the undo history. (UNDO-016)
Warning: Layer M8 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 07_i2c_master_top_place_start
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used   57  Alloctr   58  Proc 8872 
Total number of nets = 727, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 100 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  2/100 Partitions, Violations =  46
Routed  3/100 Partitions, Violations =  75
Routed  4/100 Partitions, Violations =  75
Routed  5/100 Partitions, Violations =  131
Routed  6/100 Partitions, Violations =  195
Routed  7/100 Partitions, Violations =  196
Routed  8/100 Partitions, Violations =  196
Routed  9/100 Partitions, Violations =  294
Routed  10/100 Partitions, Violations = 348
Routed  11/100 Partitions, Violations = 348
Routed  12/100 Partitions, Violations = 377
Routed  13/100 Partitions, Violations = 377
Routed  14/100 Partitions, Violations = 377
Routed  15/100 Partitions, Violations = 377
Routed  16/100 Partitions, Violations = 377
Routed  17/100 Partitions, Violations = 377
Routed  18/100 Partitions, Violations = 377
Routed  19/100 Partitions, Violations = 377
Routed  20/100 Partitions, Violations = 428
Routed  21/100 Partitions, Violations = 428
Routed  22/100 Partitions, Violations = 516
Routed  23/100 Partitions, Violations = 516
Routed  24/100 Partitions, Violations = 516
Routed  25/100 Partitions, Violations = 516
Routed  26/100 Partitions, Violations = 516
Routed  27/100 Partitions, Violations = 516
Routed  28/100 Partitions, Violations = 516
Routed  29/100 Partitions, Violations = 516
Routed  30/100 Partitions, Violations = 516
Routed  31/100 Partitions, Violations = 516
Routed  32/100 Partitions, Violations = 516
Routed  33/100 Partitions, Violations = 516
Routed  34/100 Partitions, Violations = 567
Routed  35/100 Partitions, Violations = 567
Routed  36/100 Partitions, Violations = 567
Routed  37/100 Partitions, Violations = 567
Routed  38/100 Partitions, Violations = 567
Routed  39/100 Partitions, Violations = 666
Routed  40/100 Partitions, Violations = 666
Routed  41/100 Partitions, Violations = 666
Routed  42/100 Partitions, Violations = 666
Routed  43/100 Partitions, Violations = 760
Routed  44/100 Partitions, Violations = 760
Routed  45/100 Partitions, Violations = 760
Routed  46/100 Partitions, Violations = 760
Routed  47/100 Partitions, Violations = 765
Routed  48/100 Partitions, Violations = 765
Routed  49/100 Partitions, Violations = 765
Routed  50/100 Partitions, Violations = 765
Routed  51/100 Partitions, Violations = 765
Routed  52/100 Partitions, Violations = 765
Routed  53/100 Partitions, Violations = 765
Routed  54/100 Partitions, Violations = 765
Routed  55/100 Partitions, Violations = 804
Routed  56/100 Partitions, Violations = 804
Routed  57/100 Partitions, Violations = 804
Routed  58/100 Partitions, Violations = 804
Routed  59/100 Partitions, Violations = 804
Routed  60/100 Partitions, Violations = 804
Routed  61/100 Partitions, Violations = 804
Routed  62/100 Partitions, Violations = 804
Routed  63/100 Partitions, Violations = 804
Routed  64/100 Partitions, Violations = 804
Routed  65/100 Partitions, Violations = 804
Routed  66/100 Partitions, Violations = 811
Routed  67/100 Partitions, Violations = 811
Routed  68/100 Partitions, Violations = 811
Routed  69/100 Partitions, Violations = 816
Routed  70/100 Partitions, Violations = 816
Routed  71/100 Partitions, Violations = 816
Routed  72/100 Partitions, Violations = 816
Routed  73/100 Partitions, Violations = 816
Routed  74/100 Partitions, Violations = 816
Routed  75/100 Partitions, Violations = 816
Routed  76/100 Partitions, Violations = 816
Routed  77/100 Partitions, Violations = 816
Routed  78/100 Partitions, Violations = 816
Routed  79/100 Partitions, Violations = 816
Routed  80/100 Partitions, Violations = 816
Routed  81/100 Partitions, Violations = 816
Routed  82/100 Partitions, Violations = 816
Routed  83/100 Partitions, Violations = 816
Routed  84/100 Partitions, Violations = 816
Routed  85/100 Partitions, Violations = 816
Routed  86/100 Partitions, Violations = 816
Routed  87/100 Partitions, Violations = 816
Routed  88/100 Partitions, Violations = 816
Routed  89/100 Partitions, Violations = 816
Routed  90/100 Partitions, Violations = 816
Routed  91/100 Partitions, Violations = 816
Routed  92/100 Partitions, Violations = 816
Routed  93/100 Partitions, Violations = 816
Routed  94/100 Partitions, Violations = 816
Routed  95/100 Partitions, Violations = 816
Routed  96/100 Partitions, Violations = 816
Routed  97/100 Partitions, Violations = 816
Routed  98/100 Partitions, Violations = 816
Routed  99/100 Partitions, Violations = 816
Routed  100/100 Partitions, Violations =        816

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      816
        Diff net spacing : 198
        Diff net via-cut spacing : 10
        Edge-line via spacing : 2
        End of line enclosure : 48
        Less than minimum area : 1
        Off-grid : 29
        Same net spacing : 2
        Same net via-cut spacing : 2
        Short : 524

[OptimzeIter 0] Elapsed real time: 0:00:00 
[OptimzeIter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[OptimzeIter 0] Stage (MB): Used   73  Alloctr   74  Proc    0 
[OptimzeIter 0] Total (MB): Used  116  Alloctr  117  Proc 8872 
Start DR iteration 0: non-uniform partition
Routed  1/29 Partitions, Violations =   814
Routed  2/29 Partitions, Violations =   804
Routed  3/29 Partitions, Violations =   789
Routed  4/29 Partitions, Violations =   787
Routed  5/29 Partitions, Violations =   782
Routed  6/29 Partitions, Violations =   787
Routed  7/29 Partitions, Violations =   791
Routed  8/29 Partitions, Violations =   786
Routed  9/29 Partitions, Violations =   772
Routed  10/29 Partitions, Violations =  752
Routed  11/29 Partitions, Violations =  750
Routed  12/29 Partitions, Violations =  752
Routed  13/29 Partitions, Violations =  747
Routed  14/29 Partitions, Violations =  743
Routed  15/29 Partitions, Violations =  740
Routed  16/29 Partitions, Violations =  749
Routed  17/29 Partitions, Violations =  741
Routed  18/29 Partitions, Violations =  726
Routed  19/29 Partitions, Violations =  734
Routed  20/29 Partitions, Violations =  742
Routed  21/29 Partitions, Violations =  740
Routed  22/29 Partitions, Violations =  731
Routed  23/29 Partitions, Violations =  726
Routed  24/29 Partitions, Violations =  725
Routed  25/29 Partitions, Violations =  723
Routed  26/29 Partitions, Violations =  720
Routed  27/29 Partitions, Violations =  722
Routed  28/29 Partitions, Violations =  720
Routed  29/29 Partitions, Violations =  718

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      718
        Diff net spacing : 211
        Diff net via-cut spacing : 11
        End of line enclosure : 59
        Less than minimum area : 5
        Off-grid : 26
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 403

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 8872 

End DR iteration 0 with 29 parts

Start DR iteration 1: uniform partition
Routed  5/121 Partitions, Violations =  714
Routed  6/121 Partitions, Violations =  713
Routed  7/121 Partitions, Violations =  713
Routed  8/121 Partitions, Violations =  709
Routed  9/121 Partitions, Violations =  709
Routed  10/121 Partitions, Violations = 708
Routed  11/121 Partitions, Violations = 708
Routed  12/121 Partitions, Violations = 709
Routed  13/121 Partitions, Violations = 704
Routed  14/121 Partitions, Violations = 704
Routed  15/121 Partitions, Violations = 704
Routed  16/121 Partitions, Violations = 704
Routed  17/121 Partitions, Violations = 704
Routed  18/121 Partitions, Violations = 704
Routed  19/121 Partitions, Violations = 704
Routed  20/121 Partitions, Violations = 701
Routed  21/121 Partitions, Violations = 701
Routed  22/121 Partitions, Violations = 701
Routed  23/121 Partitions, Violations = 701
Routed  24/121 Partitions, Violations = 701
Routed  25/121 Partitions, Violations = 701
Routed  26/121 Partitions, Violations = 701
Routed  27/121 Partitions, Violations = 701
Routed  28/121 Partitions, Violations = 701
Routed  29/121 Partitions, Violations = 697
Routed  30/121 Partitions, Violations = 697
Routed  31/121 Partitions, Violations = 697
Routed  32/121 Partitions, Violations = 697
Routed  33/121 Partitions, Violations = 697
Routed  34/121 Partitions, Violations = 695
Routed  35/121 Partitions, Violations = 695
Routed  36/121 Partitions, Violations = 694
Routed  37/121 Partitions, Violations = 693
Routed  38/121 Partitions, Violations = 693
Routed  39/121 Partitions, Violations = 693
Routed  40/121 Partitions, Violations = 693
Routed  41/121 Partitions, Violations = 693
Routed  42/121 Partitions, Violations = 693
Routed  43/121 Partitions, Violations = 692
Routed  44/121 Partitions, Violations = 692
Routed  45/121 Partitions, Violations = 692
Routed  46/121 Partitions, Violations = 692
Routed  47/121 Partitions, Violations = 692
Routed  48/121 Partitions, Violations = 692
Routed  49/121 Partitions, Violations = 692
Routed  50/121 Partitions, Violations = 692
Routed  51/121 Partitions, Violations = 692
Routed  52/121 Partitions, Violations = 692
Routed  53/121 Partitions, Violations = 692
Routed  54/121 Partitions, Violations = 692
Routed  55/121 Partitions, Violations = 692
Routed  56/121 Partitions, Violations = 692
Routed  57/121 Partitions, Violations = 692
Routed  58/121 Partitions, Violations = 692
Routed  59/121 Partitions, Violations = 692
Routed  60/121 Partitions, Violations = 692
Routed  61/121 Partitions, Violations = 692
Routed  62/121 Partitions, Violations = 693
Routed  63/121 Partitions, Violations = 693
Routed  64/121 Partitions, Violations = 693
Routed  65/121 Partitions, Violations = 693
Routed  66/121 Partitions, Violations = 693
Routed  67/121 Partitions, Violations = 693
Routed  68/121 Partitions, Violations = 693
Routed  69/121 Partitions, Violations = 693
Routed  70/121 Partitions, Violations = 693
Routed  71/121 Partitions, Violations = 693
Routed  72/121 Partitions, Violations = 693
Routed  73/121 Partitions, Violations = 693
Routed  74/121 Partitions, Violations = 693
Routed  75/121 Partitions, Violations = 693
Routed  76/121 Partitions, Violations = 693
Routed  77/121 Partitions, Violations = 693
Routed  78/121 Partitions, Violations = 693
Routed  79/121 Partitions, Violations = 693
Routed  80/121 Partitions, Violations = 693
Routed  81/121 Partitions, Violations = 693
Routed  82/121 Partitions, Violations = 693
Routed  83/121 Partitions, Violations = 693
Routed  84/121 Partitions, Violations = 693
Routed  85/121 Partitions, Violations = 693
Routed  86/121 Partitions, Violations = 693
Routed  87/121 Partitions, Violations = 693
Routed  88/121 Partitions, Violations = 693
Routed  89/121 Partitions, Violations = 693
Routed  90/121 Partitions, Violations = 693
Routed  91/121 Partitions, Violations = 693
Routed  92/121 Partitions, Violations = 693
Routed  93/121 Partitions, Violations = 693
Routed  94/121 Partitions, Violations = 693
Routed  95/121 Partitions, Violations = 693
Routed  96/121 Partitions, Violations = 693
Routed  97/121 Partitions, Violations = 693
Routed  98/121 Partitions, Violations = 693
Routed  99/121 Partitions, Violations = 693
Routed  100/121 Partitions, Violations =        693
Routed  101/121 Partitions, Violations =        693
Routed  102/121 Partitions, Violations =        693
Routed  103/121 Partitions, Violations =        693
Routed  104/121 Partitions, Violations =        693
Routed  105/121 Partitions, Violations =        693
Routed  106/121 Partitions, Violations =        693
Routed  107/121 Partitions, Violations =        693
Routed  108/121 Partitions, Violations =        693
Routed  109/121 Partitions, Violations =        693
Routed  110/121 Partitions, Violations =        693
Routed  111/121 Partitions, Violations =        693
Routed  112/121 Partitions, Violations =        693
Routed  113/121 Partitions, Violations =        693
Routed  114/121 Partitions, Violations =        693
Routed  115/121 Partitions, Violations =        693
Routed  116/121 Partitions, Violations =        693
Routed  117/121 Partitions, Violations =        693
Routed  118/121 Partitions, Violations =        693
Routed  119/121 Partitions, Violations =        693
Routed  120/121 Partitions, Violations =        693
Routed  121/121 Partitions, Violations =        693

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      693
        Diff net spacing : 211
        Diff net via-cut spacing : 11
        End of line enclosure : 35
        Less than minimum area : 1
        Off-grid : 28
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 404

[OptimzeIter 1] Elapsed real time: 0:00:07 
[OptimzeIter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[OptimzeIter 1] Stage (MB): Used   73  Alloctr   74  Proc    0 
[OptimzeIter 1] Total (MB): Used  116  Alloctr  117  Proc 8872 
Start DR iteration 0: non-uniform partition
Routed  1/25 Partitions, Violations =   689
Routed  2/25 Partitions, Violations =   683
Routed  3/25 Partitions, Violations =   699
Routed  4/25 Partitions, Violations =   686
Routed  5/25 Partitions, Violations =   686
Routed  6/25 Partitions, Violations =   677
Routed  7/25 Partitions, Violations =   684
Routed  8/25 Partitions, Violations =   692
Routed  9/25 Partitions, Violations =   695
Routed  10/25 Partitions, Violations =  691
Routed  11/25 Partitions, Violations =  698
Routed  12/25 Partitions, Violations =  701
Routed  13/25 Partitions, Violations =  696
Routed  14/25 Partitions, Violations =  694
Routed  15/25 Partitions, Violations =  701
Routed  16/25 Partitions, Violations =  735
Routed  17/25 Partitions, Violations =  733
Routed  18/25 Partitions, Violations =  736
Routed  19/25 Partitions, Violations =  737
Routed  20/25 Partitions, Violations =  748
Routed  21/25 Partitions, Violations =  748
Routed  22/25 Partitions, Violations =  747
Routed  23/25 Partitions, Violations =  748
Routed  24/25 Partitions, Violations =  751
Routed  25/25 Partitions, Violations =  753

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      753
        Diff net spacing : 225
        Diff net via-cut spacing : 8
        End of line enclosure : 73
        Less than minimum area : 7
        Off-grid : 32
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 405

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 8872 

End DR iteration 0 with 25 parts

Start DR iteration 1: non-uniform partition
Routed  1/28 Partitions, Violations =   754
Routed  2/28 Partitions, Violations =   734
Routed  3/28 Partitions, Violations =   743
Routed  4/28 Partitions, Violations =   721
Routed  5/28 Partitions, Violations =   723
Routed  6/28 Partitions, Violations =   724
Routed  7/28 Partitions, Violations =   735
Routed  8/28 Partitions, Violations =   735
Routed  9/28 Partitions, Violations =   737
Routed  10/28 Partitions, Violations =  725
Routed  11/28 Partitions, Violations =  732
Routed  12/28 Partitions, Violations =  717
Routed  13/28 Partitions, Violations =  718
Routed  14/28 Partitions, Violations =  719
Routed  15/28 Partitions, Violations =  717
Routed  16/28 Partitions, Violations =  714
Routed  17/28 Partitions, Violations =  713
Routed  18/28 Partitions, Violations =  721
Routed  19/28 Partitions, Violations =  723
Routed  20/28 Partitions, Violations =  717
Routed  21/28 Partitions, Violations =  708
Routed  22/28 Partitions, Violations =  703
Routed  23/28 Partitions, Violations =  700
Routed  24/28 Partitions, Violations =  676
Routed  25/28 Partitions, Violations =  685
Routed  26/28 Partitions, Violations =  687
Routed  27/28 Partitions, Violations =  708
Routed  28/28 Partitions, Violations =  702

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      702
        Diff net spacing : 207
        Diff net via-cut spacing : 8
        End of line enclosure : 68
        Less than minimum area : 4
        Off-grid : 27
        Short : 388

[Iter 1] Elapsed real time: 0:00:24 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[Iter 1] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 1] Total (MB): Used  116  Alloctr  117  Proc 8872 

End DR iteration 1 with 28 parts

Start DR iteration 2: non-uniform partition
Routed  1/24 Partitions, Violations =   700
Routed  2/24 Partitions, Violations =   700
Routed  3/24 Partitions, Violations =   692
Routed  4/24 Partitions, Violations =   689
Routed  5/24 Partitions, Violations =   696
Routed  6/24 Partitions, Violations =   695
Routed  7/24 Partitions, Violations =   703
Routed  8/24 Partitions, Violations =   705
Routed  9/24 Partitions, Violations =   705
Routed  10/24 Partitions, Violations =  707
Routed  11/24 Partitions, Violations =  709
Routed  12/24 Partitions, Violations =  712
Routed  13/24 Partitions, Violations =  702
Routed  14/24 Partitions, Violations =  718
Routed  15/24 Partitions, Violations =  727
Routed  16/24 Partitions, Violations =  733
Routed  17/24 Partitions, Violations =  748
Routed  18/24 Partitions, Violations =  755
Routed  19/24 Partitions, Violations =  756
Routed  20/24 Partitions, Violations =  756
Routed  21/24 Partitions, Violations =  750
Routed  22/24 Partitions, Violations =  758
Routed  23/24 Partitions, Violations =  758
Routed  24/24 Partitions, Violations =  719

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      719
        Diff net spacing : 237
        Diff net via-cut spacing : 6
        Edge-line via spacing : 1
        End of line enclosure : 69
        Less than minimum area : 4
        Off-grid : 24
        Short : 378

[Iter 2] Elapsed real time: 0:00:35 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Iter 2] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 2] Total (MB): Used  116  Alloctr  117  Proc 8872 

End DR iteration 2 with 24 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    697
Checked 2/9 Partitions, Violations =    697
Checked 3/9 Partitions, Violations =    697
Checked 4/9 Partitions, Violations =    692
Checked 5/9 Partitions, Violations =    691
Checked 6/9 Partitions, Violations =    691
Checked 7/9 Partitions, Violations =    691
Checked 8/9 Partitions, Violations =    691
Checked 9/9 Partitions, Violations =    691
[DRC CHECK] Elapsed real time: 0:00:35 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[DRC CHECK] Stage (MB): Used   73  Alloctr   74  Proc    0 
[DRC CHECK] Total (MB): Used  116  Alloctr  117  Proc 8872 
Start DR iteration 3: non-uniform partition
Routed  1/23 Partitions, Violations =   708
Routed  2/23 Partitions, Violations =   696
Routed  3/23 Partitions, Violations =   715
Routed  4/23 Partitions, Violations =   737
Routed  5/23 Partitions, Violations =   748
Routed  6/23 Partitions, Violations =   769
Routed  7/23 Partitions, Violations =   762
Routed  8/23 Partitions, Violations =   759
Routed  9/23 Partitions, Violations =   764
Routed  10/23 Partitions, Violations =  783
Routed  11/23 Partitions, Violations =  794
Routed  12/23 Partitions, Violations =  795
Routed  13/23 Partitions, Violations =  799
Routed  14/23 Partitions, Violations =  813
Routed  15/23 Partitions, Violations =  826
Routed  16/23 Partitions, Violations =  831
Routed  17/23 Partitions, Violations =  813
Routed  18/23 Partitions, Violations =  809
Routed  19/23 Partitions, Violations =  821
Routed  20/23 Partitions, Violations =  822
Routed  21/23 Partitions, Violations =  812
Routed  22/23 Partitions, Violations =  817
Routed  23/23 Partitions, Violations =  814

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      814
        Diff net spacing : 165
        Diff net via-cut spacing : 12
        End of line enclosure : 78
        Less than minimum area : 11
        Less than minimum width : 2
        Off-grid : 26
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 516

[Iter 3] Elapsed real time: 0:00:52 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[Iter 3] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 3] Total (MB): Used  116  Alloctr  117  Proc 8872 

End DR iteration 3 with 23 parts

Start DR iteration 4: non-uniform partition
Routed  1/22 Partitions, Violations =   827
Routed  2/22 Partitions, Violations =   816
Routed  3/22 Partitions, Violations =   817
Routed  4/22 Partitions, Violations =   820
Routed  5/22 Partitions, Violations =   825
Routed  6/22 Partitions, Violations =   835
Routed  7/22 Partitions, Violations =   843
Routed  8/22 Partitions, Violations =   841
Routed  9/22 Partitions, Violations =   834
Routed  10/22 Partitions, Violations =  843
Routed  11/22 Partitions, Violations =  832
Routed  12/22 Partitions, Violations =  828
Routed  13/22 Partitions, Violations =  815
Routed  14/22 Partitions, Violations =  825
Routed  15/22 Partitions, Violations =  823
Routed  16/22 Partitions, Violations =  837
Routed  17/22 Partitions, Violations =  843
Routed  18/22 Partitions, Violations =  838
Routed  19/22 Partitions, Violations =  846
Routed  20/22 Partitions, Violations =  837
Routed  21/22 Partitions, Violations =  830
Routed  22/22 Partitions, Violations =  828

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      828
        Diff net spacing : 168
        Diff net via-cut spacing : 18
        End of line enclosure : 79
        Off-grid : 23
        Short : 540

[Iter 4] Elapsed real time: 0:01:09 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:10 total=0:01:10
[Iter 4] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 4] Total (MB): Used  116  Alloctr  117  Proc 8872 

End DR iteration 4 with 22 parts

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked 1/2 Partitions, Violations =    828
Checked 2/2 Partitions, Violations =    828

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      828

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  116  Alloctr  117  Proc 8872 
[DR] Elapsed real time: 0:01:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:10 total=0:01:10
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   43  Alloctr   44  Proc 8872 
[DR: Done] Elapsed real time: 0:01:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:10 total=0:01:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   43  Alloctr   44  Proc 8872 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 381 aligned/redundant DRCs. (ZRT-305)

DR finished with 447 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      447
        Diff net spacing : 106
        Diff net via-cut spacing : 18
        End of line enclosure : 45
        Off-grid : 23
        Short : 255



Total Wire Length =                    5023 micron
Total Number of Contacts =             4751
Total Number of Wires =                6374
Total Number of PtConns =              1179
Total Number of Routed Wires =       6374
Total Routed Wire Length =           4295 micron
Total Number of Routed Contacts =       4751
        Layer               M1 :         52 micron
        Layer               M2 :       1475 micron
        Layer               M3 :       2472 micron
        Layer               M4 :        836 micron
        Layer               M5 :        180 micron
        Layer               M6 :          8 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          1
        Via            VIA56SQ :          5
        Via       VIA45SQ(rot) :         65
        Via          VIA34SQ_C :        447
        Via        VIA34BAR1_C :          1
        Via            VIA34SQ :         31
        Via       VIA34SQ(rot) :         30
        Via        VIA3_34SQ_C :         15
        Via          VIA23SQ_C :         48
        Via     VIA23SQ_C(rot) :       1863
        Via        VIA23BAR2_C :          5
        Via            VIA23SQ :          4
        Via       VIA23SQ(rot) :          1
        Via   VIA2_33SQ_C(rot) :        292
        Via   VIA23_3SQ_C(rot) :        124
        Via          VIA12SQ_C :       1363
        Via     VIA12SQ_C(rot) :         36
        Via        VIA12BAR1_C :         20
        Via   VIA12BAR1_C(rot) :          8
        Via            VIA12SQ :          3
        Via       VIA12SQ(rot) :         36
        Via        VIA1_32SQ_C :         21
        Via   VIA1_32SQ_C(rot) :          7
        Via        VIA12_3SQ_C :        291
        Via      VIA1_32_3SQ_C :         34

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4751 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1819    vias)
    Layer VIA2       =  0.00% (0      / 2337    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2337    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (524     vias)
    Layer VIA4       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4751 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
    Layer VIA2       =  0.00% (0      / 2337    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
    Layer VIA4       =  0.00% (0      / 65      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4751 vias)
 
    Layer VIA1       =  0.00% (0      / 1819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1819    vias)
    Layer VIA2       =  0.00% (0      / 2337    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2337    vias)
    Layer VIA3       =  0.00% (0      / 524     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (524     vias)
    Layer VIA4       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 727
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 447
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
icc2_shell> check_lvs -max-errors 2000
Error: unknown option '-max-errors' (CMD-010)
Error: extra positional option '2000' (CMD-012)
icc2_shell> check_lvs -max_errors 2000
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01
Information: Detected short violation. Net1: byte_controller/bit_controller/fSDA[1]. Net2: byte_controller/bit_controller/fSDA[2]. BBox: (31.9450 21.6750)(32.0350 21.7090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U181. Net2: n52. BBox: (33.0340 41.5070)(33.0680 41.5410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U181. Net2: n52. BBox: (33.0340 41.5070)(33.0680 41.5410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_2_42. Net2: n71. BBox: (32.0050 41.5070)(32.0320 41.5410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_2_42. Net2: n71. BBox: (32.0050 41.5070)(32.0320 41.5410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n180. Net2: n204. BBox: (31.4800 41.5810)(31.4950 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U203. Net2: n180. BBox: (31.3450 41.5810)(31.3660 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U203. Net2: n180. BBox: (31.3450 41.5810)(31.3660 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U203. Net2: n180. BBox: (31.4800 41.5810)(31.4950 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U203. Net2: n180. BBox: (31.4800 41.5810)(31.4950 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_2_42. Net2: rxr[1]. BBox: (32.0720 41.5810)(32.0950 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_2_42. Net2: rxr[1]. BBox: (32.0720 41.5810)(32.0950 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U244. Net2: n97. BBox: (30.9620 41.5810)(30.9960 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U244. Net2: n97. BBox: (30.9620 41.5810)(30.9960 41.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U75. Net2: byte_controller/n33. BBox: (27.9280 42.0250)(27.9620 42.0590). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U75. Net2: byte_controller/n33. BBox: (27.9280 42.0250)(27.9620 42.0590). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U75. Net2: byte_controller/n43. BBox: (27.8650 42.0990)(27.8880 42.1330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U75. Net2: byte_controller/n43. BBox: (27.8650 42.0990)(27.8880 42.1330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U75. Net2: byte_controller/n43. BBox: (28.0020 42.0990)(28.0150 42.1330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U75. Net2: byte_controller/n43. BBox: (28.0020 42.0990)(28.0150 42.1330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U182. Net2: n52. BBox: (32.4420 40.9150)(32.4760 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U182. Net2: n52. BBox: (32.4420 40.9150)(32.4760 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U235. Net2: n93. BBox: (30.7400 40.8410)(30.7740 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U235. Net2: n93. BBox: (30.7400 40.8410)(30.7740 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U235. Net2: rxr[3]. BBox: (30.5180 40.8410)(30.5520 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U235. Net2: rxr[3]. BBox: (30.5180 40.8410)(30.5520 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U69. Net2: byte_controller/n33. BBox: (27.2620 40.2490)(27.2960 40.2830). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U69. Net2: byte_controller/n33. BBox: (27.2620 40.2490)(27.2960 40.2830). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U71. Net2: byte_controller/n39. BBox: (27.3360 40.8410)(27.3700 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U71. Net2: byte_controller/n39. BBox: (27.3360 40.8410)(27.3700 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U71. Net2: byte_controller/n33. BBox: (27.5580 40.9150)(27.5920 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U71. Net2: byte_controller/n33. BBox: (27.5580 40.9150)(27.5920 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U69. Net2: byte_controller/n38. BBox: (27.0400 40.2490)(27.0740 40.2830). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U69. Net2: byte_controller/n38. BBox: (27.0400 40.2490)(27.0740 40.2830). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U24. Net2: byte_controller/n65. BBox: (24.7460 40.9150)(24.7800 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U24. Net2: byte_controller/n65. BBox: (24.7460 40.9150)(24.7800 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U20. Net2: byte_controller/n64. BBox: (24.2280 40.3970)(24.2620 40.4130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U20. Net2: byte_controller/n64. BBox: (24.2280 40.3970)(24.2620 40.4130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U24. Net2: byte_controller/n16. BBox: (24.9680 40.9150)(25.0020 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U24. Net2: byte_controller/n16. BBox: (24.9680 40.9150)(25.0020 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/clockctmTdsLR_4_1316. Net2: byte_controller/n63. BBox: (24.0060 40.8410)(24.0400 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/clockctmTdsLR_4_1316. Net2: byte_controller/n63. BBox: (24.0060 40.8410)(24.0400 40.8750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/clockctmTdsLR_4_1316. Net2: byte_controller/dcnt[2]. BBox: (23.7840 40.9150)(23.8180 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/clockctmTdsLR_4_1316. Net2: byte_controller/dcnt[2]. BBox: (23.7840 40.9150)(23.8180 40.9490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U60. Net2: byte_controller/dcnt[2]. BBox: (23.1180 40.2490)(23.1520 40.2830). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U60. Net2: byte_controller/dcnt[2]. BBox: (23.1180 40.2490)(23.1520 40.2830). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/dcnt[1]. Net2: byte_controller/dcnt[2]. BBox: (23.1230 40.2490)(23.1550 40.2670). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U243. Net2: n98. BBox: (37.4740 39.5830)(37.4950 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U243. Net2: n98. BBox: (37.4740 39.5830)(37.4950 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U243. Net2: prer[2]. BBox: (37.4000 39.6570)(37.4340 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U243. Net2: prer[2]. BBox: (37.4000 39.6570)(37.4340 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U228. Net2: n90. BBox: (36.7340 39.6570)(36.7680 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U228. Net2: n90. BBox: (36.7340 39.6570)(36.7680 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U228. Net2: prer[4]. BBox: (36.6850 39.6570)(36.6940 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U228. Net2: prer[4]. BBox: (36.6850 39.6570)(36.6940 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U228. Net2: prer[4]. BBox: (36.8080 39.6570)(36.8350 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U228. Net2: prer[4]. BBox: (36.8080 39.6570)(36.8350 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n90. Net2: prer[4]. BBox: (36.6850 39.6570)(36.7750 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U243. Net2: prer[2]. BBox: (37.2850 39.6570)(37.2860 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U243. Net2: prer[2]. BBox: (37.2850 39.6570)(37.2860 39.6910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U230. Net2: n68. BBox: (36.0680 39.0650)(36.1020 39.0990). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U230. Net2: n68. BBox: (36.0680 39.0650)(36.1020 39.0990). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U175. Net2: n62. BBox: (35.5500 39.5830)(35.5840 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U175. Net2: n62. BBox: (35.5500 39.5830)(35.5840 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n170. Net2: n62. BBox: (35.5450 39.5830)(35.5770 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U171. Net2: n62. BBox: (34.8840 39.5830)(34.9180 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U171. Net2: n62. BBox: (34.8840 39.5830)(34.9180 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n174. Net2: n62. BBox: (34.8840 39.5830)(34.9180 39.5950). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n174. Net2: n62. BBox: (34.8830 39.5830)(34.9170 39.5950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U174. Net2: n62. BBox: (33.9250 39.5830)(33.9560 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U174. Net2: n62. BBox: (33.9250 39.5830)(33.9560 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U174. Net2: n62. BBox: (34.0700 39.5830)(34.0750 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U174. Net2: n62. BBox: (34.0700 39.5830)(34.0750 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U180. Net2: n52. BBox: (32.6640 39.5830)(32.6980 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U180. Net2: n52. BBox: (32.6640 39.5830)(32.6980 39.6170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U279. Net2: prer[0]. BBox: (36.3640 37.8230)(36.3980 37.8410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U279. Net2: prer[0]. BBox: (36.3640 37.8230)(36.3980 37.8410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U221. Net2: prer[4]. BBox: (36.8630 37.8970)(36.8870 37.9170). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U221. Net2: prer[4]. BBox: (36.8040 37.9540)(36.8060 37.9900). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U273. Net2: n68. BBox: (35.9200 38.3990)(35.9540 38.4330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U273. Net2: n68. BBox: (35.9200 38.3990)(35.9540 38.4330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U271. Net2: n68. BBox: (35.2540 37.9550)(35.2880 37.9890). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U271. Net2: n68. BBox: (35.2540 37.9550)(35.2880 37.9890). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U191. Net2: n69. BBox: (31.5230 38.4830)(31.5540 38.4910). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U191. Net2: n69. BBox: (31.4800 38.3990)(31.5140 38.4330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U191. Net2: n69. BBox: (31.4800 38.3990)(31.5140 38.4330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U280. Net2: n182. BBox: (30.8880 37.9550)(30.9220 37.9890). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U280. Net2: n182. BBox: (30.8880 37.9550)(30.9220 37.9890). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U77. Net2: byte_controller/n8. BBox: (22.8220 37.9550)(22.8560 37.9890). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U77. Net2: byte_controller/n8. BBox: (22.8220 37.9550)(22.8560 37.9890). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U77. Net2: byte_controller/n27. BBox: (22.6000 37.8230)(22.6340 37.8410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U77. Net2: byte_controller/n27. BBox: (22.6000 37.8230)(22.6340 37.8410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U12. Net2: byte_controller/n29. BBox: (21.6380 37.3630)(21.6720 37.3970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U12. Net2: byte_controller/n29. BBox: (21.6380 37.3630)(21.6720 37.3970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U40. Net2: byte_controller/n57. BBox: (21.2680 37.8810)(21.3020 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U40. Net2: byte_controller/n57. BBox: (21.2680 37.8810)(21.3020 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U40. Net2: byte_controller/n51. BBox: (21.2050 37.8810)(21.2280 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U40. Net2: byte_controller/n51. BBox: (21.2050 37.8810)(21.2280 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U40. Net2: byte_controller/n51. BBox: (21.3420 37.8810)(21.3550 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U40. Net2: byte_controller/n51. BBox: (21.3420 37.8810)(21.3550 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/n51. Net2: byte_controller/n57. BBox: (21.2650 37.8810)(21.3550 37.9150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1346. Net2: byte_controller/bit_controller/N66. BBox: (39.1020 37.3630)(39.1150 37.3770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1346. Net2: byte_controller/bit_controller/N66. BBox: (39.1020 37.3630)(39.1150 37.3770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1346. Net2: byte_controller/bit_controller/N66. BBox: (38.9650 37.3630)(38.9880 37.3770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1346. Net2: byte_controller/bit_controller/N66. BBox: (38.9650 37.3630)(38.9880 37.3770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1346. Net2: byte_controller/bit_controller/n52. BBox: (39.0280 37.2220)(39.0620 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1346. Net2: byte_controller/bit_controller/n52. BBox: (39.0280 37.2220)(39.0620 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U213. Net2: prer[12]. BBox: (37.4050 37.1410)(37.5550 37.1420). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U213. Net2: prer[12]. BBox: (37.5480 37.1680)(37.5550 37.1750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U213. Net2: prer[12]. BBox: (37.5480 37.1680)(37.5550 37.1750). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U213. Net2: n160. BBox: (37.4740 37.2150)(37.5080 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U213. Net2: n160. BBox: (37.4740 37.2150)(37.5080 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U219. Net2: prer[2]. BBox: (36.5630 37.2830)(36.5910 37.3070). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U219. Net2: prer[2]. BBox: (36.5050 37.2150)(36.5090 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n65. Net2: prer[2]. BBox: (36.6250 37.2150)(36.6550 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: n94. BBox: (35.7850 36.6230)(35.8060 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: n94. BBox: (35.7850 36.6230)(35.8060 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: n94. BBox: (35.9200 36.6230)(35.9350 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: n94. BBox: (35.9200 36.6230)(35.9350 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: prer[3]. BBox: (35.8460 36.6230)(35.8800 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: prer[3]. BBox: (35.8460 36.6230)(35.8800 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: prer[3]. BBox: (35.9940 36.6230)(35.9950 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U234. Net2: prer[3]. BBox: (35.9940 36.6230)(35.9950 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n94. Net2: prer[3]. BBox: (35.8450 36.6230)(35.9350 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_41. Net2: n66. BBox: (34.4650 37.2150)(34.4740 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_41. Net2: n66. BBox: (34.4650 37.2150)(34.4740 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_41. Net2: prer[1]. BBox: (34.5140 37.2150)(34.5480 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_41. Net2: prer[1]. BBox: (34.5140 37.2150)(34.5480 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n66. Net2: prer[1]. BBox: (34.4650 37.2150)(34.5550 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U13. Net2: wb_rst_i. BBox: (31.0360 36.6230)(31.0700 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U13. Net2: wb_rst_i. BBox: (31.0360 36.6230)(31.0700 36.6570). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U13. Net2: n57. BBox: (30.9850 36.6970)(30.9960 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U13. Net2: n57. BBox: (30.9850 36.6970)(30.9960 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U185. Net2: n55. BBox: (30.0740 37.2150)(30.1080 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U185. Net2: n55. BBox: (30.0740 37.2150)(30.1080 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: wb_we_i. BBox: (26.0040 36.6970)(26.0350 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: wb_we_i. BBox: (26.0040 36.6970)(26.0350 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: wb_we_i. BBox: (25.8850 36.6970)(25.8900 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: wb_we_i. BBox: (25.8850 36.6970)(25.8900 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: n59. BBox: (26.0780 36.7710)(26.0950 36.8050). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: n59. BBox: (26.0780 36.7710)(26.0950 36.8050). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: n59. BBox: (25.9450 36.7710)(25.9640 36.7780). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U207. Net2: n59. BBox: (25.9450 36.7710)(25.9640 36.7780). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U12. Net2: byte_controller/n56. BBox: (21.8600 37.2150)(21.8940 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U12. Net2: byte_controller/n56. BBox: (21.8600 37.2150)(21.8940 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n47. BBox: (22.1650 37.2890)(22.1900 37.3230). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n47. BBox: (22.1650 37.2890)(22.1900 37.3230). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n47. BBox: (22.3040 37.2890)(22.3150 37.3230). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n47. BBox: (22.3040 37.2890)(22.3150 37.3230). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n7. BBox: (22.1050 37.2150)(22.1160 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n7. BBox: (22.1050 37.2150)(22.1160 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n7. BBox: (22.2300 37.2220)(22.2550 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U17. Net2: byte_controller/n7. BBox: (22.2300 37.2220)(22.2550 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U99. Net2: byte_controller/n47. BBox: (20.6020 37.2150)(20.6360 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U99. Net2: byte_controller/n47. BBox: (20.6020 37.2150)(20.6360 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/c_state[1]. Net2: byte_controller/n46. BBox: (20.6030 37.2310)(20.6370 37.2490). Layer: M2. (RT-586)
Information: Detected short violation. Net1: byte_controller/c_state[1]. Net2: byte_controller/n47. BBox: (20.6250 37.2150)(20.7350 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/c_state[1]. Net2: byte_controller/n47. BBox: (20.6650 37.2150)(20.7350 37.2490). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U31. Net2: cr[5]. BBox: (19.5250 36.6970)(19.5260 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U31. Net2: cr[5]. BBox: (19.6400 36.6970)(19.6740 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U31. Net2: cr[5]. BBox: (19.6400 36.6970)(19.6740 36.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_35. Net2: byte_controller/bit_controller/n22. BBox: (40.7300 35.5130)(40.7640 35.5470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_35. Net2: byte_controller/bit_controller/n22. BBox: (40.7300 35.5130)(40.7640 35.5470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U212. Net2: prer[11]. BBox: (37.4740 35.5870)(37.4950 35.6210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U212. Net2: prer[11]. BBox: (37.4740 35.5870)(37.4950 35.6210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U212. Net2: n160. BBox: (37.4050 35.5870)(37.4340 35.6210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U212. Net2: n160. BBox: (37.4050 35.5870)(37.4340 35.6210). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n160. Net2: prer[11]. BBox: (37.4050 35.5870)(37.4950 35.6210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U218. Net2: n65. BBox: (36.9850 36.0310)(36.9900 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U218. Net2: n65. BBox: (36.9850 36.0310)(36.9900 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U217. Net2: prer[0]. BBox: (36.5860 35.4430)(36.6200 35.4730). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U217. Net2: prer[0]. BBox: (36.5860 35.4430)(36.6200 35.4730). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U218. Net2: prer[1]. BBox: (37.0300 36.0310)(37.0640 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U218. Net2: prer[1]. BBox: (37.0300 36.0310)(37.0640 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n65. Net2: prer[1]. BBox: (36.9850 36.0310)(37.0750 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U220. Net2: n65. BBox: (35.5500 36.0310)(35.5750 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U220. Net2: n65. BBox: (35.5500 36.0310)(35.5750 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U220. Net2: prer[3]. BBox: (35.4850 36.1050)(35.5100 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U220. Net2: prer[3]. BBox: (35.4850 36.1050)(35.5100 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U167. Net2: n161. BBox: (33.8480 36.1050)(33.8820 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U167. Net2: n161. BBox: (33.8480 36.1050)(33.8820 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U167. Net2: placeHFSNET_0. BBox: (33.6260 36.0310)(33.6600 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U167. Net2: placeHFSNET_0. BBox: (33.6260 36.0310)(33.6600 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U82. Net2: byte_controller/n32. BBox: (24.1540 35.4390)(24.1880 35.4730). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U82. Net2: byte_controller/n32. BBox: (24.1540 35.4390)(24.1880 35.4730). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U82. Net2: byte_controller/n78. BBox: (24.3760 35.4390)(24.4100 35.4730). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U82. Net2: byte_controller/n78. BBox: (24.3760 35.4390)(24.4100 35.4730). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U32. Net2: byte_controller/n29. BBox: (24.3760 36.1050)(24.4100 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U32. Net2: byte_controller/n29. BBox: (24.3760 36.1050)(24.4100 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U32. Net2: byte_controller/n27. BBox: (24.1540 36.1050)(24.1880 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U32. Net2: byte_controller/n27. BBox: (24.1540 36.1050)(24.1880 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U86. Net2: byte_controller/core_ack. BBox: (23.5620 36.0310)(23.5960 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U86. Net2: byte_controller/core_ack. BBox: (23.5620 36.0310)(23.5960 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U85. Net2: byte_controller/c_state[4]. BBox: (23.4140 35.5130)(23.4480 35.5470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U85. Net2: byte_controller/c_state[4]. BBox: (23.4140 35.5130)(23.4480 35.5470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/c_state[4]. Net2: byte_controller/n71. BBox: (23.4230 35.5130)(23.4550 35.5470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U35. Net2: byte_controller/n68. BBox: (22.2300 36.1050)(22.2640 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U35. Net2: byte_controller/n68. BBox: (22.2300 36.1050)(22.2640 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U35. Net2: byte_controller/n11. BBox: (22.3040 36.1050)(22.3150 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U35. Net2: byte_controller/n11. BBox: (22.3040 36.1050)(22.3150 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/n11. Net2: byte_controller/n68. BBox: (22.2250 36.1050)(22.3150 36.1390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U36. Net2: cr[4]. BBox: (20.3060 36.0310)(20.3400 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U36. Net2: cr[4]. BBox: (20.3060 36.0310)(20.3400 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U36. Net2: cr[4]. BBox: (20.4540 36.0310)(20.4550 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U36. Net2: cr[4]. BBox: (20.4540 36.0310)(20.4550 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/c_state[0]. Net2: cr[4]. BBox: (20.3050 36.0310)(20.3370 36.0650). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U209. Net2: prer[8]. BBox: (36.8040 34.4020)(36.8060 34.4190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U210. Net2: prer[9]. BBox: (36.8040 34.7810)(36.8060 34.8080). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U202. Net2: n177. BBox: (30.7400 33.7370)(30.7740 33.7710). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U202. Net2: n177. BBox: (30.7400 33.7370)(30.7740 33.7710). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U186. Net2: n55. BBox: (30.8140 34.7730)(30.8350 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U186. Net2: n55. BBox: (30.8140 34.7730)(30.8350 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U186. Net2: n55. BBox: (30.6850 34.7730)(30.7000 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U186. Net2: n55. BBox: (30.6850 34.7730)(30.7000 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n55. Net2: n56. BBox: (30.6850 34.7730)(30.7000 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U187. Net2: n55. BBox: (30.0740 33.7370)(30.1080 33.7710). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U187. Net2: n55. BBox: (30.0740 33.7370)(30.1080 33.7710). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U188. Net2: n55. BBox: (29.3650 34.3290)(29.3680 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U188. Net2: n55. BBox: (29.3650 34.3290)(29.3680 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U188. Net2: n55. BBox: (29.4820 34.3290)(29.5150 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U188. Net2: n55. BBox: (29.4820 34.3290)(29.5150 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U67. Net2: byte_controller/n37. BBox: (26.6700 34.8470)(26.7040 34.8810). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U67. Net2: byte_controller/n37. BBox: (26.6700 34.8470)(26.7040 34.8810). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U61. Net2: byte_controller/n25. BBox: (26.5960 34.3290)(26.6300 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U61. Net2: byte_controller/n25. BBox: (26.5960 34.3290)(26.6300 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U67. Net2: byte_controller/n33. BBox: (26.8920 34.8470)(26.9260 34.8810). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U67. Net2: byte_controller/n33. BBox: (26.8920 34.8470)(26.9260 34.8810). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U61. Net2: byte_controller/n36. BBox: (26.3740 34.3290)(26.4080 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U61. Net2: byte_controller/n36. BBox: (26.3740 34.3290)(26.4080 34.3630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n74. BBox: (24.1540 34.9210)(24.1750 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n74. BBox: (24.1540 34.9210)(24.1750 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n9. BBox: (24.2280 34.9210)(24.2350 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n9. BBox: (24.2280 34.9210)(24.2350 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n9. BBox: (24.0850 34.9210)(24.1140 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n9. BBox: (24.0850 34.9210)(24.1140 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/n74. Net2: byte_controller/n9. BBox: (24.0850 34.9210)(24.1750 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U81. Net2: rxr[7]. BBox: (23.4880 34.8470)(23.5220 34.8810). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U81. Net2: rxr[7]. BBox: (23.4880 34.8470)(23.5220 34.8810). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n74. BBox: (24.0250 34.9210)(24.0400 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U80. Net2: byte_controller/n74. BBox: (24.0250 34.9210)(24.0400 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U81. Net2: byte_controller/n76. BBox: (23.5620 34.9210)(23.5750 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U81. Net2: byte_controller/n76. BBox: (23.5620 34.9210)(23.5750 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U81. Net2: byte_controller/n76. BBox: (23.4250 34.9210)(23.4480 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U81. Net2: byte_controller/n76. BBox: (23.4250 34.9210)(23.4480 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U65. Net2: byte_controller/c_state[4]. BBox: (22.7480 34.9210)(22.7820 34.9550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U15. Net2: byte_controller/n55. BBox: (20.4540 34.7730)(20.4880 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U15. Net2: byte_controller/n55. BBox: (20.4540 34.7730)(20.4880 34.8070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_28. Net2: byte_controller/bit_controller/n22. BBox: (40.4650 33.1450)(40.4680 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_28. Net2: byte_controller/bit_controller/n22. BBox: (40.4650 33.1450)(40.4680 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_28. Net2: byte_controller/bit_controller/n22. BBox: (40.5820 33.1450)(40.6150 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_28. Net2: byte_controller/bit_controller/n22. BBox: (40.5820 33.1450)(40.6150 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_43. Net2: byte_controller/bit_controller/n22. BBox: (39.9160 33.7370)(39.9500 33.7540). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_43. Net2: byte_controller/bit_controller/n22. BBox: (39.9160 33.7370)(39.9500 33.7540). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_26. Net2: byte_controller/bit_controller/n22. BBox: (39.9160 33.1450)(39.9500 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_26. Net2: byte_controller/bit_controller/n22. BBox: (39.9160 33.1450)(39.9500 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U215. Net2: prer[14]. BBox: (36.8080 33.1450)(36.8350 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U215. Net2: prer[14]. BBox: (36.8080 33.1450)(36.8350 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U215. Net2: n160. BBox: (36.7450 33.1450)(36.7680 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U215. Net2: n160. BBox: (36.7450 33.1450)(36.7680 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n160. Net2: prer[14]. BBox: (36.7450 33.1450)(36.8350 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U264. Net2: n68. BBox: (33.5520 33.0710)(33.5860 33.1050). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U264. Net2: n68. BBox: (33.5520 33.0710)(33.5860 33.1050). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U176. Net2: n62. BBox: (32.5160 33.5890)(32.5500 33.6230). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U176. Net2: n62. BBox: (32.5160 33.5890)(32.5500 33.6230). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U177. Net2: n62. BBox: (31.7760 33.6630)(31.8100 33.6970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U177. Net2: n62. BBox: (31.7760 33.6630)(31.8100 33.6970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_4_1340. Net2: n71. BBox: (30.6250 33.1450)(30.7740 33.1790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U46. Net2: byte_controller/n53. BBox: (20.2320 33.6630)(20.2660 33.6970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U46. Net2: byte_controller/n53. BBox: (20.2320 33.6630)(20.2660 33.6970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U46. Net2: byte_controller/n5. BBox: (20.0100 33.6630)(20.0440 33.6970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/U46. Net2: byte_controller/n5. BBox: (20.0100 33.6630)(20.0440 33.6970). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1307. Net2: byte_controller/bit_controller/n120_CDR1. BBox: (42.4320 31.8870)(42.4660 31.9210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1307. Net2: byte_controller/bit_controller/n120_CDR1. BBox: (42.4320 31.8870)(42.4660 31.9210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/clockctmTdsLR_2_1322. Net2: byte_controller/bit_controller/sub_226/tmp_net43. BBox: (43.0240 32.4050)(43.0580 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/clockctmTdsLR_2_1322. Net2: byte_controller/bit_controller/sub_226/tmp_net43. BBox: (43.0240 32.4050)(43.0580 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U216. Net2: prer[15]. BBox: (35.5500 31.9610)(35.5750 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U216. Net2: prer[15]. BBox: (35.5500 31.9610)(35.5750 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U216. Net2: n160. BBox: (35.4850 31.9610)(35.5100 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U216. Net2: n160. BBox: (35.4850 31.9610)(35.5100 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n160. Net2: prer[15]. BBox: (35.4850 31.9610)(35.5750 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U249. Net2: n68. BBox: (33.2560 32.4050)(33.2900 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U249. Net2: n68. BBox: (33.2560 32.4050)(33.2900 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_2_1319. Net2: n81. BBox: (33.3300 31.9610)(33.3640 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_2_1319. Net2: n81. BBox: (33.3300 31.9610)(33.3640 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U240. Net2: n68. BBox: (32.9940 31.8830)(32.9970 31.9050). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U240. Net2: n68. BBox: (33.0340 31.8130)(33.0550 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U240. Net2: n68. BBox: (33.0340 31.8130)(33.0550 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U240. Net2: n68. BBox: (32.9050 31.8460)(32.9200 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U240. Net2: n68. BBox: (32.9050 31.8460)(32.9200 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_2_1319. Net2: n66. BBox: (33.5520 31.8230)(33.5860 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_2_1319. Net2: n66. BBox: (33.5520 31.8230)(33.5860 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_39. Net2: n66. BBox: (31.7020 31.9610)(31.7350 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_39. Net2: n66. BBox: (31.7020 31.9610)(31.7350 31.9950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_1_1311. Net2: n85. BBox: (32.4420 32.5530)(32.4550 32.5870). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_1_1311. Net2: n85. BBox: (32.4420 32.5530)(32.4550 32.5870). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_39. Net2: prer[5]. BBox: (31.6450 31.8870)(31.6620 31.9210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_39. Net2: prer[5]. BBox: (31.6450 31.8870)(31.6620 31.9210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_1_1311. Net2: tmp_net18. BBox: (32.3680 32.4790)(32.4020 32.5130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: clockctmTdsLR_1_1311. Net2: tmp_net18. BBox: (32.3680 32.4790)(32.4020 32.5130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U268. Net2: n176. BBox: (30.2220 32.4050)(30.2560 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U268. Net2: n176. BBox: (30.2220 32.4050)(30.2560 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U197. Net2: n69. BBox: (29.7780 32.4050)(29.8120 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U197. Net2: n69. BBox: (29.7780 32.4050)(29.8120 32.4390). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U198. Net2: n69. BBox: (29.4250 32.0350)(29.4420 32.0420). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U198. Net2: n69. BBox: (29.4250 32.0350)(29.4420 32.0420). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U198. Net2: n69. BBox: (29.5560 32.0350)(29.5750 32.0420). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U198. Net2: n69. BBox: (29.5560 32.0350)(29.5750 32.0420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n167. Net2: n69. BBox: (29.5050 32.0350)(29.5170 32.0690). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n167. Net2: n69. BBox: (29.5050 32.0350)(29.5750 32.0690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_33. Net2: i2c_al. BBox: (28.2240 31.8130)(28.2580 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_33. Net2: i2c_al. BBox: (28.2240 31.8130)(28.2580 31.8470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_33. Net2: n200. BBox: (28.4460 31.8870)(28.4800 31.9210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: placectmTdsLR_1_33. Net2: n200. BBox: (28.4460 31.8870)(28.4800 31.9210). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_12. Net2: byte_controller/bit_controller/n22. BBox: (41.6030 31.2830)(41.6180 31.3130). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_12. Net2: byte_controller/bit_controller/n22. BBox: (41.5450 31.2210)(41.5780 31.2550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_12. Net2: byte_controller/bit_controller/n22. BBox: (41.5450 31.2210)(41.5780 31.2550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_12. Net2: byte_controller/bit_controller/n22. BBox: (41.6920 31.2210)(41.6950 31.2550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_12. Net2: byte_controller/bit_controller/n22. BBox: (41.6920 31.2210)(41.6950 31.2550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_51. Net2: byte_controller/bit_controller/n22. BBox: (40.2120 30.6460)(40.2460 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_51. Net2: byte_controller/bit_controller/n22. BBox: (40.2120 30.6460)(40.2460 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U127. Net2: byte_controller/bit_controller/n112. BBox: (37.9920 30.7770)(38.0260 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U127. Net2: byte_controller/bit_controller/n112. BBox: (37.9920 30.7770)(38.0260 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U127. Net2: byte_controller/bit_controller/n103. BBox: (38.0660 30.7030)(38.1000 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U127. Net2: byte_controller/bit_controller/n103. BBox: (38.0660 30.7030)(38.1000 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U127. Net2: byte_controller/bit_controller/n103. BBox: (38.2140 30.7030)(38.2150 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U127. Net2: byte_controller/bit_controller/n103. BBox: (38.2140 30.7030)(38.2150 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n103. BBox: (37.3450 30.6290)(37.3600 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n103. BBox: (37.3450 30.6290)(37.3600 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n103. BBox: (37.4740 30.6290)(37.4950 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n103. BBox: (37.4740 30.6290)(37.4950 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n111. BBox: (37.4000 30.7030)(37.4340 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n111. BBox: (37.4000 30.7030)(37.4340 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n103. Net2: byte_controller/bit_controller/n193. BBox: (37.4650 30.6290)(37.4950 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n111. BBox: (37.2850 30.7030)(37.2860 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U123. Net2: byte_controller/bit_controller/n111. BBox: (37.2850 30.7030)(37.2860 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U224. Net2: n65. BBox: (34.5880 30.7770)(34.6150 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U224. Net2: n65. BBox: (34.5880 30.7770)(34.6150 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U223. Net2: n65. BBox: (34.2230 31.2370)(34.2250 31.2570). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U223. Net2: n65. BBox: (34.2230 31.2370)(34.2250 31.2570). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U223. Net2: n65. BBox: (34.1650 31.2950)(34.1970 31.3290). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U223. Net2: prer[6]. BBox: (34.2920 31.2210)(34.3260 31.2550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U223. Net2: prer[6]. BBox: (34.2920 31.2210)(34.3260 31.2550). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U224. Net2: prer[7]. BBox: (34.5250 30.7770)(34.5480 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U224. Net2: prer[7]. BBox: (34.5250 30.7770)(34.5480 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: n65. Net2: prer[7]. BBox: (34.5250 30.7770)(34.6150 30.8110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U95. Net2: wb_adr_i[0]. BBox: (31.4800 30.7030)(31.5140 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U95. Net2: wb_adr_i[0]. BBox: (31.4060 30.7030)(31.4400 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U95. Net2: wb_adr_i[0]. BBox: (31.4060 30.7030)(31.4400 30.7370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U175. Net2: byte_controller/bit_controller/c_state[15]. BBox: (25.3380 30.6290)(25.3720 30.6630). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U43. Net2: byte_controller/bit_controller/n56. BBox: (21.2680 30.8510)(21.3020 30.8790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U43. Net2: byte_controller/bit_controller/n56. BBox: (21.2680 30.8510)(21.3020 30.8790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/U22. Net2: byte_controller/bit_controller/sub_226/n4. BBox: (43.9120 29.3710)(43.9460 29.4050). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/U22. Net2: byte_controller/bit_controller/sub_226/n4. BBox: (43.9120 29.3710)(43.9460 29.4050). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/U22. Net2: byte_controller/bit_controller/sub_226/n16. BBox: (43.7050 29.5930)(43.7240 29.6130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/U22. Net2: byte_controller/bit_controller/sub_226/n16. BBox: (43.7050 29.5930)(43.7240 29.6130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/U28. Net2: byte_controller/bit_controller/sub_226/n8. BBox: (41.4700 29.5190)(41.5040 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_226/U28. Net2: byte_controller/bit_controller/sub_226/n8. BBox: (41.4700 29.5190)(41.5040 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U121. Net2: byte_controller/bit_controller/n103. BBox: (38.5840 29.5190)(38.6180 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U121. Net2: byte_controller/bit_controller/n103. BBox: (38.5840 29.5190)(38.6180 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_47. Net2: byte_controller/bit_controller/n22. BBox: (39.4720 29.4450)(39.5060 29.4790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_47. Net2: byte_controller/bit_controller/n22. BBox: (39.4720 29.4450)(39.5060 29.4790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n131. Net2: byte_controller/bit_controller/n99. BBox: (39.0230 28.9430)(39.0550 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U96. Net2: wb_adr_i[1]. BBox: (30.8140 30.1110)(30.8480 30.1450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/core_txd. BBox: (24.6850 29.5190)(24.7060 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/core_txd. BBox: (24.6850 29.5190)(24.7060 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/core_txd. BBox: (24.8200 29.5190)(24.8350 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/core_txd. BBox: (24.8200 29.5190)(24.8350 29.5530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/bit_controller/c_state[16]. BBox: (24.7460 29.4450)(24.7800 29.4790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/bit_controller/c_state[16]. BBox: (24.7460 29.4450)(24.7800 29.4790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/bit_controller/c_state[16]. BBox: (24.8940 29.4450)(24.8950 29.4790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U190. Net2: byte_controller/bit_controller/c_state[16]. BBox: (24.8940 29.4450)(24.8950 29.4790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1325. Net2: byte_controller/bit_controller/n3. BBox: (20.2300 29.0260)(20.2750 29.0350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_59. Net2: byte_controller/bit_controller/n22. BBox: (42.4320 28.2610)(42.4660 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_59. Net2: byte_controller/bit_controller/n22. BBox: (42.4320 28.2610)(42.4660 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_57. Net2: byte_controller/bit_controller/n22. BBox: (41.9140 27.7430)(41.9480 27.7770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_57. Net2: byte_controller/bit_controller/n22. BBox: (41.9140 27.7430)(41.9480 27.7770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_55. Net2: byte_controller/bit_controller/n22. BBox: (40.5250 28.7790)(40.5420 28.8130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_55. Net2: byte_controller/bit_controller/n22. BBox: (40.5250 28.7790)(40.5420 28.8130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_55. Net2: byte_controller/bit_controller/n22. BBox: (40.6560 28.7790)(40.6750 28.8130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_55. Net2: byte_controller/bit_controller/n22. BBox: (40.6560 28.7790)(40.6750 28.8130). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n22. Net2: byte_controller/bit_controller/n9. BBox: (40.6560 28.7790)(40.6750 28.8130). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U47. Net2: byte_controller/bit_controller/n131. BBox: (38.9050 28.9270)(38.9140 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U47. Net2: byte_controller/bit_controller/n131. BBox: (38.9050 28.9270)(38.9140 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U47. Net2: byte_controller/bit_controller/n131. BBox: (39.0280 28.9270)(39.0550 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U47. Net2: byte_controller/bit_controller/n131. BBox: (39.0280 28.9270)(39.0550 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U36. Net2: wb_rst_i. BBox: (35.1800 27.7430)(35.2140 27.7770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_14. Net2: byte_controller/bit_controller/slave_wait. BBox: (30.5180 28.2610)(30.5520 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_14. Net2: byte_controller/bit_controller/slave_wait. BBox: (30.5180 28.2610)(30.5520 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U163. Net2: byte_controller/bit_controller/n1. BBox: (25.4120 28.3350)(25.4460 28.3690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U163. Net2: byte_controller/bit_controller/n1. BBox: (25.4120 28.3350)(25.4460 28.3690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U186. Net2: byte_controller/bit_controller/n80. BBox: (26.2260 28.2610)(26.2600 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U186. Net2: byte_controller/bit_controller/n80. BBox: (26.2260 28.2610)(26.2600 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U163. Net2: byte_controller/bit_controller/n84. BBox: (25.3380 28.2610)(25.3720 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U163. Net2: byte_controller/bit_controller/n84. BBox: (25.3380 28.2610)(25.3720 28.2950). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1325. Net2: byte_controller/bit_controller/tmp_net49. BBox: (20.3060 28.9270)(20.3350 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1325. Net2: byte_controller/bit_controller/tmp_net49. BBox: (20.3060 28.9270)(20.3350 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1325. Net2: byte_controller/bit_controller/tmp_net49. BBox: (20.1850 28.9270)(20.1920 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_1_1325. Net2: byte_controller/bit_controller/tmp_net49. BBox: (20.1850 28.9270)(20.1920 28.9610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_49. Net2: byte_controller/bit_controller/n22. BBox: (41.3220 27.6690)(41.3560 27.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_49. Net2: byte_controller/bit_controller/n22. BBox: (41.3220 27.6690)(41.3560 27.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U89. Net2: clockgre_a_INV_130_0. BBox: (39.5460 26.5590)(39.5800 26.5930). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U89. Net2: clockgre_a_INV_130_0. BBox: (39.5460 26.5590)(39.5800 26.5930). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_258/U10. Net2: byte_controller/bit_controller/sub_258/n10. BBox: (37.4740 27.0030)(37.4950 27.0370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U119. Net2: byte_controller/bit_controller/n103. BBox: (36.8080 27.0770)(36.8420 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U119. Net2: byte_controller/bit_controller/n103. BBox: (36.8080 27.0770)(36.8420 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U119. Net2: byte_controller/bit_controller/n109. BBox: (36.7450 27.0770)(36.7680 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U119. Net2: byte_controller/bit_controller/n109. BBox: (36.7450 27.0770)(36.7680 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U119. Net2: byte_controller/bit_controller/n109. BBox: (36.8820 27.0770)(36.8950 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U119. Net2: byte_controller/bit_controller/n109. BBox: (36.8820 27.0770)(36.8950 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n103. Net2: byte_controller/bit_controller/n109. BBox: (36.8050 27.0770)(36.8950 27.1110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_258/U26. Net2: byte_controller/bit_controller/sub_258/n10. BBox: (36.4450 26.5590)(36.4720 26.5930). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U36. Net2: wb_rst_i. BBox: (35.0650 27.7430)(35.0660 27.7770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U36. Net2: wb_rst_i. BBox: (35.0650 27.7430)(35.0660 27.7770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n103. BBox: (35.8460 27.6690)(35.8800 27.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n103. BBox: (35.8460 27.6690)(35.8800 27.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n103. BBox: (35.9940 27.6690)(35.9950 27.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n103. BBox: (35.9940 27.6690)(35.9950 27.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n108. BBox: (35.7850 27.5950)(35.8060 27.6290). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n108. BBox: (35.7850 27.5950)(35.8060 27.6290). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n108. BBox: (35.9200 27.6210)(35.9350 27.6290). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U117. Net2: byte_controller/bit_controller/n108. BBox: (35.9200 27.6210)(35.9350 27.6290). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U174. Net2: byte_controller/bit_controller/c_state[8]. BBox: (23.7850 26.5590)(23.8180 26.5930). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U174. Net2: byte_controller/bit_controller/c_state[8]. BBox: (23.9320 26.5590)(23.9350 26.5930). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U174. Net2: byte_controller/bit_controller/c_state[8]. BBox: (23.9320 26.5590)(23.9350 26.5930). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U141. Net2: byte_controller/bit_controller/n1. BBox: (20.1580 27.0030)(20.1920 27.0370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U141. Net2: byte_controller/bit_controller/n1. BBox: (20.1580 27.0030)(20.1920 27.0370). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U100. Net2: byte_controller/bit_controller/n133. BBox: (40.2860 25.8190)(40.3200 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U100. Net2: byte_controller/bit_controller/n133. BBox: (40.2860 25.8190)(40.3200 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U100. Net2: byte_controller/bit_controller/n103. BBox: (40.2120 25.8230)(40.2460 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U100. Net2: byte_controller/bit_controller/n103. BBox: (40.2120 25.8230)(40.2460 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n103. Net2: byte_controller/bit_controller/n133. BBox: (40.2120 25.8190)(40.2550 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/filter_cnt[10]. Net2: byte_controller/bit_controller/filter_cnt[12]. BBox: (40.2830 25.3750)(40.3170 25.3930). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U214. Net2: byte_controller/bit_controller/filter_cnt[12]. BBox: (40.1650 25.3750)(40.1720 25.4090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U214. Net2: byte_controller/bit_controller/filter_cnt[12]. BBox: (40.2860 25.3750)(40.3150 25.4090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U214. Net2: byte_controller/bit_controller/filter_cnt[12]. BBox: (40.2860 25.3750)(40.3150 25.4090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U89. Net2: byte_controller/bit_controller/n132. BBox: (39.3250 26.4850)(39.3580 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U89. Net2: byte_controller/bit_controller/n132. BBox: (39.3250 26.4850)(39.3580 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U89. Net2: byte_controller/bit_controller/n132. BBox: (39.4720 26.4850)(39.4750 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U89. Net2: byte_controller/bit_controller/n132. BBox: (39.4720 26.4850)(39.4750 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U113. Net2: byte_controller/bit_controller/n103. BBox: (37.2520 25.3010)(37.2860 25.3350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U113. Net2: byte_controller/bit_controller/n103. BBox: (37.2520 25.3010)(37.2860 25.3350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U115. Net2: byte_controller/bit_controller/n107. BBox: (36.4450 25.9670)(36.4720 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U115. Net2: byte_controller/bit_controller/n107. BBox: (36.4450 25.9670)(36.4720 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U115. Net2: byte_controller/bit_controller/n107. BBox: (36.5860 25.9670)(36.5950 25.9790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U115. Net2: byte_controller/bit_controller/n107. BBox: (36.5860 25.9670)(36.5950 25.9790). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U115. Net2: byte_controller/bit_controller/n103. BBox: (36.5120 25.8230)(36.5460 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U115. Net2: byte_controller/bit_controller/n103. BBox: (36.5120 25.8230)(36.5460 25.8530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U167. Net2: byte_controller/bit_controller/n97. BBox: (33.3300 25.8930)(33.3550 25.9270). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U167. Net2: byte_controller/bit_controller/n97. BBox: (33.3300 25.8930)(33.3550 25.9270). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U167. Net2: byte_controller/bit_controller/fSCL[0]. BBox: (33.2650 25.9670)(33.2900 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U167. Net2: byte_controller/bit_controller/fSCL[0]. BBox: (33.2650 25.9670)(33.2900 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U171. Net2: byte_controller/bit_controller/fSCL[1]. BBox: (32.4420 25.9670)(32.4760 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U171. Net2: byte_controller/bit_controller/fSCL[1]. BBox: (32.4420 25.9670)(32.4760 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_7. Net2: byte_controller/bit_controller/fSCL[0]. BBox: (31.4800 25.3750)(31.5140 25.3770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_7. Net2: byte_controller/bit_controller/fSCL[0]. BBox: (31.4800 25.3750)(31.5140 25.3770). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U137. Net2: byte_controller/bit_controller/n1. BBox: (26.5960 26.4850)(26.6300 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U137. Net2: byte_controller/bit_controller/n1. BBox: (26.5960 26.4850)(26.6300 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n1. BBox: (26.0780 26.4850)(26.0950 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n1. BBox: (26.0780 26.4850)(26.0950 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n1. BBox: (25.9450 26.4850)(25.9640 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n1. BBox: (25.9450 26.4850)(25.9640 26.5190). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n65. BBox: (26.0040 26.4110)(26.0350 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n65. BBox: (26.0040 26.4110)(26.0350 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n65. BBox: (25.8850 26.4370)(25.8900 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U159. Net2: byte_controller/bit_controller/n65. BBox: (25.8850 26.4370)(25.8900 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U28. Net2: byte_controller/bit_controller/n1. BBox: (24.9680 25.3010)(25.0020 25.3350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U28. Net2: byte_controller/bit_controller/n1. BBox: (24.9680 25.3010)(25.0020 25.3350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U30. Net2: byte_controller/bit_controller/n1. BBox: (21.0460 26.4110)(21.0550 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U30. Net2: byte_controller/bit_controller/n1. BBox: (21.0460 26.4110)(21.0550 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U30. Net2: byte_controller/bit_controller/n1. BBox: (20.9050 26.4110)(20.9320 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U30. Net2: byte_controller/bit_controller/n1. BBox: (20.9050 26.4110)(20.9320 26.4450). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U31. Net2: byte_controller/bit_controller/n1. BBox: (20.3800 25.9670)(20.4140 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U31. Net2: byte_controller/bit_controller/n1. BBox: (20.3800 25.9670)(20.4140 26.0010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U214. Net2: byte_controller/bit_controller/filter_cnt[10]. BBox: (40.2250 25.3010)(40.2460 25.3350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U214. Net2: byte_controller/bit_controller/filter_cnt[10]. BBox: (40.2250 25.3010)(40.2460 25.3350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U111. Net2: byte_controller/bit_controller/n104. BBox: (38.7320 24.7090)(38.7660 24.7430). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U111. Net2: byte_controller/bit_controller/n104. BBox: (38.7320 24.7090)(38.7660 24.7430). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U111. Net2: byte_controller/bit_controller/n103. BBox: (38.9540 24.6350)(38.9880 24.6690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U111. Net2: byte_controller/bit_controller/n103. BBox: (38.9540 24.6350)(38.9880 24.6690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n103. BBox: (39.5650 25.2270)(39.5800 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n103. BBox: (39.5650 25.2270)(39.5800 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n103. BBox: (39.6940 25.2370)(39.7150 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n103. BBox: (39.6940 25.2370)(39.7150 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n136. BBox: (39.5050 25.2270)(39.5060 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n136. BBox: (39.5050 25.2270)(39.5060 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n136. BBox: (39.6200 25.2270)(39.6540 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U125. Net2: byte_controller/bit_controller/n136. BBox: (39.6200 25.2270)(39.6540 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n103. Net2: byte_controller/bit_controller/n136. BBox: (39.5650 25.2270)(39.6550 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_7. Net2: wb_rst_i. BBox: (31.4060 25.2270)(31.4400 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_7. Net2: wb_rst_i. BBox: (31.4060 25.2270)(31.4400 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_8. Net2: byte_controller/bit_controller/fSCL[0]. BBox: (32.2200 25.2370)(32.2540 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_8. Net2: byte_controller/bit_controller/fSCL[0]. BBox: (32.2200 25.2370)(32.2540 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U170. Net2: byte_controller/bit_controller/n97. BBox: (32.4420 24.7830)(32.4550 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U170. Net2: byte_controller/bit_controller/n97. BBox: (32.4420 24.7830)(32.4550 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U170. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.3680 24.7830)(32.4020 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U170. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.3680 24.7830)(32.4020 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/fSCL[2]. Net2: byte_controller/bit_controller/n97. BBox: (32.3650 24.7830)(32.4550 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_8. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.0050 25.2270)(32.0320 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_8. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.0050 25.2270)(32.0320 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_8. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.1460 25.2270)(32.1550 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_8. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.1460 25.2270)(32.1550 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/fSCL[0]. Net2: byte_controller/bit_controller/fSCL[2]. BBox: (32.1460 25.2270)(32.1550 25.2610). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U32. Net2: byte_controller/bit_controller/n1. BBox: (23.6360 24.7830)(23.6700 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U32. Net2: byte_controller/bit_controller/n1. BBox: (23.6360 24.7830)(23.6700 24.8170). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U26. Net2: byte_controller/bit_controller/n1. BBox: (22.8960 24.7090)(22.9300 24.7430). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U26. Net2: byte_controller/bit_controller/n1. BBox: (22.8960 24.7090)(22.9300 24.7430). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U33. Net2: byte_controller/bit_controller/n1. BBox: (22.4520 24.7090)(22.4860 24.7430). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U33. Net2: byte_controller/bit_controller/n1. BBox: (22.4520 24.7090)(22.4860 24.7430). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U34. Net2: byte_controller/bit_controller/n1. BBox: (21.5640 24.6350)(21.5980 24.6690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U34. Net2: byte_controller/bit_controller/n1. BBox: (21.5640 24.6350)(21.5980 24.6690). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_258/U18. Net2: byte_controller/bit_controller/sub_258/n14. BBox: (41.3220 22.9330)(41.3560 22.9670). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/sub_258/U18. Net2: byte_controller/bit_controller/sub_258/n14. BBox: (41.3220 22.9330)(41.3560 22.9670). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U108. Net2: byte_controller/bit_controller/n103. BBox: (40.2860 24.1170)(40.3200 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U108. Net2: byte_controller/bit_controller/n103. BBox: (40.2860 24.1170)(40.3200 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U108. Net2: byte_controller/bit_controller/n103. BBox: (40.4340 24.1170)(40.4350 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U108. Net2: byte_controller/bit_controller/n103. BBox: (40.4340 24.1170)(40.4350 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/n103. Net2: byte_controller/bit_controller/n135. BBox: (40.2850 24.1170)(40.3170 24.1350). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U20. Net2: byte_controller/bit_controller/n103. BBox: (39.6200 24.1170)(39.6540 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U20. Net2: byte_controller/bit_controller/n103. BBox: (39.6200 24.1170)(39.6540 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U20. Net2: byte_controller/bit_controller/n103. BBox: (39.5050 24.1170)(39.5060 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U20. Net2: byte_controller/bit_controller/n103. BBox: (39.5050 24.1170)(39.5060 24.1510). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U20. Net2: byte_controller/bit_controller/n134. BBox: (39.6940 23.9870)(39.7150 24.0030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U20. Net2: byte_controller/bit_controller/n134. BBox: (39.6940 23.9870)(39.7150 24.0030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U173. Net2: byte_controller/bit_controller/fSDA[1]. BBox: (32.2940 23.4510)(32.3280 23.4850). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/U173. Net2: byte_controller/bit_controller/fSDA[1]. BBox: (32.2940 23.4510)(32.3280 23.4850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: byte_controller/bit_controller/fSDA[1]. Net2: byte_controller/bit_controller/n97. BBox: (32.3030 23.4670)(32.3350 23.4850). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1324. Net2: wb_rst_i. BBox: (31.1840 23.5990)(31.2180 23.6330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/clockctmTdsLR_2_1324. Net2: wb_rst_i. BBox: (31.1840 23.5990)(31.2180 23.6330). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_4. Net2: wb_rst_i. BBox: (32.8860 21.1570)(32.9200 21.1910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_1_4. Net2: wb_rst_i. BBox: (32.8860 21.1570)(32.9200 21.1910). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_5. Net2: byte_controller/bit_controller/fSDA[1]. BBox: (31.9450 21.6750)(31.9580 21.7090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_5. Net2: byte_controller/bit_controller/fSDA[1]. BBox: (31.9450 21.6750)(31.9580 21.7090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_5. Net2: byte_controller/bit_controller/fSDA[1]. BBox: (32.0720 21.6750)(32.0950 21.7090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_5. Net2: byte_controller/bit_controller/fSDA[1]. BBox: (32.0720 21.6750)(32.0950 21.7090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_5. Net2: byte_controller/bit_controller/fSDA[2]. BBox: (31.9980 21.6750)(32.0320 21.7090). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: byte_controller/bit_controller/placectmTdsLR_2_5. Net2: byte_controller/bit_controller/fSDA[2]. BBox: (31.9980 21.6750)(32.0320 21.7090). Layer: M1. (RT-586)

===============================================================
    Maximum number of violations is set to 2000
    Abort checking when more than 2000 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 727.
Total number of short violations is 536.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
1
icc2_shell> set_app_options -name time.snapshot_storage_location -value "./"
time.snapshot_storage_location ./
icc2_shell> create_qor_snapshot -name route -significant_digit 4
Information: The command 'reset_app_options' cleared the undo history. (UNDO-016)
***********************************************
Report          : create_qor_snapshot (route)
Design          : i2c_master_top
Version         : U-2022.12
Date            : Wed May 15 20:43:14 2024
Time unit       : 1.00ns
Resistance unit : 1.00MOhm
Capacitance unit: 1.00fF
Voltage unit    : 1.00V
Current unit    : 1.00uA
Power unit      : 1.00pW
Location        : /home/users/hungpt/icdesign/m3/lab04/pnr/./
***********************************************
No. of scenario = 2
s1 = func_fast
s2 = func_slow
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
wb_clk_i                                    1.4025    1.3847 
------------------------------------------------------------------------
Setup WNS:                                  1.4025    1.3847      1.3847 
Setup TNS:                                  0.0000    0.0000      0.0000
Number of setup violations:                      0         0           0 
Hold WNS:                                   0.0243    0.0248      0.0243 
Hold TNS:                                   0.0000    0.0000      0.0000 
Number of hold violations:                       0         0           0 
Number of max trans violations:                  0         0           0 
Number of max cap violations:                    0         0           0 
Number of min pulse width violations:            0         0           0 
------------------------------------------------------------------------
Area:                                                            324.875
Cell count:                                                          705
Buf/inv cell count:                                                  144
Std cell utilization:                                             0.2008
CPU(s):                                                              803
Mem(Mb):                                                            1781
Host name:                                         localhost.localdomain
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:         0    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    0    0 
    -0.2 ~ -0.3  ---    0    0 
    -0.1 ~ -0.2  ---    0    0 
       0 ~ -0.1  ---    0    0 
------------------------------------------------------------------------
Min violations:         0    0 
  -0.06 ~ above  ---    0    0 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    0    0 
  -0.02 ~ -0.03  ---    0    0 
  -0.01 ~ -0.02  ---    0    0 
      0 ~ -0.01  ---    0    0 
------------------------------------------------------------------------
Snapshot (route) is created and stored under "/home/users/hungpt/icdesign/m3/lab04/pnr/./" directory
true
icc2_shell> report_congestion
Warning: Layer M8 does not have a preferred direction, skipped.
Warning: Layer M9 does not have a preferred direction, skipped.
Warning: Layer MRDL does not have a preferred direction, skipped.
****************************************
Report : congestion
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:43:44 2024
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |      60 |     3 |      42  ( 0.21%) |       3
H routing |       3 |     2 |       2  ( 0.02%) |       1
V routing |      57 |     3 |      40  ( 0.39%) |       3

1
icc2_shell> write_verilog -include {pg_netlist} "${DESIGN_NAME}_routed.v"
1
icc2_shell> report_qor_snapshot > reports/route.qor_snapshot.rpt
icc2_shell> report_qor > reports/route.qor
icc2_shell> report_constraints -all_violators > reports/route.con
icc2_shell> report_timing -capacitance -transition_time -input-pins -nets -delay_type max > reports/route.max.tim
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type max > reports/route.max.tim
icc2_shell> report_timing -capacitance -transition_time -input_pins -nets -delay_type min > reports/route.min.tim
icc2_shell> exit
icc2_shell> save_block i2c_master_top.dlib:07_i2c_master_top_place_start
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'
icc2_shell> 
Maximum memory usage for this session: 1781.23 MB
Maximum memory usage for this session including child processes: 1781.23 MB
CPU usage for this session:    870 seconds (  0.24 hours)
Elapsed time for this session:   6296 seconds (  1.75 hours)
Thank you for using IC Compiler II.

