<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p361" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_361{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_361{left:633px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.03px;}
#t3_361{left:83px;bottom:81px;letter-spacing:-0.16px;}
#t4_361{left:535px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5_361{left:138px;bottom:961px;letter-spacing:0.13px;}
#t6_361{left:206px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_361{left:804px;bottom:961px;letter-spacing:-0.16px;}
#t8_361{left:138px;bottom:926px;letter-spacing:0.12px;}
#t9_361{left:204px;bottom:926px;letter-spacing:-0.03px;word-spacing:0.14px;}
#ta_361{left:138px;bottom:900px;letter-spacing:0.1px;word-spacing:1.15px;}
#tb_361{left:138px;bottom:882px;letter-spacing:0.1px;}
#tc_361{left:138px;bottom:848px;letter-spacing:0.11px;}
#td_361{left:225px;bottom:849px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#te_361{left:621px;bottom:849px;}
#tf_361{left:641px;bottom:849px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#tg_361{left:778px;bottom:849px;}
#th_361{left:797px;bottom:849px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#ti_361{left:137px;bottom:832px;letter-spacing:-0.15px;}
#tj_361{left:203px;bottom:832px;}
#tk_361{left:224px;bottom:832px;}
#tl_361{left:138px;bottom:805px;letter-spacing:0.12px;word-spacing:0.84px;}
#tm_361{left:138px;bottom:787px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tn_361{left:138px;bottom:761px;letter-spacing:0.12px;word-spacing:1.2px;}
#to_361{left:240px;bottom:761px;letter-spacing:0.17px;}
#tp_361{left:304px;bottom:759px;letter-spacing:0.13px;}
#tq_361{left:331px;bottom:761px;letter-spacing:0.12px;word-spacing:1.27px;}
#tr_361{left:137px;bottom:740px;letter-spacing:0.1px;word-spacing:-0.02px;}
#ts_361{left:137px;bottom:714px;letter-spacing:0.12px;word-spacing:2.57px;}
#tt_361{left:303px;bottom:714px;letter-spacing:0.11px;}
#tu_361{left:319px;bottom:714px;letter-spacing:0.11px;word-spacing:2.52px;}
#tv_361{left:137px;bottom:696px;letter-spacing:0.1px;}
#tw_361{left:295px;bottom:696px;letter-spacing:0.11px;}
#tx_361{left:332px;bottom:696px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_361{left:529px;bottom:696px;letter-spacing:0.12px;}
#tz_361{left:561px;bottom:696px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t10_361{left:137px;bottom:670px;letter-spacing:0.1px;word-spacing:0.12px;}
#t11_361{left:137px;bottom:651px;letter-spacing:0.09px;word-spacing:0.02px;}
#t12_361{left:137px;bottom:625px;}
#t13_361{left:165px;bottom:625px;letter-spacing:0.12px;}
#t14_361{left:318px;bottom:625px;letter-spacing:0.11px;}
#t15_361{left:332px;bottom:625px;letter-spacing:0.1px;}
#t16_361{left:138px;bottom:599px;}
#t17_361{left:165px;bottom:599px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t18_361{left:436px;bottom:599px;letter-spacing:0.11px;}
#t19_361{left:446px;bottom:599px;}
#t1a_361{left:138px;bottom:573px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1b_361{left:645px;bottom:573px;letter-spacing:0.11px;}
#t1c_361{left:655px;bottom:573px;}
#t1d_361{left:138px;bottom:547px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1e_361{left:138px;bottom:521px;}
#t1f_361{left:165px;bottom:521px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1g_361{left:165px;bottom:503px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1h_361{left:165px;bottom:485px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1i_361{left:138px;bottom:459px;}
#t1j_361{left:165px;bottom:459px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1k_361{left:138px;bottom:433px;letter-spacing:0.12px;word-spacing:0.13px;}
#t1l_361{left:138px;bottom:415px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1m_361{left:138px;bottom:389px;}
#t1n_361{left:165px;bottom:389px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1o_361{left:138px;bottom:363px;}
#t1p_361{left:165px;bottom:363px;letter-spacing:0.11px;}
#t1q_361{left:165px;bottom:344px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1r_361{left:165px;bottom:326px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1s_361{left:138px;bottom:300px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1t_361{left:537px;bottom:300px;letter-spacing:0.08px;}
#t1u_361{left:668px;bottom:300px;}
#t1v_361{left:138px;bottom:274px;}
#t1w_361{left:165px;bottom:274px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t1x_361{left:138px;bottom:248px;}
#t1y_361{left:165px;bottom:248px;letter-spacing:0.11px;}
#t1z_361{left:165px;bottom:230px;letter-spacing:0.11px;word-spacing:-0.13px;}
#t20_361{left:165px;bottom:211px;letter-spacing:0.1px;word-spacing:0.03px;}
#t21_361{left:138px;bottom:185px;letter-spacing:0.12px;word-spacing:0.2px;}
#t22_361{left:138px;bottom:167px;letter-spacing:0.11px;word-spacing:0.08px;}
#t23_361{left:138px;bottom:149px;letter-spacing:0.12px;word-spacing:1.61px;}
#t24_361{left:138px;bottom:130px;letter-spacing:0.11px;}
#t25_361{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t26_361{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t27_361{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t28_361{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t29_361{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t2a_361{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t2b_361{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t2c_361{left:652px;bottom:1055px;}
#t2d_361{left:674px;bottom:1055px;}
#t2e_361{left:696px;bottom:1055px;}
#t2f_361{left:806px;bottom:1055px;}
#t2g_361{left:150px;bottom:1027px;letter-spacing:-0.16px;}
#t2h_361{left:162px;bottom:1010px;letter-spacing:-0.52px;}
#t2i_361{left:290px;bottom:1018px;letter-spacing:-0.12px;}
#t2j_361{left:408px;bottom:1018px;letter-spacing:-0.08px;}
#t2k_361{left:551px;bottom:1018px;letter-spacing:-0.15px;}
#t2l_361{left:673px;bottom:1019px;}
#t2m_361{left:741px;bottom:1027px;letter-spacing:-0.17px;}
#t2n_361{left:734px;bottom:1011px;letter-spacing:-0.43px;}
#t2o_361{left:178px;bottom:990px;}
#t2p_361{left:300px;bottom:990px;}
#t2q_361{left:410px;bottom:990px;}
#t2r_361{left:564px;bottom:990px;}
#t2s_361{left:674px;bottom:989px;}
#t2t_361{left:751px;bottom:990px;}

.s1_361{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_361{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s3_361{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_361{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_361{font-size:14px;font-family:Courier_10i;color:#000;}
.s6_361{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_361{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s8_361{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.s9_361{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sa_361{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sb_361{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sc_361{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sd_361{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts361" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg361Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg361" style="-webkit-user-select: none;"><object width="935" height="1210" data="361/361.svg" type="image/svg+xml" id="pdf361" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_361" class="t s1_361">SCE </span><span id="t2_361" class="t s2_361">Store Conditional Word EVA </span>
<span id="t3_361" class="t s3_361">351 </span><span id="t4_361" class="t s3_361">The MIPS32® Instruction Set Manual, Revision 6.06 </span>
<span id="t5_361" class="t s4_361">Format: </span><span id="t6_361" class="t s5_361">SCE rt, offset(base) </span><span id="t7_361" class="t s6_361">MIPS32 </span>
<span id="t8_361" class="t s4_361">Purpose: </span><span id="t9_361" class="t s7_361">Store Conditional Word EVA </span>
<span id="ta_361" class="t s7_361">To store a word to user mode virtual memory while operating in kernel mode to complete an atomic read-modify- </span>
<span id="tb_361" class="t s7_361">write. </span>
<span id="tc_361" class="t s4_361">Description: </span><span id="td_361" class="t s5_361">if atomic_update then memory[GPR[base] + offset] </span><span id="te_361" class="t s8_361"> </span><span id="tf_361" class="t s5_361">GPR[rt], GPR[rt] </span><span id="tg_361" class="t s8_361"> </span><span id="th_361" class="t s5_361">1 else </span>
<span id="ti_361" class="t s5_361">GPR[rt] </span><span id="tj_361" class="t s8_361"> </span><span id="tk_361" class="t s5_361">0 </span>
<span id="tl_361" class="t s7_361">The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for syn- </span>
<span id="tm_361" class="t s7_361">chronizable memory locations. </span>
<span id="tn_361" class="t s7_361">Release 6 (with </span><span id="to_361" class="t s9_361">Config5 </span>
<span id="tp_361" class="t sa_361">ULS </span>
<span id="tq_361" class="t s7_361">=1) formalizes support for uncached LLE and SCE sequences. (The description for </span>
<span id="tr_361" class="t s7_361">uncached support does not modify the description for cached support and is written in a self-contained manner.) </span>
<span id="ts_361" class="t s7_361">The 32-bit word in GPR </span><span id="tt_361" class="t sb_361">rt </span><span id="tu_361" class="t s7_361">is conditionally stored in memory at the location specified by the aligned effective </span>
<span id="tv_361" class="t s7_361">address. The 9-bit signed </span><span id="tw_361" class="t sb_361">offset </span><span id="tx_361" class="t s7_361">is added to the contents of GPR </span><span id="ty_361" class="t sb_361">base </span><span id="tz_361" class="t s7_361">to form an effective address. </span>
<span id="t10_361" class="t s7_361">The SCE completes the RMW sequence begun by the preceding LLE instruction executed on the processor. To com- </span>
<span id="t11_361" class="t s7_361">plete the RMW sequence atomically, the following occurs: </span>
<span id="t12_361" class="t s7_361">• </span><span id="t13_361" class="t s7_361">The 32-bit word of GPR </span><span id="t14_361" class="t sb_361">rt </span><span id="t15_361" class="t s7_361">is stored to memory at the location specified by the aligned effective address. </span>
<span id="t16_361" class="t s7_361">• </span><span id="t17_361" class="t s7_361">A 1, indicating success, is written into GPR </span><span id="t18_361" class="t sb_361">rt</span><span id="t19_361" class="t s7_361">. </span>
<span id="t1a_361" class="t s7_361">Otherwise, memory is not modified and a 0, indicating failure, is written into GPR </span><span id="t1b_361" class="t sb_361">rt</span><span id="t1c_361" class="t s7_361">. </span>
<span id="t1d_361" class="t s7_361">If either of the following events occurs between the execution of LL and SC, the SC fails: </span>
<span id="t1e_361" class="t s7_361">• </span><span id="t1f_361" class="t s7_361">A coherent store is completed by another processor or coherent I/O module into the block of synchronizable </span>
<span id="t1g_361" class="t s7_361">physical memory containing the word. The size and alignment of the block is implementation dependent, but it is </span>
<span id="t1h_361" class="t s7_361">at least one word and at most the minimum page size. </span>
<span id="t1i_361" class="t s7_361">• </span><span id="t1j_361" class="t s7_361">An ERET instruction is executed. </span>
<span id="t1k_361" class="t s7_361">If either of the following events occurs between the execution of LLE and SCE, the SCE may succeed or it may fail; </span>
<span id="t1l_361" class="t s7_361">the success or failure is not predictable. Portable programs should not cause one of these events. </span>
<span id="t1m_361" class="t s7_361">• </span><span id="t1n_361" class="t s7_361">A memory access instruction (load, store, or prefetch) is executed on the processor executing the LLE/SCE. </span>
<span id="t1o_361" class="t s7_361">• </span><span id="t1p_361" class="t s7_361">The instructions executed starting with the LLE and ending with the SCE do not lie in a 2048-byte contiguous </span>
<span id="t1q_361" class="t s7_361">region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruc- </span>
<span id="t1r_361" class="t s7_361">tion words.) </span>
<span id="t1s_361" class="t s7_361">The following conditions must be true or the result of the SCE is </span><span id="t1t_361" class="t s4_361">UNPREDICTABLE</span><span id="t1u_361" class="t s7_361">: </span>
<span id="t1v_361" class="t s7_361">• </span><span id="t1w_361" class="t s7_361">Execution of SCE must have been preceded by execution of an LLE instruction. </span>
<span id="t1x_361" class="t s7_361">• </span><span id="t1y_361" class="t s7_361">An RMW sequence executed without intervening events that would cause the SCE to fail must use the same </span>
<span id="t1z_361" class="t s7_361">address in the LLE and SCE. The address is the same if the virtual address, physical address, and cacheability &amp; </span>
<span id="t20_361" class="t s7_361">coherency attribute are identical. </span>
<span id="t21_361" class="t s7_361">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="t22_361" class="t s7_361">is associated with the state and logic necessary to implement the LLE/SCE semantics. Whether a memory location is </span>
<span id="t23_361" class="t s7_361">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="t24_361" class="t s7_361">location: </span>
<span id="t25_361" class="t sc_361">31 </span><span id="t26_361" class="t sc_361">26 </span><span id="t27_361" class="t sc_361">25 </span><span id="t28_361" class="t sc_361">21 </span><span id="t29_361" class="t sc_361">20 </span><span id="t2a_361" class="t sc_361">16 </span><span id="t2b_361" class="t sc_361">15 </span><span id="t2c_361" class="t sc_361">7 </span><span id="t2d_361" class="t sc_361">6 </span><span id="t2e_361" class="t sc_361">5 </span><span id="t2f_361" class="t sc_361">0 </span>
<span id="t2g_361" class="t sd_361">SPECIAL3 </span>
<span id="t2h_361" class="t sd_361">011111 </span>
<span id="t2i_361" class="t sd_361">base </span><span id="t2j_361" class="t sd_361">rt </span><span id="t2k_361" class="t sd_361">offset </span><span id="t2l_361" class="t sd_361">0 </span>
<span id="t2m_361" class="t sd_361">SCE </span>
<span id="t2n_361" class="t sd_361">011110 </span>
<span id="t2o_361" class="t sc_361">6 </span><span id="t2p_361" class="t sc_361">5 </span><span id="t2q_361" class="t sc_361">5 </span><span id="t2r_361" class="t sc_361">9 </span>
<span id="t2s_361" class="t sc_361">1 </span>
<span id="t2t_361" class="t sc_361">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
