<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/instance/instance_pwm0.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_4b390ce42c9290ab88901dee4ac22bcb.html">instance</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>instance_pwm0.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_PWM0_INSTANCE_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_PWM0_INSTANCE_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ========== Register definition for PWM0 peripheral ========== */</span>
<a name="l00034"></a>00034 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">  #define REG_PWM0_CLK                       (0x40020000U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Clock Register */</span>
<a name="l00036"></a>00036 <span class="preprocessor">  #define REG_PWM0_ENA                       (0x40020004U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Enable Register */</span>
<a name="l00037"></a>00037 <span class="preprocessor">  #define REG_PWM0_DIS                       (0x40020008U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Disable Register */</span>
<a name="l00038"></a>00038 <span class="preprocessor">  #define REG_PWM0_SR                        (0x4002000CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Status Register */</span>
<a name="l00039"></a>00039 <span class="preprocessor">  #define REG_PWM0_IER1                      (0x40020010U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Enable Register 1 */</span>
<a name="l00040"></a>00040 <span class="preprocessor">  #define REG_PWM0_IDR1                      (0x40020014U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Disable Register 1 */</span>
<a name="l00041"></a>00041 <span class="preprocessor">  #define REG_PWM0_IMR1                      (0x40020018U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Mask Register 1 */</span>
<a name="l00042"></a>00042 <span class="preprocessor">  #define REG_PWM0_ISR1                      (0x4002001CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Status Register 1 */</span>
<a name="l00043"></a>00043 <span class="preprocessor">  #define REG_PWM0_SCM                       (0x40020020U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Mode Register */</span>
<a name="l00044"></a>00044 <span class="preprocessor">  #define REG_PWM0_DMAR                      (0x40020024U) </span><span class="comment">/**&lt; \brief (PWM0) PWM DMA Register */</span>
<a name="l00045"></a>00045 <span class="preprocessor">  #define REG_PWM0_SCUC                      (0x40020028U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Update Control Register */</span>
<a name="l00046"></a>00046 <span class="preprocessor">  #define REG_PWM0_SCUP                      (0x4002002CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Update Period Register */</span>
<a name="l00047"></a>00047 <span class="preprocessor">  #define REG_PWM0_SCUPUPD                   (0x40020030U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Update Period Update Register */</span>
<a name="l00048"></a>00048 <span class="preprocessor">  #define REG_PWM0_IER2                      (0x40020034U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Enable Register 2 */</span>
<a name="l00049"></a>00049 <span class="preprocessor">  #define REG_PWM0_IDR2                      (0x40020038U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Disable Register 2 */</span>
<a name="l00050"></a>00050 <span class="preprocessor">  #define REG_PWM0_IMR2                      (0x4002003CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Mask Register 2 */</span>
<a name="l00051"></a>00051 <span class="preprocessor">  #define REG_PWM0_ISR2                      (0x40020040U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Status Register 2 */</span>
<a name="l00052"></a>00052 <span class="preprocessor">  #define REG_PWM0_OOV                       (0x40020044U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Override Value Register */</span>
<a name="l00053"></a>00053 <span class="preprocessor">  #define REG_PWM0_OS                        (0x40020048U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Register */</span>
<a name="l00054"></a>00054 <span class="preprocessor">  #define REG_PWM0_OSS                       (0x4002004CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Set Register */</span>
<a name="l00055"></a>00055 <span class="preprocessor">  #define REG_PWM0_OSC                       (0x40020050U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Clear Register */</span>
<a name="l00056"></a>00056 <span class="preprocessor">  #define REG_PWM0_OSSUPD                    (0x40020054U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Set Update Register */</span>
<a name="l00057"></a>00057 <span class="preprocessor">  #define REG_PWM0_OSCUPD                    (0x40020058U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Clear Update Register */</span>
<a name="l00058"></a>00058 <span class="preprocessor">  #define REG_PWM0_FMR                       (0x4002005CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Mode Register */</span>
<a name="l00059"></a>00059 <span class="preprocessor">  #define REG_PWM0_FSR                       (0x40020060U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Status Register */</span>
<a name="l00060"></a>00060 <span class="preprocessor">  #define REG_PWM0_FCR                       (0x40020064U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Clear Register */</span>
<a name="l00061"></a>00061 <span class="preprocessor">  #define REG_PWM0_FPV1                      (0x40020068U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Protection Value Register 1 */</span>
<a name="l00062"></a>00062 <span class="preprocessor">  #define REG_PWM0_FPE                       (0x4002006CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Protection Enable Register */</span>
<a name="l00063"></a>00063 <span class="preprocessor">  #define REG_PWM0_ELMR                      (0x4002007CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Event Line 0 Mode Register */</span>
<a name="l00064"></a>00064 <span class="preprocessor">  #define REG_PWM0_SSPR                      (0x400200A0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Spread Spectrum Register */</span>
<a name="l00065"></a>00065 <span class="preprocessor">  #define REG_PWM0_SSPUP                     (0x400200A4U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Spread Spectrum Update Register */</span>
<a name="l00066"></a>00066 <span class="preprocessor">  #define REG_PWM0_SMMR                      (0x400200B0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Stepper Motor Mode Register */</span>
<a name="l00067"></a>00067 <span class="preprocessor">  #define REG_PWM0_FPV2                      (0x400200C0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Protection Value 2 Register */</span>
<a name="l00068"></a>00068 <span class="preprocessor">  #define REG_PWM0_WPCR                      (0x400200E4U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Write Protection Control Register */</span>
<a name="l00069"></a>00069 <span class="preprocessor">  #define REG_PWM0_WPSR                      (0x400200E8U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Write Protection Status Register */</span>
<a name="l00070"></a>00070 <span class="preprocessor">  #define REG_PWM0_CMPV0                     (0x40020130U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Value Register */</span>
<a name="l00071"></a>00071 <span class="preprocessor">  #define REG_PWM0_CMPVUPD0                  (0x40020134U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Value Update Register */</span>
<a name="l00072"></a>00072 <span class="preprocessor">  #define REG_PWM0_CMPM0                     (0x40020138U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Mode Register */</span>
<a name="l00073"></a>00073 <span class="preprocessor">  #define REG_PWM0_CMPMUPD0                  (0x4002013CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Mode Update Register */</span>
<a name="l00074"></a>00074 <span class="preprocessor">  #define REG_PWM0_CMPV1                     (0x40020140U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Value Register */</span>
<a name="l00075"></a>00075 <span class="preprocessor">  #define REG_PWM0_CMPVUPD1                  (0x40020144U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Value Update Register */</span>
<a name="l00076"></a>00076 <span class="preprocessor">  #define REG_PWM0_CMPM1                     (0x40020148U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Mode Register */</span>
<a name="l00077"></a>00077 <span class="preprocessor">  #define REG_PWM0_CMPMUPD1                  (0x4002014CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Mode Update Register */</span>
<a name="l00078"></a>00078 <span class="preprocessor">  #define REG_PWM0_CMPV2                     (0x40020150U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Value Register */</span>
<a name="l00079"></a>00079 <span class="preprocessor">  #define REG_PWM0_CMPVUPD2                  (0x40020154U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Value Update Register */</span>
<a name="l00080"></a>00080 <span class="preprocessor">  #define REG_PWM0_CMPM2                     (0x40020158U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Mode Register */</span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define REG_PWM0_CMPMUPD2                  (0x4002015CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Mode Update Register */</span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define REG_PWM0_CMPV3                     (0x40020160U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Value Register */</span>
<a name="l00083"></a>00083 <span class="preprocessor">  #define REG_PWM0_CMPVUPD3                  (0x40020164U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Value Update Register */</span>
<a name="l00084"></a>00084 <span class="preprocessor">  #define REG_PWM0_CMPM3                     (0x40020168U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Mode Register */</span>
<a name="l00085"></a>00085 <span class="preprocessor">  #define REG_PWM0_CMPMUPD3                  (0x4002016CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Mode Update Register */</span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define REG_PWM0_CMPV4                     (0x40020170U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Value Register */</span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define REG_PWM0_CMPVUPD4                  (0x40020174U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Value Update Register */</span>
<a name="l00088"></a>00088 <span class="preprocessor">  #define REG_PWM0_CMPM4                     (0x40020178U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Mode Register */</span>
<a name="l00089"></a>00089 <span class="preprocessor">  #define REG_PWM0_CMPMUPD4                  (0x4002017CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Mode Update Register */</span>
<a name="l00090"></a>00090 <span class="preprocessor">  #define REG_PWM0_CMPV5                     (0x40020180U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Value Register */</span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define REG_PWM0_CMPVUPD5                  (0x40020184U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Value Update Register */</span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define REG_PWM0_CMPM5                     (0x40020188U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Mode Register */</span>
<a name="l00093"></a>00093 <span class="preprocessor">  #define REG_PWM0_CMPMUPD5                  (0x4002018CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Mode Update Register */</span>
<a name="l00094"></a>00094 <span class="preprocessor">  #define REG_PWM0_CMPV6                     (0x40020190U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Value Register */</span>
<a name="l00095"></a>00095 <span class="preprocessor">  #define REG_PWM0_CMPVUPD6                  (0x40020194U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Value Update Register */</span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define REG_PWM0_CMPM6                     (0x40020198U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Mode Register */</span>
<a name="l00097"></a>00097 <span class="preprocessor">  #define REG_PWM0_CMPMUPD6                  (0x4002019CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Mode Update Register */</span>
<a name="l00098"></a>00098 <span class="preprocessor">  #define REG_PWM0_CMPV7                     (0x400201A0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Value Register */</span>
<a name="l00099"></a>00099 <span class="preprocessor">  #define REG_PWM0_CMPVUPD7                  (0x400201A4U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Value Update Register */</span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define REG_PWM0_CMPM7                     (0x400201A8U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Mode Register */</span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define REG_PWM0_CMPMUPD7                  (0x400201ACU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Mode Update Register */</span>
<a name="l00102"></a>00102 <span class="preprocessor">  #define REG_PWM0_CMR0                      (0x40020200U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 0) */</span>
<a name="l00103"></a>00103 <span class="preprocessor">  #define REG_PWM0_CDTY0                     (0x40020204U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 0) */</span>
<a name="l00104"></a>00104 <span class="preprocessor">  #define REG_PWM0_CDTYUPD0                  (0x40020208U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 0) */</span>
<a name="l00105"></a>00105 <span class="preprocessor">  #define REG_PWM0_CPRD0                     (0x4002020CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 0) */</span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define REG_PWM0_CPRDUPD0                  (0x40020210U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 0) */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define REG_PWM0_CCNT0                     (0x40020214U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 0) */</span>
<a name="l00108"></a>00108 <span class="preprocessor">  #define REG_PWM0_DT0                       (0x40020218U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 0) */</span>
<a name="l00109"></a>00109 <span class="preprocessor">  #define REG_PWM0_DTUPD0                    (0x4002021CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 0) */</span>
<a name="l00110"></a>00110 <span class="preprocessor">  #define REG_PWM0_CMR1                      (0x40020220U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 1) */</span>
<a name="l00111"></a>00111 <span class="preprocessor">  #define REG_PWM0_CDTY1                     (0x40020224U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 1) */</span>
<a name="l00112"></a>00112 <span class="preprocessor">  #define REG_PWM0_CDTYUPD1                  (0x40020228U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 1) */</span>
<a name="l00113"></a>00113 <span class="preprocessor">  #define REG_PWM0_CPRD1                     (0x4002022CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 1) */</span>
<a name="l00114"></a>00114 <span class="preprocessor">  #define REG_PWM0_CPRDUPD1                  (0x40020230U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 1) */</span>
<a name="l00115"></a>00115 <span class="preprocessor">  #define REG_PWM0_CCNT1                     (0x40020234U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 1) */</span>
<a name="l00116"></a>00116 <span class="preprocessor">  #define REG_PWM0_DT1                       (0x40020238U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 1) */</span>
<a name="l00117"></a>00117 <span class="preprocessor">  #define REG_PWM0_DTUPD1                    (0x4002023CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 1) */</span>
<a name="l00118"></a>00118 <span class="preprocessor">  #define REG_PWM0_CMR2                      (0x40020240U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 2) */</span>
<a name="l00119"></a>00119 <span class="preprocessor">  #define REG_PWM0_CDTY2                     (0x40020244U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 2) */</span>
<a name="l00120"></a>00120 <span class="preprocessor">  #define REG_PWM0_CDTYUPD2                  (0x40020248U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 2) */</span>
<a name="l00121"></a>00121 <span class="preprocessor">  #define REG_PWM0_CPRD2                     (0x4002024CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 2) */</span>
<a name="l00122"></a>00122 <span class="preprocessor">  #define REG_PWM0_CPRDUPD2                  (0x40020250U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 2) */</span>
<a name="l00123"></a>00123 <span class="preprocessor">  #define REG_PWM0_CCNT2                     (0x40020254U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 2) */</span>
<a name="l00124"></a>00124 <span class="preprocessor">  #define REG_PWM0_DT2                       (0x40020258U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 2) */</span>
<a name="l00125"></a>00125 <span class="preprocessor">  #define REG_PWM0_DTUPD2                    (0x4002025CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 2) */</span>
<a name="l00126"></a>00126 <span class="preprocessor">  #define REG_PWM0_CMR3                      (0x40020260U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 3) */</span>
<a name="l00127"></a>00127 <span class="preprocessor">  #define REG_PWM0_CDTY3                     (0x40020264U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 3) */</span>
<a name="l00128"></a>00128 <span class="preprocessor">  #define REG_PWM0_CDTYUPD3                  (0x40020268U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 3) */</span>
<a name="l00129"></a>00129 <span class="preprocessor">  #define REG_PWM0_CPRD3                     (0x4002026CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 3) */</span>
<a name="l00130"></a>00130 <span class="preprocessor">  #define REG_PWM0_CPRDUPD3                  (0x40020270U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 3) */</span>
<a name="l00131"></a>00131 <span class="preprocessor">  #define REG_PWM0_CCNT3                     (0x40020274U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 3) */</span>
<a name="l00132"></a>00132 <span class="preprocessor">  #define REG_PWM0_DT3                       (0x40020278U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 3) */</span>
<a name="l00133"></a>00133 <span class="preprocessor">  #define REG_PWM0_DTUPD3                    (0x4002027CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 3) */</span>
<a name="l00134"></a>00134 <span class="preprocessor">  #define REG_PWM0_CMUPD0                    (0x40020400U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 0) */</span>
<a name="l00135"></a>00135 <span class="preprocessor">  #define REG_PWM0_CMUPD1                    (0x40020420U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 1) */</span>
<a name="l00136"></a>00136 <span class="preprocessor">  #define REG_PWM0_ETRG1                     (0x4002042CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM External Trigger Register (trg_num = 1) */</span>
<a name="l00137"></a>00137 <span class="preprocessor">  #define REG_PWM0_LEBR1                     (0x40020430U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Leading-Edge Blanking Register (trg_num = 1) */</span>
<a name="l00138"></a>00138 <span class="preprocessor">  #define REG_PWM0_CMUPD2                    (0x40020440U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 2) */</span>
<a name="l00139"></a>00139 <span class="preprocessor">  #define REG_PWM0_ETRG2                     (0x4002044CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM External Trigger Register (trg_num = 2) */</span>
<a name="l00140"></a>00140 <span class="preprocessor">  #define REG_PWM0_LEBR2                     (0x40020450U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Leading-Edge Blanking Register (trg_num = 2) */</span>
<a name="l00141"></a>00141 <span class="preprocessor">  #define REG_PWM0_CMUPD3                    (0x40020460U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 3) */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#else</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">  #define REG_PWM0_CLK      (*(__IO uint32_t*)0x40020000U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Clock Register */</span>
<a name="l00144"></a>00144 <span class="preprocessor">  #define REG_PWM0_ENA      (*(__O  uint32_t*)0x40020004U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Enable Register */</span>
<a name="l00145"></a>00145 <span class="preprocessor">  #define REG_PWM0_DIS      (*(__O  uint32_t*)0x40020008U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Disable Register */</span>
<a name="l00146"></a>00146 <span class="preprocessor">  #define REG_PWM0_SR       (*(__I  uint32_t*)0x4002000CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Status Register */</span>
<a name="l00147"></a>00147 <span class="preprocessor">  #define REG_PWM0_IER1     (*(__O  uint32_t*)0x40020010U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Enable Register 1 */</span>
<a name="l00148"></a>00148 <span class="preprocessor">  #define REG_PWM0_IDR1     (*(__O  uint32_t*)0x40020014U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Disable Register 1 */</span>
<a name="l00149"></a>00149 <span class="preprocessor">  #define REG_PWM0_IMR1     (*(__I  uint32_t*)0x40020018U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Mask Register 1 */</span>
<a name="l00150"></a>00150 <span class="preprocessor">  #define REG_PWM0_ISR1     (*(__I  uint32_t*)0x4002001CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Status Register 1 */</span>
<a name="l00151"></a>00151 <span class="preprocessor">  #define REG_PWM0_SCM      (*(__IO uint32_t*)0x40020020U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Mode Register */</span>
<a name="l00152"></a>00152 <span class="preprocessor">  #define REG_PWM0_DMAR     (*(__O  uint32_t*)0x40020024U) </span><span class="comment">/**&lt; \brief (PWM0) PWM DMA Register */</span>
<a name="l00153"></a>00153 <span class="preprocessor">  #define REG_PWM0_SCUC     (*(__IO uint32_t*)0x40020028U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Update Control Register */</span>
<a name="l00154"></a>00154 <span class="preprocessor">  #define REG_PWM0_SCUP     (*(__IO uint32_t*)0x4002002CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Update Period Register */</span>
<a name="l00155"></a>00155 <span class="preprocessor">  #define REG_PWM0_SCUPUPD  (*(__O  uint32_t*)0x40020030U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Sync Channels Update Period Update Register */</span>
<a name="l00156"></a>00156 <span class="preprocessor">  #define REG_PWM0_IER2     (*(__O  uint32_t*)0x40020034U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Enable Register 2 */</span>
<a name="l00157"></a>00157 <span class="preprocessor">  #define REG_PWM0_IDR2     (*(__O  uint32_t*)0x40020038U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Disable Register 2 */</span>
<a name="l00158"></a>00158 <span class="preprocessor">  #define REG_PWM0_IMR2     (*(__I  uint32_t*)0x4002003CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Mask Register 2 */</span>
<a name="l00159"></a>00159 <span class="preprocessor">  #define REG_PWM0_ISR2     (*(__I  uint32_t*)0x40020040U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Interrupt Status Register 2 */</span>
<a name="l00160"></a>00160 <span class="preprocessor">  #define REG_PWM0_OOV      (*(__IO uint32_t*)0x40020044U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Override Value Register */</span>
<a name="l00161"></a>00161 <span class="preprocessor">  #define REG_PWM0_OS       (*(__IO uint32_t*)0x40020048U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Register */</span>
<a name="l00162"></a>00162 <span class="preprocessor">  #define REG_PWM0_OSS      (*(__O  uint32_t*)0x4002004CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Set Register */</span>
<a name="l00163"></a>00163 <span class="preprocessor">  #define REG_PWM0_OSC      (*(__O  uint32_t*)0x40020050U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Clear Register */</span>
<a name="l00164"></a>00164 <span class="preprocessor">  #define REG_PWM0_OSSUPD   (*(__O  uint32_t*)0x40020054U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Set Update Register */</span>
<a name="l00165"></a>00165 <span class="preprocessor">  #define REG_PWM0_OSCUPD   (*(__O  uint32_t*)0x40020058U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Output Selection Clear Update Register */</span>
<a name="l00166"></a>00166 <span class="preprocessor">  #define REG_PWM0_FMR      (*(__IO uint32_t*)0x4002005CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Mode Register */</span>
<a name="l00167"></a>00167 <span class="preprocessor">  #define REG_PWM0_FSR      (*(__I  uint32_t*)0x40020060U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Status Register */</span>
<a name="l00168"></a>00168 <span class="preprocessor">  #define REG_PWM0_FCR      (*(__O  uint32_t*)0x40020064U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Clear Register */</span>
<a name="l00169"></a>00169 <span class="preprocessor">  #define REG_PWM0_FPV1     (*(__IO uint32_t*)0x40020068U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Protection Value Register 1 */</span>
<a name="l00170"></a>00170 <span class="preprocessor">  #define REG_PWM0_FPE      (*(__IO uint32_t*)0x4002006CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Protection Enable Register */</span>
<a name="l00171"></a>00171 <span class="preprocessor">  #define REG_PWM0_ELMR     (*(__IO uint32_t*)0x4002007CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Event Line 0 Mode Register */</span>
<a name="l00172"></a>00172 <span class="preprocessor">  #define REG_PWM0_SSPR     (*(__IO uint32_t*)0x400200A0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Spread Spectrum Register */</span>
<a name="l00173"></a>00173 <span class="preprocessor">  #define REG_PWM0_SSPUP    (*(__O  uint32_t*)0x400200A4U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Spread Spectrum Update Register */</span>
<a name="l00174"></a>00174 <span class="preprocessor">  #define REG_PWM0_SMMR     (*(__IO uint32_t*)0x400200B0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Stepper Motor Mode Register */</span>
<a name="l00175"></a>00175 <span class="preprocessor">  #define REG_PWM0_FPV2     (*(__IO uint32_t*)0x400200C0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Fault Protection Value 2 Register */</span>
<a name="l00176"></a>00176 <span class="preprocessor">  #define REG_PWM0_WPCR     (*(__O  uint32_t*)0x400200E4U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Write Protection Control Register */</span>
<a name="l00177"></a>00177 <span class="preprocessor">  #define REG_PWM0_WPSR     (*(__I  uint32_t*)0x400200E8U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Write Protection Status Register */</span>
<a name="l00178"></a>00178 <span class="preprocessor">  #define REG_PWM0_CMPV0    (*(__IO uint32_t*)0x40020130U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Value Register */</span>
<a name="l00179"></a>00179 <span class="preprocessor">  #define REG_PWM0_CMPVUPD0 (*(__O  uint32_t*)0x40020134U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Value Update Register */</span>
<a name="l00180"></a>00180 <span class="preprocessor">  #define REG_PWM0_CMPM0    (*(__IO uint32_t*)0x40020138U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Mode Register */</span>
<a name="l00181"></a>00181 <span class="preprocessor">  #define REG_PWM0_CMPMUPD0 (*(__O  uint32_t*)0x4002013CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 0 Mode Update Register */</span>
<a name="l00182"></a>00182 <span class="preprocessor">  #define REG_PWM0_CMPV1    (*(__IO uint32_t*)0x40020140U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Value Register */</span>
<a name="l00183"></a>00183 <span class="preprocessor">  #define REG_PWM0_CMPVUPD1 (*(__O  uint32_t*)0x40020144U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Value Update Register */</span>
<a name="l00184"></a>00184 <span class="preprocessor">  #define REG_PWM0_CMPM1    (*(__IO uint32_t*)0x40020148U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Mode Register */</span>
<a name="l00185"></a>00185 <span class="preprocessor">  #define REG_PWM0_CMPMUPD1 (*(__O  uint32_t*)0x4002014CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 1 Mode Update Register */</span>
<a name="l00186"></a>00186 <span class="preprocessor">  #define REG_PWM0_CMPV2    (*(__IO uint32_t*)0x40020150U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Value Register */</span>
<a name="l00187"></a>00187 <span class="preprocessor">  #define REG_PWM0_CMPVUPD2 (*(__O  uint32_t*)0x40020154U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Value Update Register */</span>
<a name="l00188"></a>00188 <span class="preprocessor">  #define REG_PWM0_CMPM2    (*(__IO uint32_t*)0x40020158U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Mode Register */</span>
<a name="l00189"></a>00189 <span class="preprocessor">  #define REG_PWM0_CMPMUPD2 (*(__O  uint32_t*)0x4002015CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 2 Mode Update Register */</span>
<a name="l00190"></a>00190 <span class="preprocessor">  #define REG_PWM0_CMPV3    (*(__IO uint32_t*)0x40020160U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Value Register */</span>
<a name="l00191"></a>00191 <span class="preprocessor">  #define REG_PWM0_CMPVUPD3 (*(__O  uint32_t*)0x40020164U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Value Update Register */</span>
<a name="l00192"></a>00192 <span class="preprocessor">  #define REG_PWM0_CMPM3    (*(__IO uint32_t*)0x40020168U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Mode Register */</span>
<a name="l00193"></a>00193 <span class="preprocessor">  #define REG_PWM0_CMPMUPD3 (*(__O  uint32_t*)0x4002016CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 3 Mode Update Register */</span>
<a name="l00194"></a>00194 <span class="preprocessor">  #define REG_PWM0_CMPV4    (*(__IO uint32_t*)0x40020170U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Value Register */</span>
<a name="l00195"></a>00195 <span class="preprocessor">  #define REG_PWM0_CMPVUPD4 (*(__O  uint32_t*)0x40020174U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Value Update Register */</span>
<a name="l00196"></a>00196 <span class="preprocessor">  #define REG_PWM0_CMPM4    (*(__IO uint32_t*)0x40020178U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Mode Register */</span>
<a name="l00197"></a>00197 <span class="preprocessor">  #define REG_PWM0_CMPMUPD4 (*(__O  uint32_t*)0x4002017CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 4 Mode Update Register */</span>
<a name="l00198"></a>00198 <span class="preprocessor">  #define REG_PWM0_CMPV5    (*(__IO uint32_t*)0x40020180U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Value Register */</span>
<a name="l00199"></a>00199 <span class="preprocessor">  #define REG_PWM0_CMPVUPD5 (*(__O  uint32_t*)0x40020184U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Value Update Register */</span>
<a name="l00200"></a>00200 <span class="preprocessor">  #define REG_PWM0_CMPM5    (*(__IO uint32_t*)0x40020188U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Mode Register */</span>
<a name="l00201"></a>00201 <span class="preprocessor">  #define REG_PWM0_CMPMUPD5 (*(__O  uint32_t*)0x4002018CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 5 Mode Update Register */</span>
<a name="l00202"></a>00202 <span class="preprocessor">  #define REG_PWM0_CMPV6    (*(__IO uint32_t*)0x40020190U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Value Register */</span>
<a name="l00203"></a>00203 <span class="preprocessor">  #define REG_PWM0_CMPVUPD6 (*(__O  uint32_t*)0x40020194U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Value Update Register */</span>
<a name="l00204"></a>00204 <span class="preprocessor">  #define REG_PWM0_CMPM6    (*(__IO uint32_t*)0x40020198U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Mode Register */</span>
<a name="l00205"></a>00205 <span class="preprocessor">  #define REG_PWM0_CMPMUPD6 (*(__O  uint32_t*)0x4002019CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 6 Mode Update Register */</span>
<a name="l00206"></a>00206 <span class="preprocessor">  #define REG_PWM0_CMPV7    (*(__IO uint32_t*)0x400201A0U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Value Register */</span>
<a name="l00207"></a>00207 <span class="preprocessor">  #define REG_PWM0_CMPVUPD7 (*(__O  uint32_t*)0x400201A4U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Value Update Register */</span>
<a name="l00208"></a>00208 <span class="preprocessor">  #define REG_PWM0_CMPM7    (*(__IO uint32_t*)0x400201A8U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Mode Register */</span>
<a name="l00209"></a>00209 <span class="preprocessor">  #define REG_PWM0_CMPMUPD7 (*(__O  uint32_t*)0x400201ACU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Comparison 7 Mode Update Register */</span>
<a name="l00210"></a>00210 <span class="preprocessor">  #define REG_PWM0_CMR0     (*(__IO uint32_t*)0x40020200U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 0) */</span>
<a name="l00211"></a>00211 <span class="preprocessor">  #define REG_PWM0_CDTY0    (*(__IO uint32_t*)0x40020204U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 0) */</span>
<a name="l00212"></a>00212 <span class="preprocessor">  #define REG_PWM0_CDTYUPD0 (*(__O  uint32_t*)0x40020208U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 0) */</span>
<a name="l00213"></a>00213 <span class="preprocessor">  #define REG_PWM0_CPRD0    (*(__IO uint32_t*)0x4002020CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 0) */</span>
<a name="l00214"></a>00214 <span class="preprocessor">  #define REG_PWM0_CPRDUPD0 (*(__O  uint32_t*)0x40020210U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 0) */</span>
<a name="l00215"></a>00215 <span class="preprocessor">  #define REG_PWM0_CCNT0    (*(__I  uint32_t*)0x40020214U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 0) */</span>
<a name="l00216"></a>00216 <span class="preprocessor">  #define REG_PWM0_DT0      (*(__IO uint32_t*)0x40020218U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 0) */</span>
<a name="l00217"></a>00217 <span class="preprocessor">  #define REG_PWM0_DTUPD0   (*(__O  uint32_t*)0x4002021CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 0) */</span>
<a name="l00218"></a>00218 <span class="preprocessor">  #define REG_PWM0_CMR1     (*(__IO uint32_t*)0x40020220U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 1) */</span>
<a name="l00219"></a>00219 <span class="preprocessor">  #define REG_PWM0_CDTY1    (*(__IO uint32_t*)0x40020224U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 1) */</span>
<a name="l00220"></a>00220 <span class="preprocessor">  #define REG_PWM0_CDTYUPD1 (*(__O  uint32_t*)0x40020228U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 1) */</span>
<a name="l00221"></a>00221 <span class="preprocessor">  #define REG_PWM0_CPRD1    (*(__IO uint32_t*)0x4002022CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 1) */</span>
<a name="l00222"></a>00222 <span class="preprocessor">  #define REG_PWM0_CPRDUPD1 (*(__O  uint32_t*)0x40020230U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 1) */</span>
<a name="l00223"></a>00223 <span class="preprocessor">  #define REG_PWM0_CCNT1    (*(__I  uint32_t*)0x40020234U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 1) */</span>
<a name="l00224"></a>00224 <span class="preprocessor">  #define REG_PWM0_DT1      (*(__IO uint32_t*)0x40020238U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 1) */</span>
<a name="l00225"></a>00225 <span class="preprocessor">  #define REG_PWM0_DTUPD1   (*(__O  uint32_t*)0x4002023CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 1) */</span>
<a name="l00226"></a>00226 <span class="preprocessor">  #define REG_PWM0_CMR2     (*(__IO uint32_t*)0x40020240U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 2) */</span>
<a name="l00227"></a>00227 <span class="preprocessor">  #define REG_PWM0_CDTY2    (*(__IO uint32_t*)0x40020244U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 2) */</span>
<a name="l00228"></a>00228 <span class="preprocessor">  #define REG_PWM0_CDTYUPD2 (*(__O  uint32_t*)0x40020248U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 2) */</span>
<a name="l00229"></a>00229 <span class="preprocessor">  #define REG_PWM0_CPRD2    (*(__IO uint32_t*)0x4002024CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 2) */</span>
<a name="l00230"></a>00230 <span class="preprocessor">  #define REG_PWM0_CPRDUPD2 (*(__O  uint32_t*)0x40020250U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 2) */</span>
<a name="l00231"></a>00231 <span class="preprocessor">  #define REG_PWM0_CCNT2    (*(__I  uint32_t*)0x40020254U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 2) */</span>
<a name="l00232"></a>00232 <span class="preprocessor">  #define REG_PWM0_DT2      (*(__IO uint32_t*)0x40020258U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 2) */</span>
<a name="l00233"></a>00233 <span class="preprocessor">  #define REG_PWM0_DTUPD2   (*(__O  uint32_t*)0x4002025CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 2) */</span>
<a name="l00234"></a>00234 <span class="preprocessor">  #define REG_PWM0_CMR3     (*(__IO uint32_t*)0x40020260U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Register (ch_num = 3) */</span>
<a name="l00235"></a>00235 <span class="preprocessor">  #define REG_PWM0_CDTY3    (*(__IO uint32_t*)0x40020264U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Register (ch_num = 3) */</span>
<a name="l00236"></a>00236 <span class="preprocessor">  #define REG_PWM0_CDTYUPD3 (*(__O  uint32_t*)0x40020268U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Duty Cycle Update Register (ch_num = 3) */</span>
<a name="l00237"></a>00237 <span class="preprocessor">  #define REG_PWM0_CPRD3    (*(__IO uint32_t*)0x4002026CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Register (ch_num = 3) */</span>
<a name="l00238"></a>00238 <span class="preprocessor">  #define REG_PWM0_CPRDUPD3 (*(__O  uint32_t*)0x40020270U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Period Update Register (ch_num = 3) */</span>
<a name="l00239"></a>00239 <span class="preprocessor">  #define REG_PWM0_CCNT3    (*(__I  uint32_t*)0x40020274U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Counter Register (ch_num = 3) */</span>
<a name="l00240"></a>00240 <span class="preprocessor">  #define REG_PWM0_DT3      (*(__IO uint32_t*)0x40020278U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Register (ch_num = 3) */</span>
<a name="l00241"></a>00241 <span class="preprocessor">  #define REG_PWM0_DTUPD3   (*(__O  uint32_t*)0x4002027CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Dead Time Update Register (ch_num = 3) */</span>
<a name="l00242"></a>00242 <span class="preprocessor">  #define REG_PWM0_CMUPD0   (*(__O  uint32_t*)0x40020400U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 0) */</span>
<a name="l00243"></a>00243 <span class="preprocessor">  #define REG_PWM0_CMUPD1   (*(__O  uint32_t*)0x40020420U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 1) */</span>
<a name="l00244"></a>00244 <span class="preprocessor">  #define REG_PWM0_ETRG1    (*(__IO uint32_t*)0x4002042CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM External Trigger Register (trg_num = 1) */</span>
<a name="l00245"></a>00245 <span class="preprocessor">  #define REG_PWM0_LEBR1    (*(__IO uint32_t*)0x40020430U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Leading-Edge Blanking Register (trg_num = 1) */</span>
<a name="l00246"></a>00246 <span class="preprocessor">  #define REG_PWM0_CMUPD2   (*(__O  uint32_t*)0x40020440U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 2) */</span>
<a name="l00247"></a>00247 <span class="preprocessor">  #define REG_PWM0_ETRG2    (*(__IO uint32_t*)0x4002044CU) </span><span class="comment">/**&lt; \brief (PWM0) PWM External Trigger Register (trg_num = 2) */</span>
<a name="l00248"></a>00248 <span class="preprocessor">  #define REG_PWM0_LEBR2    (*(__IO uint32_t*)0x40020450U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Leading-Edge Blanking Register (trg_num = 2) */</span>
<a name="l00249"></a>00249 <span class="preprocessor">  #define REG_PWM0_CMUPD3   (*(__O  uint32_t*)0x40020460U) </span><span class="comment">/**&lt; \brief (PWM0) PWM Channel Mode Update Register (ch_num = 3) */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_PWM0_INSTANCE_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
