Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/real/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleRAM_behav xil_defaultlib.tb_SingleRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SingleRAM
Compiling module xil_defaultlib.tb_SingleRAM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleRAM_behav
