spawn kubectl exec -it flexran-binary-release -c flexran-testmac /bin/bash
kubectl exec [POD] [COMMAND] is DEPRECATED and will be removed in a future version. Use kubectl exec [POD] -- [COMMAND] instead.
[?2004h]0;root@flexran-binary-release: /homeroot@flexran-binary-release:/home# echo "kill -9 \$(ps -ef |grep -E './testmac' ||awk '{print\$2}')" > kill.sh; bash kill.sh
[?2004lkill.sh: line 1: kill: (74) - No such process
[?2004h]0;root@flexran-binary-release: /homeroot@flexran-binary-release:/home# [Kcd flexran/bin/nr5g/gnb/testmac/; ./l2.sh --teestfile=./icelake-sp/icxsp_mu0_20mhz_4x4_hton.cfg
[?2004lNumber of commandline: 1
./l2.sh: line 37: /proc/sys/kernel/core_uses_pid: Read-only file system
sysctl: setting key "kernel.sched_rt_runtime_us", ignoring: Read-only file system
sysctl: setting key "kernel.shmmax", ignoring: Read-only file system
sysctl: setting key "kernel.shmall", ignoring: Read-only file system
./l2.sh: line 42: systemctl: command not found
./l2.sh: line 43: /proc/sys/kernel/nmi_watchdog: Read-only file system
./l2.sh: line 44: /sys/module/rcupdate/parameters/rcu_cpu_stall_suppress: Read-only file system
using configuration file testmac_cfg.xml
start LTE Test MAC
>> Running... taskset -c 0 ./testmac DIR_WIRELESS_TEST_4G=/home/flexran/tests/lte DIR_WIRELESS_TEST_5G=/home/flexran/tests/nr5g --cfgfile testmac_cfg.xml --testfile=./icelake-sp/icxsp_mu0_20mhz_4x4_hton.cfg CORE_LIST=0-63
FlexRAN SDK bblib_lte_ldpc_decoder version #DIRTY#
FlexRAN SDK bblib_lte_ldpc_encoder version #DIRTY#
FlexRAN SDK bblib_lte_LDPC_ratematch version #DIRTY#
FlexRAN SDK bblib_lte_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_turbo version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_rate_matching version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_mldts_process_5gnr version #DIRTY#
=========================
Testmac Application  
=========================


---------------------------
File testmac_cfg.xml Version: 22.11
---------------------------

 --version=22.11
 --wls_dev_name=wls0
 --wls_block_size=0x40000
 --wls_carrier_aggregation=0
 --dpdkFilePrefix=gnb0
 --dpdkIovaMode=1
 --PhyStartMode=1
 --PhyStartPeriod=40
 --PhyStartCount=0
 --PhyCoreCheck=0
 --MlogSubframes=128
 --MlogCores=3
 --MlogSize=2048
 --nDbgPrintTime=0
 --latencyTest=0
 --staggerCells=0
 --shortApiMode=0
 --sendRadioCfg=0
 --radioCfg0=radio_config/radio_cfg.xml
 --radioCfg1=radio_config/radio_cfg.xml
 --radioCfg2=radio_config/radio_cfg.xml
 --radioCfg3=radio_config/radio_cfg.xml
 --radioCfg4=radio_config/radio_cfg.xml
 --radioCfg5=radio_config/radio_cfg.xml
 --radioCfg6=radio_config/radio_cfg.xml
 --radioCfg7=radio_config/radio_cfg.xml
 --radioCfg8=radio_config/radio_cfg.xml
 --radioCfg9=radio_config/radio_cfg.xml
 --wlsRxThread=1, 90, 0
 --systemThread=0, 0, 0
 --runThread=0, 89, 0
 --urllcThread=15, 90, 0
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=4000
 --StreamPacket=0
 --StreamPacketNumStreams=12
 --StreamPacketType=1
 --StreamPacketDisableL1Api=0
 --StreamNet2PhyThread=3, 0, 0
 --StreamPhy2NetThread=3, 0, 0
 --StreamSocketType=0
 --StreamDpdkInterface=0000:bb:aa.0
 --StreamSharedMemPoolName=testmac_pkt
 --StreamSrcIp0=0.0.0.0
 --StreamDstIp0=127.0.0.1
 --StreamSrcPort0=2234
 --StreamDstPort0=1234
 --StreamSrcIp1=0.0.0.0
 --StreamDstIp1=127.0.0.1
 --StreamSrcPort1=2235
 --StreamDstPort1=1235
 --StreamSrcIp2=0.0.0.0
 --StreamDstIp2=127.0.0.1
 --StreamSrcPort2=2236
 --StreamDstPort2=1236
 --StreamSrcIp3=0.0.0.0
 --StreamDstIp3=127.0.0.1
 --StreamSrcPort3=2237
 --StreamDstPort3=1237
 --StreamSrcIp4=0.0.0.0
 --StreamDstIp4=127.0.0.1
 --StreamSrcPort4=2238
 --StreamDstPort4=1238
 --StreamSrcIp5=0.0.0.0
 --StreamDstIp5=127.0.0.1
 --StreamSrcPort5=2239
 --StreamDstPort5=1239
 --StreamSrcIp6=0.0.0.0
 --StreamDstIp6=127.0.0.1
 --StreamSrcPort6=2240
 --StreamDstPort6=1240
 --StreamSrcIp7=0.0.0.0
 --StreamDstIp7=127.0.0.1
 --StreamSrcPort7=2241
 --StreamDstPort7=1241
 --StreamSrcIp8=0.0.0.0
 --StreamDstIp8=127.0.0.1
 --StreamSrcPort8=2242
 --StreamDstPort8=1242
 --StreamSrcIp9=0.0.0.0
 --StreamDstIp9=127.0.0.1
 --StreamSrcPort9=2243
 --StreamDstPort9=1243
 --StreamSrcIp10=0.0.0.0
 --StreamDstIp10=127.0.0.1
 --StreamSrcPort10=2244
 --StreamDstPort10=1244
 --StreamSrcIp11=0.0.0.0
 --StreamDstIp11=127.0.0.1
 --StreamSrcPort11=2245
 --StreamDstPort11=1245
 --StreamPacketSetL1Core=0
 --StreamPacketL1CoreCell0=0x3000030, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell1=0x3000030, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell2=0x7000070, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell3=0x1f0001f0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell4=0x1f0001f0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell5=0xff000ff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell6=0xff000ff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell7=0x7ff007ff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell8=0xfff00fff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell9=0x3fff03fff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell10=0x7fff07fff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell11=0x7fff07fff0, 0x0, 0x0, 0x0
 --ConfigFromTestFile=0
 --ConfigFromTestFileType=1
 --TestFileNameType0=traffic_profile/traffic_profile.csv
 --TestFileSetL1Core=0
 --TestFileSetL1CoreName=traffic_profile/core_mask.txt
 --TestFileDuration=2000
 --TestFileNameType1DL=traffic_profile/dl_traffic.csv
 --TestFileNameType1UL=traffic_profile/ul_traffic.csv
 --TestFileNumerology=1
 --TestFileOffsetCell0=0
 --TestFileOffsetCell1=1000
 --TestFileOffsetCell2=2000
 --TestFileOffsetCell3=3000
 --TestFileOffsetCell4=4000
 --TestFileOffsetCell5=5000
 --TestFileOffsetCell6=6000
 --TestFileOffsetCell7=7000
 --TestFileOffsetCell8=8000
 --TestFileOffsetCell9=9000
 --TestFileOffsetCell10=10000
 --TestFileOffsetCell11=11000
 --TestMacTraceLevelModumask=0xE1FF
 --TestMacTraceSubModumask0=0x1
 --TestMacTraceSubModumask1=0x1
 --TestMacTraceSubModumask2=0x1
 --TestMacTraceSubModumask3=0x1
 --TestMacTraceSubModumask4=0x1
 --TestMacTraceSubModumask5=0x1
 --TestMacTraceSubModumask6=0x1
 --TestMacTraceSubModumask7=0x1
 --TestMacTraceSubModumask8=0x1
 --TestMacTracelogThread=0, 0, 0

sDpdkFilePrefix: gnb0
sWlsDevName: wls0
not found in XML: param "UplinkSlotDelay" set to default value 0
not found in XML: param "TestFileOffsetCell12" set to default value 0
not found in XML: param "TestFileOffsetCell13" set to default value 0
not found in XML: param "TestFileOffsetCell14" set to default value 0
not found in XML: param "TestFileOffsetCell15" set to default value 0
not found in XML: param "TestFileOffsetCell16" set to default value 0
not found in XML: param "TestFileOffsetCell17" set to default value 0
not found in XML: param "TestFileOffsetCell18" set to default value 0
not found in XML: param "TestFileOffsetCell19" set to default value 0
not found in XML: param "TestFileOffsetCell20" set to default value 0
not found in XML: param "TestFileOffsetCell21" set to default value 0
not found in XML: param "TestFileOffsetCell22" set to default value 0
not found in XML: param "TestFileOffsetCell23" set to default value 0
not found in XML: param "TestFileOffsetCell24" set to default value 0
not found in XML: param "TestFileOffsetCell25" set to default value 0
not found in XML: param "TestFileOffsetCell26" set to default value 0
not found in XML: param "TestFileOffsetCell27" set to default value 0
not found in XML: param "TestFileOffsetCell28" set to default value 0
not found in XML: param "TestFileOffsetCell29" set to default value 0
not found in XML: param "TestFileOffsetCell30" set to default value 0
not found in XML: param "TestFileOffsetCell31" set to default value 0
not found in XML: param "TestFileOffsetCell32" set to default value 0
not found in XML: param "TestFileOffsetCell33" set to default value 0
not found in XML: param "TestFileOffsetCell34" set to default value 0
not found in XML: param "TestFileOffsetCell35" set to default value 0
not found in XML: param "TestFileOffsetCell36" set to default value 0
not found in XML: param "TestFileOffsetCell37" set to default value 0
not found in XML: param "TestFileOffsetCell38" set to default value 0
not found in XML: param "TestFileOffsetCell39" set to default value 0
[1;33m[info] file[test/testmac/testmac_utils.c] func[testmac_utils_list_cores] line[109]: ActiveCoreList: 0-63

[0mtestmac_utils_list_cores: Total 64 cores are online
    Core List: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1496484040 [Hz]
                               Ticks per usec 1496
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484038 [Hz]
        Ticks per us 1496
    MLog Storage: 0x97972b00 -> 0x97a33320 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

Calling rte_eal_init: testmac -c 0x00000000000000000000000000000001 --proc-type=auto --file-prefix gnb0 --iova-mode=va -a0000:00:00.0 
EAL: Detected CPU lcores: 64
EAL: Detected NUMA nodes: 1
EAL: Auto-detected process type: SECONDARY
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket_87_dfcf78bf6923
EAL: Selected IOVA mode 'VA'
EAL: VFIO support initialized
wls_mac_init:
    wls_device_name[wls0] nBlockSize[262144] nAggregationLevel[0]
        wls_lib: Open wls0 (DPDK memzone)
        wls_lib: WLS_Open 0x240000000
        wls_lib: link: 1 <-> 0
        wls_lib: Mode 1
        wls_lib: WLS shared management memzone: wls0
        wls_lib: Add ctx 0
        wls_lib: WLS_Alloc Size Requested [1453850624] bytes HugePageSize [0x40000000] nHugePagesMapped[2]
        wls_lib: Connecting to remote peer ...
        wls_lib: Connected to remote peer
testmac_mac2phy_stats_thread: [PID:     90] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
wls_mac_create_mem_array: pMemArray[0x54baaf10] pMemArrayMemory[0x240180000] totalSize[1050935296] nBlockSize[262144] numBlocks[4009]
WLS inited ok WLS_EnqueueBlock [1200]
Initial TraceLevelModuMask:0xe1ff
Initial SubModuMask[0]:0x1
Initial SubModuMask[1]:0x1
Initial SubModuMask[2]:0x1
Initial SubModuMask[3]:0x1
Initial SubModuMask[4]:0x1
Initial SubModuMask[5]:0x1
Initial SubModuMask[6]:0x1
Initial SubModuMask[7]:0x1
Initial SubModuMask[8]:0x1

===========================================================================================================
TESTMAC VERSION
===========================================================================================================

$Version: #DIRTY# $ (x86)
IMG-date: Feb 28 2023
IMG-time: 10:39:51
===========================================================================================================


===========================================================================================================
Testmac threads in application
===========================================================================================================
testmac_run_thread:       [PID:     92] binding on [CPU  0] [PRIO: 89] [POLICY:  1]
wls_mac_rx_task:          [PID:     91] binding on [CPU  1] [PRIO: 90] [POLICY:  1]
===========================================================================================================

testmac_set_phy_start: mode[1], period[40], count[0]

testmac_run_load_files:
Loading DL Config Files:
Loading UL Config Files:
Loading FD Config Files:
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu0_5mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding SetCoreMask[numTests: 2][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu0_10mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding setoption srs_agc_target_set_flush [numTests: 5] [nCellMask: 0xffffffff] [nOption: 16384] [nMacOptions: 16384] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_agc_target_set_flush [numTests: 6] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding SetCoreMask[numTests: 10][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu0_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding SetCoreMask[numTests: 45][setCoreCnt: 0]. CoreMask[1008 / 0x00000000000003f0]
    Adding SetCoreMask[numTests: 48][setCoreCnt: 0]. CoreMask[1008 / 0x00000000000003f0]
    Adding SetCoreMask[numTests: 51][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    Adding SetCoreMask[numTests: 54][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu0_40mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu1_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu1_40mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu1_50mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu1_60mhz.cfg
         Forcing RAT to 8 (5GNR)
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu1_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding setoption fec_dec_split [numTests: 0] [nCellMask: 0xffffffff] [nOption: 4] [nMacOptions: 4] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption srs_agc_flag_enable_flush [numTests: 150] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_dft_ce_fill_full_band [numTests: 150] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_agc_flag_enable_flush [numTests: 155] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_dft_ce_fill_full_band [numTests: 155] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding SetCoreMask[numTests: 226][setCoreCnt: 0]. CoreMask[1008 / 0x00000000000003f0]
    Adding SetCoreMask[numTests: 230][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    Adding SetCoreMask[numTests: 234][setCoreCnt: 0]. CoreMask[65520 / 0x000000000000fff0]
    Adding SetCoreMask[numTests: 235][setCoreCnt: 0]. CoreMask[65520 / 0x000000000000fff0]
    Adding setoption fec_dec_split [numTests: 235] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0xffffffffffffffff]
    testmac_run_parse_file Parsing config file: /home/flexran/tests/nr5g/fd/testmac_fd_mu3_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]

TESTMAC DL TESTS:

TESTMAC UL TESTS:

TESTMAC FD TESTS:
    5GNR Numerology[0] Bandwidth[5]
         1001  6001  8001 10001 12001 
    5GNR Numerology[0] Bandwidth[10]
         1001  1002  1003  1004  1005  1006  1010  2010  4010  6010 
         8010 10010 12010 16010 
    5GNR Numerology[0] Bandwidth[20]
         1001  1002  1004  1005  1006  1007  1008  1009  1010  1012 
         1014  1015  1016  1017  1018  1020  1021  1022  1023  1024 
         1025  1030  1031  1032  1033  1040  1200  1201  1202  1206 
         1207  1208  1209  1210  1211  1212  1220  1221  1222  1223 
         1224  1225  1226  1227  1228  3220  3223  3226  6220  6223 
         6226  9220  9223  9226 12220 12223 12226 
    5GNR Numerology[0] Bandwidth[40]
         1001  1002 
    5GNR Numerology[1] Bandwidth[20]
         1001 
    5GNR Numerology[1] Bandwidth[40]
         1001  1002  1003 
    5GNR Numerology[1] Bandwidth[50]
         1001 
    5GNR Numerology[1] Bandwidth[60]
         2001 
    5GNR Numerology[1] Bandwidth[100]
         1001  1002  1003  1004  1005  1006  1007  1008  1010  1011 
         1012  1013  1020  1021  1022  1023  1030  1031  1032  1033 
         1040  1041  1042  1043  1050  1051  1052  1053  1099  1100 
         1101  1102  1200  1201  1202  1203  1204  1205  1206  1207 
         1208  1209  1210  1220  1221  1222  1223  1224  1225  1226 
         1227  1228  1229  1230  1231  1232  1233  1234  1235  1236 
         1237  1238  1239  1240  1241  1242  1243  1244  1245  1246 
         1247  1248  1249  1250  1251  1252  1253  1254  1255  1256 
         1276  1277  1300  1301  1302  1303  1304  1305  1306  1307 
         1308  1310  1311  1312  1313  1350  1351  1352  1353  1354 
         1355  1356  1357  1358  1359  1362  1363  1364  1369  1370 
         1371  1372  1373  1374  1375  1376  1377  1378  1379  1380 
         1381  1382  1383  1384  1385  1386  1388  1389  1390  1391 
         1392  1393  1395  1397  1398  1399  1400  1401  1402  1403 
         1404  1405  1406  1411  1412  1413  1414  1415  1416  1417 
         1418  1419  1420  1421  1881  1430  1431  1432  1433  1490 
         1494  1500  1501  1502  1503  1504  1510  1511  1512  1513 
         1514  1515  1520  1521  1522  1523  1524  1525  1526  1527 
         1528  1529  1530  1531  1532  1540  1541  1600  1602  1604 
         1608  1613  1614  1615  1616  1617  1618  1622  1623  1624 
         1625  1627  1630  1631  1633  1635  1637  1638  1639  1640 
         1642  1645  1646  1660  1661  1700  1701  1702  1730  1731 
         1732  1733  2300  2303  2306  2310  3300  3303  3306  3310 
         4300  4303  4306  4310  8300 16730 16732  1740  1741  1742 
         1743  1744  1745  1746  1747  1748  1749  1750  1751  1752 
         1387 
    5GNR Numerology[3] Bandwidth[100]
         1001  1002  1004  1005  1006  1007  1008  1009  1010  1011 
         1012  1013  1014  1015  1061  1062  1063  1064  1065  1070 
         1080  1081  1082  2080  3080  4080 
    testmac_run_parse_file Parsing config file: ./icelake-sp/icxsp_mu0_20mhz_4x4_hton.cfg
TestFileName:  icxsp_mu0_20mhz_4x4_hton.cfg
testmac_set_phy_start: mode[1], period[1], count[20200]
    Adding setoption ebbu_pool_num_queue [numTests: 0] [nCellMask: 0xffffffff] [nOption: 4] [nMacOptions: 4] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption ebbu_pool_queue_size [numTests: 0] [nCellMask: 0xffffffff] [nOption: 1024] [nMacOptions: 1024] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption ebbu_pool_num_context [numTests: 0] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption ce_interp_method [numTests: 0] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption linear_interp_enable [numTests: 0] [nCellMask: 0x00ffffff] [nBufSize: 1] [nMacOptionsCellMask: 0x0000000000ffffff]
    Adding setoption pucch_f0noise_est_type [numTests: 0] [nCellMask: 0x00ffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption remove_memcpy_memset [numTests: 0] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[68719476752 / 0x0000001000000010]
    Adding Test[1220]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg

    Adding Test[1221]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg

    Adding Test[1222]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg

    Adding Test[1223]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg

    Adding Test[1224]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg

    Adding Test[1225]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg

    Adding Test[1226]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg

    Adding Test[1227]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg

    Adding Test[1228]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg

    Adding SetCoreMask[numTests: 9][setCoreCnt: 0]. CoreMask[240518168632 / 0x0000003800000038]
    Adding Test[6220]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg

    Adding Test[6221]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg

    Adding Test[6222]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg

    Adding Test[6223]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg

    Adding Test[6224]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg

    Adding Test[6225]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg

    Adding SetCoreMask[numTests: 15][setCoreCnt: 0]. CoreMask[206158430256 / 0x0000003000000030]
    Adding Test[6226]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg

    Adding Test[6227]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg

    Adding Test[6228]. NumCarr[6]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg

    Adding SetCoreMask[numTests: 18][setCoreCnt: 0]. CoreMask[4329327035376 / 0x000003f0000003f0]
    Adding Test[12220]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg

    Adding Test[12221]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg

    Adding Test[12222]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg

    Adding Test[12223]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg

    Adding Test[12224]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg

    Adding Test[12225]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg

    Adding Test[12226]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg

    Adding Test[12227]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg

    Adding Test[12228]. NumCarr[12]
        Carrier[0]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[1]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[2]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[3]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[4]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[5]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[6]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[7]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[8]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[9]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[10]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
        Carrier[11]: ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg

TESTMAC>welcome to application console

Received MSG_TYPE_PHY_TEST_CONFIG_INFO




----------------------------------------------------------------------------------------
Running Test[1220]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483989 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c000e00 -> 0x7ff76c0c1620 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1220] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.49.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  1.17%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.54.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  2.44%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.45.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  2.43%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.46.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  2.43%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1220] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[830595] nTotalFreeCnt[828340] Diff[2255]
        nDlBufAllocCnt[404127] nDlBufFreeCnt[404127] Diff[0]
        nUlBufAllocCnt[426468] nUlBufFreeCnt[424213] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1221]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483897 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1221] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.86.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.13%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.87.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.18%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.89.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.19%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.88.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.18%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1221] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[1658933] nTotalFreeCnt[1656678] Diff[2255]
        nDlBufAllocCnt[808253] nDlBufFreeCnt[808253] Diff[0]
        nUlBufAllocCnt[850680] nUlBufFreeCnt[848425] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1222]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483947 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1222] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.28.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.06%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.20.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.22.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.21.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1222] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[2487271] nTotalFreeCnt[2485016] Diff[2255]
        nDlBufAllocCnt[1212379] nDlBufFreeCnt[1212379] Diff[0]
        nUlBufAllocCnt[1274892] nUlBufFreeCnt[1272637] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1223]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483837 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1223] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  9.09.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.17%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  9.00.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.29%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  8.99.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.29%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  9.00.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.29%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1223] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[3315609] nTotalFreeCnt[3313354] Diff[2255]
        nDlBufAllocCnt[1616505] nDlBufFreeCnt[1616505] Diff[0]
        nUlBufAllocCnt[1699104] nUlBufFreeCnt[1696849] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1224]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483889 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1224] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.15.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.10%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.10.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.11%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.14.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.12%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.18.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.13%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1224] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[4143947] nTotalFreeCnt[4141692] Diff[2255]
        nDlBufAllocCnt[2020631] nDlBufFreeCnt[2020631] Diff[0]
        nUlBufAllocCnt[2123316] nUlBufFreeCnt[2121061] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1225]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484053 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1225] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.64.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.03%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.59.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.95%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.57.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.95%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.52.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.93%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1225] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[4972285] nTotalFreeCnt[4970030] Diff[2255]
        nDlBufAllocCnt[2424757] nDlBufFreeCnt[2424757] Diff[0]
        nUlBufAllocCnt[2547528] nUlBufFreeCnt[2545273] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1226]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483925 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1226] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.28.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.05%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.25.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.02%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.31.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.03%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  6.35.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.03%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1226] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[5800623] nTotalFreeCnt[5798368] Diff[2255]
        nDlBufAllocCnt[2828883] nDlBufFreeCnt[2828883] Diff[0]
        nUlBufAllocCnt[2971740] nUlBufFreeCnt[2969485] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1227]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483895 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1227] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.54.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.02%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.54.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.94%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.52.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.93%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.55.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.94%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1227] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[6628961] nTotalFreeCnt[6626706] Diff[2255]
        nDlBufAllocCnt[3233009] nDlBufFreeCnt[3233009] Diff[0]
        nUlBufAllocCnt[3395952] nUlBufFreeCnt[3393697] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1228]. NumCarr[1], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483917 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1228] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.34.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.27.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.91%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.25.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.90%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.27.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.91%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_1228] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2381]
        nTotalAllocCnt[7457299] nTotalFreeCnt[7455044] Diff[2255]
        nDlBufAllocCnt[3637135] nDlBufFreeCnt[3637135] Diff[0]
        nUlBufAllocCnt[3820164] nUlBufFreeCnt[3817909] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6220]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483883 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6220] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 65.00.. 72.08.. 75.00] usces====
    Core Utilization [Core: 1] [Util %:  6.12%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 65.00.. 71.85.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 15.16%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 65.00.. 71.83.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 15.16%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 65.00.. 71.81.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 15.15%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6220] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[12326292] nTotalFreeCnt[12324037] Diff[2255]
        nDlBufAllocCnt[6061886] nDlBufFreeCnt[6061886] Diff[0]
        nUlBufAllocCnt[6264406] nUlBufFreeCnt[6262151] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6221]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484011 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6221] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 50.00.. 53.59.. 60.00] usces====
    Core Utilization [Core: 1] [Util %:  5.81%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 50.00.. 53.47.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.17%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 50.00.. 53.56.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.19%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 50.00.. 53.56.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.22%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6221] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[17195285] nTotalFreeCnt[17193030] Diff[2255]
        nDlBufAllocCnt[8486637] nDlBufFreeCnt[8486637] Diff[0]
        nUlBufAllocCnt[8708648] nUlBufFreeCnt[8706393] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6222]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484059 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6222] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 41.29.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  5.46%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 41.28.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 12.19%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 41.23.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 12.19%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 41.21.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 12.20%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6222] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[22064278] nTotalFreeCnt[22062023] Diff[2255]
        nDlBufAllocCnt[10911388] nDlBufFreeCnt[10911388] Diff[0]
        nUlBufAllocCnt[11152890] nUlBufFreeCnt[11150635] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6223]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484065 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6223] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 55.00.. 59.38.. 65.00] usces====
    Core Utilization [Core: 1] [Util %:  6.05%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 55.00.. 59.38.. 65.00] usces====
    Core Utilization [Core: 1] [Util %: 13.71%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 55.00.. 59.28.. 65.00] usces====
    Core Utilization [Core: 1] [Util %: 13.69%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 55.00.. 59.38.. 65.00] usces====
    Core Utilization [Core: 1] [Util %: 13.73%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6223] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[26933271] nTotalFreeCnt[26931016] Diff[2255]
        nDlBufAllocCnt[13336139] nDlBufFreeCnt[13336139] Diff[0]
        nUlBufAllocCnt[13597132] nUlBufFreeCnt[13594877] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6224]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484047 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6224] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 40.00.. 45.32.. 50.00] usces====
    Core Utilization [Core: 1] [Util %:  5.55%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 40.00.. 45.22.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.24%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 40.00.. 45.11.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.24%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 40.00.. 45.04.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.22%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6224] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[31802264] nTotalFreeCnt[31800009] Diff[2255]
        nDlBufAllocCnt[15760890] nDlBufFreeCnt[15760890] Diff[0]
        nUlBufAllocCnt[16041374] nUlBufFreeCnt[16039119] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6225]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496483902 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6225] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 36.12.. 40.00] usces====
    Core Utilization [Core: 1] [Util %:  5.13%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 36.14.. 40.00] usces====
    Core Utilization [Core: 1] [Util %: 11.28%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 36.30.. 40.00] usces====
    Core Utilization [Core: 1] [Util %: 11.33%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 36.23.. 40.00] usces====
    Core Utilization [Core: 1] [Util %: 11.30%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6225] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[36671257] nTotalFreeCnt[36669002] Diff[2255]
        nDlBufAllocCnt[18185641] nDlBufFreeCnt[18185641] Diff[0]
        nUlBufAllocCnt[18485616] nUlBufFreeCnt[18483361] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6226]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484011 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6226] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 40.93.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  5.44%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 40.85.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 12.06%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 40.87.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 12.04%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 35.00.. 40.91.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 12.06%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6226] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[41540250] nTotalFreeCnt[41537995] Diff[2255]
        nDlBufAllocCnt[20610392] nDlBufFreeCnt[20610392] Diff[0]
        nUlBufAllocCnt[20929858] nUlBufFreeCnt[20927603] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6227]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484061 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6227] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 35.36.. 40.00] usces====
    Core Utilization [Core: 1] [Util %:  5.17%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 35.37.. 40.00] usces====
    Core Utilization [Core: 1] [Util %: 11.31%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 35.26.. 40.00] usces====
    Core Utilization [Core: 1] [Util %: 11.25%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 35.28.. 40.00] usces====
    Core Utilization [Core: 1] [Util %: 11.28%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6227] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[46409243] nTotalFreeCnt[46406988] Diff[2255]
        nDlBufAllocCnt[23035143] nDlBufFreeCnt[23035143] Diff[0]
        nUlBufAllocCnt[23374100] nUlBufFreeCnt[23371845] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[6228]. NumCarr[6], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484066 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 6
testmac_config_parse: test_num[6228] test_type[2] numcarrier[6] nLteCells[0] nNr5gCells[6]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[6] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[6] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 32.66.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  5.16%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 32.56.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 11.12%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 32.49.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 11.09%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[6] NumCellsActive LTE[0] NR5G[6] Total Proc Time: [ 30.00.. 32.68.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 11.16%]
    Cell ID:    0   1   2   3   4   5
   Cell2Map:    0   1   2   3   4   5
   Map2Cell:    0   1   2   3   4   5
        RAT:   NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_6228] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2995]
        nTotalAllocCnt[51278236] nTotalFreeCnt[51275981] Diff[2255]
        nDlBufAllocCnt[25459894] nDlBufFreeCnt[25459894] Diff[0]
        nUlBufAllocCnt[25818342] nUlBufFreeCnt[25816087] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12220]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484047 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12220] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [165.00..170.03..175.00] usces====
    Core Utilization [Core: 1] [Util %: 12.62%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [165.00..170.07..175.00] usces====
    Core Utilization [Core: 1] [Util %: 33.65%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [165.00..169.69..175.00] usces====
    Core Utilization [Core: 1] [Util %: 33.57%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [165.00..170.13..175.00] usces====
    Core Utilization [Core: 1] [Util %: 33.66%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12220] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[60996075] nTotalFreeCnt[60993820] Diff[2255]
        nDlBufAllocCnt[30309395] nDlBufFreeCnt[30309395] Diff[0]
        nUlBufAllocCnt[30686680] nUlBufFreeCnt[30684425] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12221]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484055 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12221] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [120.00..124.47..130.00] usces====
    Core Utilization [Core: 1] [Util %: 11.92%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [120.00..123.74..130.00] usces====
    Core Utilization [Core: 1] [Util %: 29.04%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [120.00..123.67..130.00] usces====
    Core Utilization [Core: 1] [Util %: 29.03%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [120.00..124.15..130.00] usces====
    Core Utilization [Core: 1] [Util %: 29.20%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12221] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[70713914] nTotalFreeCnt[70711659] Diff[2255]
        nDlBufAllocCnt[35158896] nDlBufFreeCnt[35158896] Diff[0]
        nUlBufAllocCnt[35555018] nUlBufFreeCnt[35552763] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12222]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484039 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12222] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 90.00.. 95.83..100.00] usces====
    Core Utilization [Core: 1] [Util %: 11.00%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 90.00.. 95.69..100.00] usces====
    Core Utilization [Core: 1] [Util %: 26.22%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 90.00.. 95.66..100.00] usces====
    Core Utilization [Core: 1] [Util %: 26.30%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 90.00.. 95.54..100.00] usces====
    Core Utilization [Core: 1] [Util %: 26.25%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12222] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[80431733] nTotalFreeCnt[80429478] Diff[2255]
        nDlBufAllocCnt[40008397] nDlBufFreeCnt[40008397] Diff[0]
        nUlBufAllocCnt[40423336] nUlBufFreeCnt[40421081] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12223]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484083 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12223] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [130.00..136.24..145.00] usces====
    Core Utilization [Core: 1] [Util %: 12.40%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [130.00..135.95..145.00] usces====
    Core Utilization [Core: 1] [Util %: 30.21%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [130.00..135.61..140.00] usces====
    Core Utilization [Core: 1] [Util %: 30.18%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [130.00..135.78..140.00] usces====
    Core Utilization [Core: 1] [Util %: 30.17%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12223] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[90149572] nTotalFreeCnt[90147317] Diff[2255]
        nDlBufAllocCnt[44857898] nDlBufFreeCnt[44857898] Diff[0]
        nUlBufAllocCnt[45291674] nUlBufFreeCnt[45289419] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12224]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484093 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12224] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [100.00..103.88..110.00] usces====
    Core Utilization [Core: 1] [Util %: 11.50%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 95.00..103.63..110.00] usces====
    Core Utilization [Core: 1] [Util %: 27.01%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 95.00..103.65..110.00] usces====
    Core Utilization [Core: 1] [Util %: 27.06%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 95.00..103.46..110.00] usces====
    Core Utilization [Core: 1] [Util %: 27.02%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12224] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[99867411] nTotalFreeCnt[99865156] Diff[2255]
        nDlBufAllocCnt[49707399] nDlBufFreeCnt[49707399] Diff[0]
        nUlBufAllocCnt[50160012] nUlBufFreeCnt[50157757] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12225]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484067 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12225] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 80.00.. 84.43.. 90.00] usces====
    Core Utilization [Core: 1] [Util %: 10.80%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 80.00.. 84.04.. 90.00] usces====
    Core Utilization [Core: 1] [Util %: 25.19%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 80.00.. 84.03.. 90.00] usces====
    Core Utilization [Core: 1] [Util %: 25.23%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 80.00.. 83.67.. 90.00] usces====
    Core Utilization [Core: 1] [Util %: 25.19%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12225] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[109585250] nTotalFreeCnt[109582995] Diff[2255]
        nDlBufAllocCnt[54556900] nDlBufFreeCnt[54556900] Diff[0]
        nUlBufAllocCnt[55028350] nUlBufFreeCnt[55026095] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12226]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484006 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12226] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 85.00.. 90.86..100.00] usces====
    Core Utilization [Core: 1] [Util %: 10.91%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 85.00.. 90.74.. 95.00] usces====
    Core Utilization [Core: 1] [Util %: 25.53%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 85.00.. 90.72.. 95.00] usces====
    Core Utilization [Core: 1] [Util %: 25.57%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 85.00.. 90.71.. 95.00] usces====
    Core Utilization [Core: 1] [Util %: 25.55%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12226] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[119303089] nTotalFreeCnt[119300834] Diff[2255]
        nDlBufAllocCnt[59406401] nDlBufFreeCnt[59406401] Diff[0]
        nUlBufAllocCnt[59896688] nUlBufFreeCnt[59894433] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12227]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484064 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12227] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 70.00.. 77.81.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 10.44%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 70.00.. 77.95.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 24.34%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 70.00.. 77.57.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 24.21%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 70.00.. 77.60.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 24.22%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12227] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[129020928] nTotalFreeCnt[129018673] Diff[2255]
        nDlBufAllocCnt[64255902] nDlBufFreeCnt[64255902] Diff[0]
        nUlBufAllocCnt[64765026] nUlBufFreeCnt[64762771] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[12228]. NumCarr[12], Current Directory 4G: /home/flexran/tests/lte//, Current Directory 5G: /home/flexran/tests/nr5g//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[4]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[5]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[6]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[7]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[8]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[9]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[10]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
Carrier[11]: RAT[5GNR] ConfigFile: fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    pdsch_split                     - [0] CellMask[0x0000000000000000]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [0] CellMask[0x0000000000000000]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [0] CellMask[0x0000000000000000]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [1] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [1] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [0] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496484016 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7ff76c219a00 -> 0x7ff76c2da220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 12
testmac_config_parse: test_num[12228] test_type[2] numcarrier[12] nLteCells[0] nNr5gCells[12]
testmac_nr5g_config_parse: nMaxNumerology[0]
                      Cell[0] nSubcCommon[0] nCellTiming[0]
                      Cell[1] nSubcCommon[0] nCellTiming[0]
                      Cell[2] nSubcCommon[0] nCellTiming[0]
                      Cell[3] nSubcCommon[0] nCellTiming[0]
                      Cell[4] nSubcCommon[0] nCellTiming[0]
                      Cell[5] nSubcCommon[0] nCellTiming[0]
                      Cell[6] nSubcCommon[0] nCellTiming[0]
                      Cell[7] nSubcCommon[0] nCellTiming[0]
                      Cell[8] nSubcCommon[0] nCellTiming[0]
                      Cell[9] nSubcCommon[0] nCellTiming[0]
                      Cell[10] nSubcCommon[0] nCellTiming[0]
                      Cell[11] nSubcCommon[0] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(4)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(4)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(5)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(5)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(6)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(6)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(7)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(7)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(8)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(8)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(9)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(9)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(10)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(10)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(11)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[12] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(4)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(5)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(6)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(7)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(8)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(9)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(10)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[12] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
Received 5GNR: MSG_TYPE_PHY_START_RESP(4)
Received 5GNR: MSG_TYPE_PHY_START_RESP(5)
Received 5GNR: MSG_TYPE_PHY_START_RESP(6)
Received 5GNR: MSG_TYPE_PHY_START_RESP(7)
Received 5GNR: MSG_TYPE_PHY_START_RESP(8)
Received 5GNR: MSG_TYPE_PHY_START_RESP(9)
Received 5GNR: MSG_TYPE_PHY_START_RESP(10)
Received 5GNR: MSG_TYPE_PHY_START_RESP(11)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 65.00.. 71.29.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 10.30%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 65.00.. 71.17.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 23.75%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 65.00.. 71.10.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 23.77%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[12] NumCellsActive LTE[0] NR5G[12] Total Proc Time: [ 65.00.. 71.29.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 23.81%]
    Cell ID:    0   1   2   3   4   5   6   7   8   9  10  11
   Cell2Map:    0   1   2   3   4   5   6   7   8   9  10  11
   Map2Cell:    0   1   2   3   4   5   6   7   8   9  10  11
        RAT:   NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR  NR
      State:  ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(4)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(5)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(6)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(7)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(8)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(9)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(10)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(4)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(5)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(6)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(7)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(8)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(9)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(10)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[12] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[11] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[10] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[9] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[8] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(4)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[7] nPhyShutDownCnt[5]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(5)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[6] nPhyShutDownCnt[6]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(6)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[5] nPhyShutDownCnt[7]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(7)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[8]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(8)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[9]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(9)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[10]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(10)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[11]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(11)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[12]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(4)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(5)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(6)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(7)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(8)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(9)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(10)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(11)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              180
    Total Memory Size:         386,058
----------------------------------------------------------------------------


Test[FD_mu0_20mhz_12228] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[3733]
        nTotalAllocCnt[138738767] nTotalFreeCnt[138736512] Diff[2255]
        nDlBufAllocCnt[69105403] nDlBufFreeCnt[69105403] Diff[0]
        nUlBufAllocCnt[69633364] nUlBufFreeCnt[69631109] Diff[2255]

All Tests Completed, Total run 27 Tests, PASS 27 Tests, and FAIL 0 Tests
----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:              179
    Total Memory Size:         381,258
----------------------------------------------------------------------------


exit
TESTMAC>application termination...

        wls_lib: WLS_Close
        wls_lib: un-link: 0 <-> 1
WLS_Close(0): nWlsClients[1]
wls_mac_rx_task:          [PID:     87]... Stopping
testmac_run_thread:       [PID:     92]... Stopping
testmac_mac2phy_stats_thread: [PID:     90]... Stopping
tracelog buffer is empty!
[?2004h]0;root@flexran-binary-release: /home/flexran/bin/nr5g/gnb/testmacroot@flexran-binary-release:/home/flexran/bin/nr5g/gnb/testmac# exit
[?2004lexit
