<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14585/DA14586 SDK6: OTP</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14585/DA14586 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">OTP<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>OTP Controller driver API.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:hw__otpc__58x_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__otpc__58x_8h.html">hw_otpc_58x.h</a></td></tr>
<tr class="memdesc:hw__otpc__58x_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">DA14585/DA14586 OTP Controller driver header file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1981ddc7d6e3383ea60a8ba2395a9128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga1981ddc7d6e3383ea60a8ba2395a9128">HW_OTP_CELL_SIZE</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="memdesc:ga1981ddc7d6e3383ea60a8ba2395a9128"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP cell size in bytes.  <a href="#ga1981ddc7d6e3383ea60a8ba2395a9128">More...</a><br /></td></tr>
<tr class="separator:ga1981ddc7d6e3383ea60a8ba2395a9128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfa3a566925abdf9863b66a8c879fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga7dfa3a566925abdf9863b66a8c879fac">MAX_RR_AVAIL</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga7dfa3a566925abdf9863b66a8c879fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of repair records.  <a href="#ga7dfa3a566925abdf9863b66a8c879fac">More...</a><br /></td></tr>
<tr class="separator:ga7dfa3a566925abdf9863b66a8c879fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga31039bfe0988e1924f0658b44862a58f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga31039bfe0988e1924f0658b44862a58f">HW_OTPC_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fa7343b261bed10818b1ba13f3e95e7968">HW_OTPC_MODE_STBY</a> = 0, 
<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fa53d892a1c2b4167d3cab839f41030c73">HW_OTPC_MODE_MREAD</a> = 1, 
<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fa9159e2f3d4245b0df91430fa2a78caf3">HW_OTPC_MODE_MPROG</a> = 2, 
<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58faa8fc96779eeb2bda48e15d0751163802">HW_OTPC_MODE_AREAD</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fa5b2ffe6e445b516f102c037b6aa10e8f">HW_OTPC_MODE_APROG</a> = 4, 
<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fa6238bb47b5e4e7c86d1f876b3b22d2eb">HW_OTPC_MODE_TBLANK</a> = 5, 
<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fab3f674b21ae94b3b42a3b7999e71dc91">HW_OTPC_MODE_TDEC</a> = 6, 
<a class="el" href="group___o_t_p.html#gga31039bfe0988e1924f0658b44862a58fab864092a5e8a98dfe18219ca55d06b2d">HW_OTPC_MODE_TWR</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:ga31039bfe0988e1924f0658b44862a58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP Controller mode.  <a href="group___o_t_p.html#ga31039bfe0988e1924f0658b44862a58f">More...</a><br /></td></tr>
<tr class="separator:ga31039bfe0988e1924f0658b44862a58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e5de77223614cfa11a30f22fc9d69e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a> { <a class="el" href="group___o_t_p.html#ggae4e5de77223614cfa11a30f22fc9d69eaf6083b826af8da29b9c5815324a7d73d">HW_OTPC_WORD_LOW</a> = 0, 
<a class="el" href="group___o_t_p.html#ggae4e5de77223614cfa11a30f22fc9d69eaca315b49eca7052779f073b6994fc9a5">HW_OTPC_WORD_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gae4e5de77223614cfa11a30f22fc9d69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word inside cell to program/read.  <a href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">More...</a><br /></td></tr>
<tr class="separator:gae4e5de77223614cfa11a30f22fc9d69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150fc6dd2ef4ebef3227a2c77f87ba48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga150fc6dd2ef4ebef3227a2c77f87ba48">HW_OTPC_SYS_CLK_FREQ</a> { <a class="el" href="group___o_t_p.html#gga150fc6dd2ef4ebef3227a2c77f87ba48a6856f92107a8949627b0a4eaa9df0f2d">HW_OTPC_SYS_CLK_FREQ_2</a> = 0, 
<a class="el" href="group___o_t_p.html#gga150fc6dd2ef4ebef3227a2c77f87ba48ab746f1ac2b33b05bd79ee0e33632cf0c">HW_OTPC_SYS_CLK_FREQ_4</a> = 1, 
<a class="el" href="group___o_t_p.html#gga150fc6dd2ef4ebef3227a2c77f87ba48aeae010655e9e36f7783676544dcfa08b">HW_OTPC_SYS_CLK_FREQ_8</a> = 2, 
<a class="el" href="group___o_t_p.html#gga150fc6dd2ef4ebef3227a2c77f87ba48ae676090aa8c3da6535ba78dadf902717">HW_OTPC_SYS_CLK_FREQ_16</a> = 3
 }</td></tr>
<tr class="memdesc:ga150fc6dd2ef4ebef3227a2c77f87ba48"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock frequency in MHz.  <a href="group___o_t_p.html#ga150fc6dd2ef4ebef3227a2c77f87ba48">More...</a><br /></td></tr>
<tr class="separator:ga150fc6dd2ef4ebef3227a2c77f87ba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac6fe52f4bcb851356a03f3ab27e3c893"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893">hw_otpc_init</a> (void)</td></tr>
<tr class="memdesc:gac6fe52f4bcb851356a03f3ab27e3c893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the OTP Controller.  <a href="#gac6fe52f4bcb851356a03f3ab27e3c893">More...</a><br /></td></tr>
<tr class="separator:gac6fe52f4bcb851356a03f3ab27e3c893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eb23f0dd1dffaf99173a8d727b520c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gab5eb23f0dd1dffaf99173a8d727b520c">hw_otpc_close</a> (void)</td></tr>
<tr class="memdesc:gab5eb23f0dd1dffaf99173a8d727b520c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Close the OTP Controller.  <a href="#gab5eb23f0dd1dffaf99173a8d727b520c">More...</a><br /></td></tr>
<tr class="separator:gab5eb23f0dd1dffaf99173a8d727b520c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b2cffbe3f95690e16093e7d02a9b84"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga23b2cffbe3f95690e16093e7d02a9b84">hw_otpc_is_active</a> (void)</td></tr>
<tr class="memdesc:ga23b2cffbe3f95690e16093e7d02a9b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the OTP Cotnroller is active.  <a href="#ga23b2cffbe3f95690e16093e7d02a9b84">More...</a><br /></td></tr>
<tr class="separator:ga23b2cffbe3f95690e16093e7d02a9b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322f5fffbe66aedeb706d37d4bb80727"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga322f5fffbe66aedeb706d37d4bb80727">hw_otpc_disable</a> (void)</td></tr>
<tr class="memdesc:ga322f5fffbe66aedeb706d37d4bb80727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put the OTP Controller in STBY mode and turn-off clock.  <a href="#ga322f5fffbe66aedeb706d37d4bb80727">More...</a><br /></td></tr>
<tr class="separator:ga322f5fffbe66aedeb706d37d4bb80727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029fa218557971065819fac24f6fad12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12">hw_otpc_set_speed</a> (<a class="el" href="group___o_t_p.html#ga150fc6dd2ef4ebef3227a2c77f87ba48">HW_OTPC_SYS_CLK_FREQ</a> clk_speed)</td></tr>
<tr class="memdesc:ga029fa218557971065819fac24f6fad12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the access speed of the OTP Controller based on the system clock.  <a href="#ga029fa218557971065819fac24f6fad12">More...</a><br /></td></tr>
<tr class="separator:ga029fa218557971065819fac24f6fad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6dbc2fbdb4426e9c7e43196bed18fe2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gaa6dbc2fbdb4426e9c7e43196bed18fe2">hw_otpc_power_save</a> (uint32_t inactivity_period)</td></tr>
<tr class="memdesc:gaa6dbc2fbdb4426e9c7e43196bed18fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or reset the power saving mode of the OTP Controller.  <a href="#gaa6dbc2fbdb4426e9c7e43196bed18fe2">More...</a><br /></td></tr>
<tr class="separator:gaa6dbc2fbdb4426e9c7e43196bed18fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a66f960152d7f51e94f61661055f94b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga5a66f960152d7f51e94f61661055f94b">hw_otpc_num_of_rr</a> (void)</td></tr>
<tr class="memdesc:ga5a66f960152d7f51e94f61661055f94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of the Repair Records.  <a href="#ga5a66f960152d7f51e94f61661055f94b">More...</a><br /></td></tr>
<tr class="separator:ga5a66f960152d7f51e94f61661055f94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31998eed111647f611beaa97497e92c0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga31998eed111647f611beaa97497e92c0">hw_otpc_manual_word_prog</a> (uint32_t cell_offset, uint32_t pword_l, uint32_t pword_h, bool use_rr)</td></tr>
<tr class="memdesc:ga31998eed111647f611beaa97497e92c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program manually an OTP entry.  <a href="#ga31998eed111647f611beaa97497e92c0">More...</a><br /></td></tr>
<tr class="separator:ga31998eed111647f611beaa97497e92c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b92f422c228e5dff91276881e8af3e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gaf3b92f422c228e5dff91276881e8af3e">hw_otpc_manual_prog</a> (const uint32_t *p_data, uint32_t cell_offset, <a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a> cell_word, uint32_t num_of_words, bool use_rr)</td></tr>
<tr class="memdesc:gaf3b92f422c228e5dff91276881e8af3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program manually an OTP block.  <a href="#gaf3b92f422c228e5dff91276881e8af3e">More...</a><br /></td></tr>
<tr class="separator:gaf3b92f422c228e5dff91276881e8af3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067ea1562b308494476a6e8081cebc31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga067ea1562b308494476a6e8081cebc31">hw_otpc_manual_read_on</a> (bool spare_rows)</td></tr>
<tr class="memdesc:ga067ea1562b308494476a6e8081cebc31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put the OTP in manual read mode.  <a href="#ga067ea1562b308494476a6e8081cebc31">More...</a><br /></td></tr>
<tr class="separator:ga067ea1562b308494476a6e8081cebc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65145b08501779d994a3d56386b37a79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga65145b08501779d994a3d56386b37a79">hw_otpc_manual_read_off</a> (void)</td></tr>
<tr class="memdesc:ga65145b08501779d994a3d56386b37a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Take the OTP out of manual read mode and put it in STBY.  <a href="#ga65145b08501779d994a3d56386b37a79">More...</a><br /></td></tr>
<tr class="separator:ga65145b08501779d994a3d56386b37a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b410b340105a53a73ac92d2344ebef"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga92b410b340105a53a73ac92d2344ebef">hw_otpc_write_rr</a> (uint32_t cell_offset, uint32_t pword_l, uint32_t pword_h)</td></tr>
<tr class="memdesc:ga92b410b340105a53a73ac92d2344ebef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program manually a Repair Record in the OTP's spare area.  <a href="#ga92b410b340105a53a73ac92d2344ebef">More...</a><br /></td></tr>
<tr class="separator:ga92b410b340105a53a73ac92d2344ebef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab2eb221c2f54b57be86f8f8d8b15a1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga1ab2eb221c2f54b57be86f8f8d8b15a1">hw_otpc_dma_prog</a> (const uint32_t *p_data, uint32_t cell_offset, <a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a> cell_word, uint32_t num_of_words, bool spare_rows)</td></tr>
<tr class="memdesc:ga1ab2eb221c2f54b57be86f8f8d8b15a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program OTP via DMA.  <a href="#ga1ab2eb221c2f54b57be86f8f8d8b15a1">More...</a><br /></td></tr>
<tr class="separator:ga1ab2eb221c2f54b57be86f8f8d8b15a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab843f4aa864a8d1c9167765d1bf6ae79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gab843f4aa864a8d1c9167765d1bf6ae79">hw_otpc_dma_read</a> (uint32_t *p_data, uint32_t cell_offset, <a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a> cell_word, uint32_t num_of_words, bool spare_rows)</td></tr>
<tr class="memdesc:gab843f4aa864a8d1c9167765d1bf6ae79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read OTP via DMA.  <a href="#gab843f4aa864a8d1c9167765d1bf6ae79">More...</a><br /></td></tr>
<tr class="separator:gab843f4aa864a8d1c9167765d1bf6ae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05efdef3a21ff7ffac18f7ee07741a67"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga05efdef3a21ff7ffac18f7ee07741a67">hw_otpc_fifo_prog</a> (const uint32_t *p_data, uint32_t cell_offset, <a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a> cell_word, uint32_t num_of_words, bool spare_rows)</td></tr>
<tr class="memdesc:ga05efdef3a21ff7ffac18f7ee07741a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program OTP via FIFO (Auto mode).  <a href="#ga05efdef3a21ff7ffac18f7ee07741a67">More...</a><br /></td></tr>
<tr class="separator:ga05efdef3a21ff7ffac18f7ee07741a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1083c916310b67a30dd5451fb94a96a3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga1083c916310b67a30dd5451fb94a96a3">hw_otpc_fifo_read</a> (uint32_t *p_data, uint32_t cell_offset, <a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a> cell_word, uint32_t num_of_words, bool spare_rows)</td></tr>
<tr class="memdesc:ga1083c916310b67a30dd5451fb94a96a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read OTP via FIFO.  <a href="#ga1083c916310b67a30dd5451fb94a96a3">More...</a><br /></td></tr>
<tr class="separator:ga1083c916310b67a30dd5451fb94a96a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb85c87ff577f6463ff6ab975d28a720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#gaeb85c87ff577f6463ff6ab975d28a720">hw_otpc_prepare</a> (uint32_t num_of_bytes)</td></tr>
<tr class="memdesc:gaeb85c87ff577f6463ff6ab975d28a720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare OTPC to execute an OTP copy after wakeup.  <a href="#gaeb85c87ff577f6463ff6ab975d28a720">More...</a><br /></td></tr>
<tr class="separator:gaeb85c87ff577f6463ff6ab975d28a720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ab41ee9807128c0992791f8ba82e7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga73ab41ee9807128c0992791f8ba82e7c">hw_otpc_cancel_prepare</a> (void)</td></tr>
<tr class="memdesc:ga73ab41ee9807128c0992791f8ba82e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cancel any previous preparations of the OTPC for executing an OTP copy after wakeup.  <a href="#ga73ab41ee9807128c0992791f8ba82e7c">More...</a><br /></td></tr>
<tr class="separator:ga73ab41ee9807128c0992791f8ba82e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2bae325c6dbae49031acfec1f2254f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga0c2bae325c6dbae49031acfec1f2254f">hw_otpc_cell_to_mem</a> (uint32_t cell_offset)</td></tr>
<tr class="memdesc:ga0c2bae325c6dbae49031acfec1f2254f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get cell memory address.  <a href="#ga0c2bae325c6dbae49031acfec1f2254f">More...</a><br /></td></tr>
<tr class="separator:ga0c2bae325c6dbae49031acfec1f2254f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfd983cffbff83ed7ffe7a96af9abdf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga6dfd983cffbff83ed7ffe7a96af9abdf">hw_otpc_blank</a> (void)</td></tr>
<tr class="memdesc:ga6dfd983cffbff83ed7ffe7a96af9abdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execution of the BLANK test.  <a href="#ga6dfd983cffbff83ed7ffe7a96af9abdf">More...</a><br /></td></tr>
<tr class="separator:ga6dfd983cffbff83ed7ffe7a96af9abdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746378380c8d90d0c380f714dfb06911"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga746378380c8d90d0c380f714dfb06911">hw_otpc_tdec</a> (void)</td></tr>
<tr class="memdesc:ga746378380c8d90d0c380f714dfb06911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execution of the TDEC test.  <a href="#ga746378380c8d90d0c380f714dfb06911">More...</a><br /></td></tr>
<tr class="separator:ga746378380c8d90d0c380f714dfb06911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901a2365159be2865efd3302b64052f9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p.html#ga901a2365159be2865efd3302b64052f9">hw_otpc_twr</a> (void)</td></tr>
<tr class="memdesc:ga901a2365159be2865efd3302b64052f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execution of the TWR test.  <a href="#ga901a2365159be2865efd3302b64052f9">More...</a><br /></td></tr>
<tr class="separator:ga901a2365159be2865efd3302b64052f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>OTP Controller driver API. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1981ddc7d6e3383ea60a8ba2395a9128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1981ddc7d6e3383ea60a8ba2395a9128">&#9670;&nbsp;</a></span>HW_OTP_CELL_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_OTP_CELL_SIZE&#160;&#160;&#160;(0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP cell size in bytes. </p>

</div>
</div>
<a id="ga7dfa3a566925abdf9863b66a8c879fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dfa3a566925abdf9863b66a8c879fac">&#9670;&nbsp;</a></span>MAX_RR_AVAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_RR_AVAIL&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of repair records. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga31039bfe0988e1924f0658b44862a58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31039bfe0988e1924f0658b44862a58f">&#9670;&nbsp;</a></span>HW_OTPC_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___o_t_p.html#ga31039bfe0988e1924f0658b44862a58f">HW_OTPC_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP Controller mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fa7343b261bed10818b1ba13f3e95e7968"></a>HW_OTPC_MODE_STBY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fa53d892a1c2b4167d3cab839f41030c73"></a>HW_OTPC_MODE_MREAD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fa9159e2f3d4245b0df91430fa2a78caf3"></a>HW_OTPC_MODE_MPROG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58faa8fc96779eeb2bda48e15d0751163802"></a>HW_OTPC_MODE_AREAD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fa5b2ffe6e445b516f102c037b6aa10e8f"></a>HW_OTPC_MODE_APROG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fa6238bb47b5e4e7c86d1f876b3b22d2eb"></a>HW_OTPC_MODE_TBLANK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fab3f674b21ae94b3b42a3b7999e71dc91"></a>HW_OTPC_MODE_TDEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga31039bfe0988e1924f0658b44862a58fab864092a5e8a98dfe18219ca55d06b2d"></a>HW_OTPC_MODE_TWR&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga150fc6dd2ef4ebef3227a2c77f87ba48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150fc6dd2ef4ebef3227a2c77f87ba48">&#9670;&nbsp;</a></span>HW_OTPC_SYS_CLK_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___o_t_p.html#ga150fc6dd2ef4ebef3227a2c77f87ba48">HW_OTPC_SYS_CLK_FREQ</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock frequency in MHz. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga150fc6dd2ef4ebef3227a2c77f87ba48a6856f92107a8949627b0a4eaa9df0f2d"></a>HW_OTPC_SYS_CLK_FREQ_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga150fc6dd2ef4ebef3227a2c77f87ba48ab746f1ac2b33b05bd79ee0e33632cf0c"></a>HW_OTPC_SYS_CLK_FREQ_4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga150fc6dd2ef4ebef3227a2c77f87ba48aeae010655e9e36f7783676544dcfa08b"></a>HW_OTPC_SYS_CLK_FREQ_8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga150fc6dd2ef4ebef3227a2c77f87ba48ae676090aa8c3da6535ba78dadf902717"></a>HW_OTPC_SYS_CLK_FREQ_16&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="gae4e5de77223614cfa11a30f22fc9d69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e5de77223614cfa11a30f22fc9d69e">&#9670;&nbsp;</a></span>HW_OTPC_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word inside cell to program/read. </p>
<p>Cell contents in memory starts with low word (i.e. to program/read both words in cell at once, HW_OTPC_WORD_LOW should be used for addressing). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae4e5de77223614cfa11a30f22fc9d69eaf6083b826af8da29b9c5815324a7d73d"></a>HW_OTPC_WORD_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggae4e5de77223614cfa11a30f22fc9d69eaca315b49eca7052779f073b6994fc9a5"></a>HW_OTPC_WORD_HIGH&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga6dfd983cffbff83ed7ffe7a96af9abdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dfd983cffbff83ed7ffe7a96af9abdf">&#9670;&nbsp;</a></span>hw_otpc_blank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hw_otpc_blank </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execution of the BLANK test. </p>
<dl class="section return"><dt>Returns</dt><dd>The test result. <ul>
<li>
0, if the test succeeded </li>
<li>
1, if the test 1 failed </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga73ab41ee9807128c0992791f8ba82e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ab41ee9807128c0992791f8ba82e7c">&#9670;&nbsp;</a></span>hw_otpc_cancel_prepare()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_cancel_prepare </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cancel any previous preparations of the OTPC for executing an OTP copy after wakeup. </p>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga0c2bae325c6dbae49031acfec1f2254f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c2bae325c6dbae49031acfec1f2254f">&#9670;&nbsp;</a></span>hw_otpc_cell_to_mem()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void* hw_otpc_cell_to_mem </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get cell memory address. </p>
<p>Returns mapped memory address for given cell, can be used for e.g. manual reading.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>cell offset</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>cell memory address</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___o_t_p.html#ga067ea1562b308494476a6e8081cebc31" title="Put the OTP in manual read mode. ">hw_otpc_manual_read_on</a> </dd></dl>

</div>
</div>
<a id="gab5eb23f0dd1dffaf99173a8d727b520c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5eb23f0dd1dffaf99173a8d727b520c">&#9670;&nbsp;</a></span>hw_otpc_close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_otpc_close </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Close the OTP Controller. </p>

</div>
</div>
<a id="ga322f5fffbe66aedeb706d37d4bb80727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga322f5fffbe66aedeb706d37d4bb80727">&#9670;&nbsp;</a></span>hw_otpc_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Put the OTP Controller in STBY mode and turn-off clock. </p>

</div>
</div>
<a id="ga1ab2eb221c2f54b57be86f8f8d8b15a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab2eb221c2f54b57be86f8f8d8b15a1">&#9670;&nbsp;</a></span>hw_otpc_dma_prog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_otpc_dma_prog </td>
          <td>(</td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a>&#160;</td>
          <td class="paramname"><em>cell_word</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_of_words</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>spare_rows</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program OTP via DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_data</td><td>The start address of the data in RAM.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>Cell offset to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_word</td><td>Word inside cell to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num_of_words</td><td>The actual number of the words to be written. The driver will write this value minus 1 to the specific register.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spare_rows</td><td>true to access the spare rows area, false to access normal memory cell</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true for success, false for failure (the programming should be retried or fixed!)</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="gab843f4aa864a8d1c9167765d1bf6ae79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab843f4aa864a8d1c9167765d1bf6ae79">&#9670;&nbsp;</a></span>hw_otpc_dma_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_dma_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a>&#160;</td>
          <td class="paramname"><em>cell_word</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_of_words</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>spare_rows</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read OTP via DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_data</td><td>The address in RAM to write the data to.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>Cell offset to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_word</td><td>Word inside cell to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num_of_words</td><td>The actual number of the words to be read. The driver will write this value minus 1 to the specific register.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spare_rows</td><td>true to access the spare rows area, false to access normal memory cell</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga05efdef3a21ff7ffac18f7ee07741a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05efdef3a21ff7ffac18f7ee07741a67">&#9670;&nbsp;</a></span>hw_otpc_fifo_prog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_otpc_fifo_prog </td>
          <td>(</td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a>&#160;</td>
          <td class="paramname"><em>cell_word</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_of_words</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>spare_rows</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program OTP via FIFO (Auto mode). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_data</td><td>The start address of the data in RAM.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>Cell offset to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_word</td><td>Word inside cell to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num_of_words</td><td>The actual number of the words to be written. The driver will write this value minus 1 to the specific register.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spare_rows</td><td>true to access the spare rows area, false to access normal memory cell</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true for success, false for failure</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga1083c916310b67a30dd5451fb94a96a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1083c916310b67a30dd5451fb94a96a3">&#9670;&nbsp;</a></span>hw_otpc_fifo_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_otpc_fifo_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a>&#160;</td>
          <td class="paramname"><em>cell_word</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_of_words</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>spare_rows</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read OTP via FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_data</td><td>The address in RAM to write the data to.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>Cell offset to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_word</td><td>Word inside cell to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num_of_words</td><td>The actual number of the words to be read. The driver will write this value minus 1 to the specific register.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spare_rows</td><td>true to access the spare rows area, false to access normal memory cell</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true for success, false for failure</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="gac6fe52f4bcb851356a03f3ab27e3c893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6fe52f4bcb851356a03f3ab27e3c893">&#9670;&nbsp;</a></span>hw_otpc_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_otpc_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the OTP Controller. </p>
<dl class="section warning"><dt>Warning</dt><dd>The AHB clock must be up to 16MHz! It is a responsibility of the caller to check this! </dd></dl>

</div>
</div>
<a id="ga23b2cffbe3f95690e16093e7d02a9b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23b2cffbe3f95690e16093e7d02a9b84">&#9670;&nbsp;</a></span>hw_otpc_is_active()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t hw_otpc_is_active </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if the OTP Cotnroller is active. </p>
<dl class="section return"><dt>Returns</dt><dd>1 if it is active, else 0. </dd></dl>

</div>
</div>
<a id="gaf3b92f422c228e5dff91276881e8af3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b92f422c228e5dff91276881e8af3e">&#9670;&nbsp;</a></span>hw_otpc_manual_prog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_otpc_manual_prog </td>
          <td>(</td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___o_t_p.html#gae4e5de77223614cfa11a30f22fc9d69e">HW_OTPC_WORD</a>&#160;</td>
          <td class="paramname"><em>cell_word</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_of_words</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>use_rr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program manually an OTP block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_data</td><td>The start address of the data to copy from.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>Cell offset to start programming from.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_word</td><td>Word inside cell to start programming from.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num_of_words</td><td>The actual number of the words to be written.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">use_rr</td><td>true to use Repair Records if writing fails</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true for success, false for failure</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga65145b08501779d994a3d56386b37a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65145b08501779d994a3d56386b37a79">&#9670;&nbsp;</a></span>hw_otpc_manual_read_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_manual_read_off </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Take the OTP out of manual read mode and put it in STBY. </p>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga067ea1562b308494476a6e8081cebc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga067ea1562b308494476a6e8081cebc31">&#9670;&nbsp;</a></span>hw_otpc_manual_read_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_manual_read_on </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>spare_rows</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Put the OTP in manual read mode. </p>
<p>In manual read mode the OTP is memory mapped to the address MEMORY_OTP_BASE. So, any access to this memory space results into reading from the OTP. The caller must make sure that the function <a class="el" href="group___o_t_p.html#ga65145b08501779d994a3d56386b37a79" title="Take the OTP out of manual read mode and put it in STBY. ">hw_otpc_manual_read_off()</a> is called when reading from the OTP is finished.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spare_rows</td><td>true to access the spare rows area, false to access normal memory cell</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga31998eed111647f611beaa97497e92c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31998eed111647f611beaa97497e92c0">&#9670;&nbsp;</a></span>hw_otpc_manual_word_prog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_otpc_manual_word_prog </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pword_l</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pword_h</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>use_rr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program manually an OTP entry. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>Cell offset to be programmed.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pword_l</td><td>The low 32-bits of the 64-bit word to be written.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pword_h</td><td>The high 32-bits of the 64-bit word to be written.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">use_rr</td><td>Use a Repair Record if writing fails when true.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true for success, false for failure</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga5a66f960152d7f51e94f61661055f94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a66f960152d7f51e94f61661055f94b">&#9670;&nbsp;</a></span>hw_otpc_num_of_rr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hw_otpc_num_of_rr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of the Repair Records. </p>
<dl class="section return"><dt>Returns</dt><dd>The number of used Repair Records.</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called. The OTPC mode will be reset. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="gaa6dbc2fbdb4426e9c7e43196bed18fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6dbc2fbdb4426e9c7e43196bed18fe2">&#9670;&nbsp;</a></span>hw_otpc_power_save()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_power_save </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>inactivity_period</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set or reset the power saving mode of the OTP Controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">inactivity_period</td><td>The number of HCLK cycles to remain powered while no access is made. If set to 0, this feature is disabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="gaeb85c87ff577f6463ff6ab975d28a720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb85c87ff577f6463ff6ab975d28a720">&#9670;&nbsp;</a></span>hw_otpc_prepare()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_prepare </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_of_bytes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepare OTPC to execute an OTP copy after wakeup. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">num_of_bytes</td><td>The actual number of the bytes to be copied. The driver will write the proper value to the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga029fa218557971065819fac24f6fad12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga029fa218557971065819fac24f6fad12">&#9670;&nbsp;</a></span>hw_otpc_set_speed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_otpc_set_speed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___o_t_p.html#ga150fc6dd2ef4ebef3227a2c77f87ba48">HW_OTPC_SYS_CLK_FREQ</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the access speed of the OTP Controller based on the system clock. </p>
<p>Switch from PLL to XTAL : call function after clock switch with high_clk_speed == false Switch from XTAL to PLL : call function before clock switch with high_clk_speed == true</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>The frequency of the system clock: 2, 4, 8, 16.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The OTP clock must have been enabled (OTP_ENABLE == 1). (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
<a id="ga746378380c8d90d0c380f714dfb06911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746378380c8d90d0c380f714dfb06911">&#9670;&nbsp;</a></span>hw_otpc_tdec()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hw_otpc_tdec </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execution of the TDEC test. </p>
<dl class="section return"><dt>Returns</dt><dd>The test result. <ul>
<li>
0, if the test succeeded </li>
<li>
1, if the test 1 failed </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga901a2365159be2865efd3302b64052f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901a2365159be2865efd3302b64052f9">&#9670;&nbsp;</a></span>hw_otpc_twr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hw_otpc_twr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execution of the TWR test. </p>
<dl class="section return"><dt>Returns</dt><dd>The test result. <ul>
<li>
0, if the test succeeded </li>
<li>
1, if the test 1 failed </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga92b410b340105a53a73ac92d2344ebef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b410b340105a53a73ac92d2344ebef">&#9670;&nbsp;</a></span>hw_otpc_write_rr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_otpc_write_rr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cell_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pword_l</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pword_h</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program manually a Repair Record in the OTP's spare area. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cell_offset</td><td>The address programmed with errors. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pword_l</td><td>The low 32-bits of the 64-bit word to be written. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pword_h</td><td>The high 32-bits of the 64-bit word to be written. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true for success, false for failure</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The <a class="el" href="group___o_t_p.html#gac6fe52f4bcb851356a03f3ab27e3c893" title="Initialize the OTP Controller. ">hw_otpc_init()</a> and the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must have been called and the mode must be STBY. (Note: the <a class="el" href="group___o_t_p.html#ga029fa218557971065819fac24f6fad12" title="Set the access speed of the OTP Controller based on the system clock. ">hw_otpc_set_speed()</a> must be called at startup and after each HCLK speed change, since the register bits it modifies are retained.) </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:39 for DA14585/DA14586 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
