#define _cirrus_h 1
#define RIOC_COR1_ODD		0x80
#define RIOC_COR1_EVEN		0x00
#define RIOC_COR1_NOP		0x00
#define RIOC_COR1_FORCE		0x20
#define RIOC_COR1_NORMAL	0x40
#define RIOC_COR1_1STOP		0x00
#define RIOC_COR1_15STOP	0x04
#define RIOC_COR1_2STOP		0x08
#define RIOC_COR1_5BITS		0x00
#define RIOC_COR1_6BITS		0x01
#define RIOC_COR1_7BITS		0x02
#define RIOC_COR1_8BITS		0x03
#define RIOC_COR1_HOST		0xef
#define RIOC_COR1_CINPCK	0x00
#define RIOC_COR1_CNINPCK	0x10
#define RIOC_COR2_IXANY		0x80
#define RIOC_COR2_IXON		0x40
#define RIOC_COR2_RTSFLOW	0x02
#define RIOC_COR2_HUPCL		0x20
#define RIOC_COR2_CTSFLOW	0x04
#define RIOC_COR2_IXOFF		0x01
#define RIOC_COR2_DTRFLOW	0x08
#define RIOC_COR2_ETC		0x20
#define RIOC_COR2_LOCAL		0x10
#define RIOC_COR2_REMOTE	0x08
#define RIOC_COR2_HOST		0xc2
#define RIOC_COR3_SCDRNG	0x80
#define RIOC_COR3_SCD34		0x40
#define RIOC_COR3_FCT		0x20
#define RIOC_COR3_SCD12		0x10
#define RIOC_COR3_FIFO12	0x0c
#define RIOC_COR3_FIFO10	0x0a
#define RIOC_COR3_FIFO8		0x08
#define RIOC_COR3_FIFO6		0x06
#define RIOC_COR3_THRESHOLD	RIOC_COR3_FIFO8
#define RIOC_COR3_DEFAULT	(RIOC_COR3_FCT | RIOC_COR3_THRESHOLD)
#define RIOC_COR4_IGNCR		0x80
#define RIOC_COR4_ICRNL		0x40
#define RIOC_COR4_INLCR		0x20
#define RIOC_COR4_IGNBRK	0x10
#define RIOC_COR4_NBRKINT	0x08
#define RIOC_COR4_RAISEMOD	0x01
#define RIOC_COR4_IGNPAR	0x04
#define RIOC_COR4_PARMRK	0x02
#define RIOC_COR4_HOST		0xf8
#define RIOC_COR4_CIGNPAR	0x02
#define RIOC_COR4_CPARMRK	0x04
#define RIOC_COR4_CNPARMRK	0x03
#define RIOC_COR5_ISTRIP	0x80
#define RIOC_COR5_LNE		0x40
#define RIOC_COR5_CMOE		0x20
#define RIOC_COR5_ONLCR		0x02
#define RIOC_COR5_OCRNL		0x01
#define RIOC_COR5_TSTATE_ON	0x08
#define RIOC_COR5_TSTATE_OFF	0x04
#define RIOC_COR5_TAB3		0x10
#define RIOC_COR5_HOST		0xc3
#define RIOC_CCSR_TXFLOFF	0x04
#define RIOC_MSVR1_CD		0x80
#define RIOC_MSVR1_RTS		0x40
#define RIOC_MSVR1_RI		0x20
#define RIOC_MSVR1_DTR		0x10
#define RIOC_MSVR1_CTS		0x01
#define RIOC_MSVR1_TSTOP	0x08
#define RIOC_MSVR1_TEMPTY	0x04
#define RIOC_MSVR1_HOST		0xf3
#define RIOC_CONFIG_COR1	1
#define RIOC_CONFIG_COR2	2
#define RIOC_CONFIG_COR4	3
#define RIOC_CONFIG_COR5	4
#define RIOC_CONFIG_TXXON	5
#define RIOC_CONFIG_TXXOFF	6
#define RIOC_CONFIG_RXXON	7
#define RIOC_CONFIG_RXXOFF	8
#define RIOC_CONFIG_LNEXT	9
#define RIOC_CONFIG_TXBAUD	10
#define RIOC_CONFIG_RXBAUD	11
#define RIOC_PRE_EMPTIVE	0x80
#define RIOC_OPEN		0x00
#define RIOC_CONFIG		0x01
#define RIOC_MOPEN		0x02
#define RIOC_CLOSE		0x03
#define RIOC_WFLUSH		(0x04 | RIOC_PRE_EMPTIVE)
#define RIOC_RFLUSH		(0x05 | RIOC_PRE_EMPTIVE)
#define RIOC_RESUME		(0x06 | RIOC_PRE_EMPTIVE)
#define RIOC_SBREAK		0x07
#define RIOC_EBREAK		0x08
#define RIOC_SUSPEND		(0x09 | RIOC_PRE_EMPTIVE)
#define RIOC_FCLOSE		(0x0a | RIOC_PRE_EMPTIVE)
#define RIOC_XPRINT		0x0b
#define RIOC_MBIS		(0x0c | RIOC_PRE_EMPTIVE)
#define RIOC_MBIC		(0x0d | RIOC_PRE_EMPTIVE)
#define RIOC_MSET		(0x0e | RIOC_PRE_EMPTIVE)
#define RIOC_PCLOSE		0x0f
#define RIOC_MGET		(0x10 | RIOC_PRE_EMPTIVE)
#define RIOC_MEMDUMP		(0x11 | RIOC_PRE_EMPTIVE)
#define RIOC_READ_REGISTER	(0x12 | RIOC_PRE_EMPTIVE)
#define RIOC_COMPLETE		(0x20 | RIOC_PRE_EMPTIVE)
#define RIOC_BREAK_RECEIVED	(0x21 | RIOC_PRE_EMPTIVE)
#define RIOC_MODEM_STATUS	(0x22 | RIOC_PRE_EMPTIVE)
#define RIOC_HANDSHAKE		(0x23 | RIOC_PRE_EMPTIVE)
