scheduling
high-level synthesis
design space exploration
bounding
clock-length determination
efficient searching
module selection
