/* Copyright Statement:
 *
 * (C) 2017  Airoha Technology Corp. All rights reserved.
 *
 * This software/firmware and related documentation ("Airoha Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to Airoha Technology Corp. ("Airoha") and/or its licensors.
 * Without the prior written permission of Airoha and/or its licensors,
 * any reproduction, modification, use or disclosure of Airoha Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 * You may only use, reproduce, modify, or distribute (as applicable) Airoha Software
 * if you have agreed to and been bound by the applicable license agreement with
 * Airoha ("License Agreement") and been granted explicit permission to do so within
 * the License Agreement ("Permitted User").  If you are not a Permitted User,
 * please cease any access or use of Airoha Software immediately.
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT AIROHA SOFTWARE RECEIVED FROM AIROHA AND/OR ITS REPRESENTATIVES
 * ARE PROVIDED TO RECEIVER ON AN "AS-IS" BASIS ONLY. AIROHA EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES AIROHA PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH AIROHA SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN AIROHA SOFTWARE. AIROHA SHALL ALSO NOT BE RESPONSIBLE FOR ANY AIROHA
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND AIROHA'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO AIROHA SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT AIROHA'S OPTION, TO REVISE OR REPLACE AIROHA SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * AIROHA FOR SUCH AIROHA SOFTWARE AT ISSUE.
 */


#include "hal_clock_internal.h"
#ifdef HAL_CLOCK_MODULE_ENABLED

#include <assert.h>
#include <stdio.h>
#include "hal_gpt.h"
#ifndef FPGA_ENV
ATTR_RWDATA_IN_TCM static cali_info_t osc_tune_tbl[TUNE_TBL_SIZE] = {{.scale = lposc_cali_scale, .src = AD_OSC_D3_CK,.cali_target = OSC_CLK_139M},
                                                                     {.scale = lposc_ft_scale,   .src = AD_OSC_CK,   .cali_target = OSC_CLK_416M}};
#endif
#define eof_div_tbl(tbl)        &((((clk_div_info*)tbl)->field).div_max)
#define BYTE_REG(instance)      (volatile uint8_t *)&instance;

ATTR_TEXT_IN_TCM static uint8_t clk_pll_on(clock_pll_id pll_id);
ATTR_TEXT_IN_TCM static uint8_t clk_pll_off(clock_pll_id pll_id);
log_create_module(clock, PRINT_LEVEL_INFO);
ATTR_RWDATA_IN_TCM static clk_apll_freq apll_freq = CLK_APLL_49M;
ATTR_RWDATA_IN_TCM static clock_domain_t clock_domain = {
    .top_mux_info_list = {
        {.cur_sel = NULL,
         .sels = {{CLK_XO, CLK_DIV_NONE},     //CLK_SYS_SEL       0 : XO_CK,     26 MHz
                      {CLK_OSC, CLK_DIV_D2},       //             1 : OSC_D2_D8, 26 MHz
                      {CLK_OSC,CLK_DIV_NONE},      //             2 : OSC,       416 MHz (not used in 1562)
                      {CLK_OSC,CLK_DIV_D2},        //             3 : OSC_D2,    208 MHz
                      {CLK_OSC,CLK_DIV_D2},        //             4 : OSC_D2_D2, 104 MHz
                      {CLK_OSC,CLK_DIV_D5}}        //             5 : OSC_D5,    83.2 MHz
        },
        {.sels = {{CLK_XO,  CLK_DIV_NONE},//CLK_SFC_SEL           0 : XO_CK,     26 MHz
                      {CLK_OSC, CLK_DIV_D2},       //             1 : OSC_D2_D8, 26 MHz
                      {CLK_OSC,CLK_DIV_D2},        //             2 : OSC_D2_D2, 104 MHz
                      {CLK_OSC,CLK_DIV_D5},        //             3 : OSC_D5,    83.2 MHz
                      {CLK_OSC,CLK_DIV_D3},        //             4 : OSC_D3_D2, 69.33 MHz
                      {CLK_OSC, CLK_DIV_D2}}       //             5 : OSC_D2_D4, 52 MHz
        },
#ifndef __EXT_BOOTLOADER__
        {.sels = {{CLK_XO, CLK_DIV_NONE},    //CLK_SPIMST0_SEL    0 : XO_CK,     26 MHz
                     {CLK_OSC, CLK_DIV_D2},        //             1 : OSC_D2_D8, 26 MHz
                     {CLK_OSC,CLK_DIV_D2},         //             2 : OSC_D2_D2, 104 MHz
                     {CLK_OSC,CLK_DIV_D5},         //             3 : OSC_D5,    83.2 MHz
                     {CLK_OSC, CLK_DIV_D3},        //             4 : OSC_D3_D2, 69.33 MHz
                     {CLK_OSC, CLK_DIV_D2}}        //             5 : OSC_D2_D4, 52 MHz
        },
        {.sels = {{CLK_XO,CLK_DIV_NONE},  //CLK_AUD_BUS_SEL       0 : XO_CK,     26 MHz
                     {CLK_OSC,CLK_DIV_D3},        //              1 : OSC_D3,    138.67 MHz
                     {CLK_OSC,CLK_DIV_D2},        //              2 : OSC_D2_D2  104 MHz
                     {CLK_OSC,CLK_DIV_D3},        //              3 : OSC_D3_D2, 69.33 MHz
                     {CLK_XO,  CLK_DIV_NONE},
                     {CLK_XO,  CLK_DIV_NONE}}
        },
        {.sels = {{CLK_XO,CLK_DIV_NONE},     //CLK_AUD_GPSRC_SEL  0 : XO_CK,     26 MHz
                     {CLK_OSC,CLK_DIV_D3},         //             1 : OSC_D3,    138.67 MHz
                     {CLK_OSC,CLK_DIV_D2},         //             2 : OSC_D2_D2, 104 MHz
                     {CLK_OSC,CLK_DIV_D2},         //             3 : OSC_D2_D4, 52 MHz
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE}}
        },

        {.sels = {{CLK_XO,CLK_DIV_NONE},      //CLK_AUD_ULCK_SEL  0 : XO_CK,     26 MHz
                     {CLK_OSC,CLK_DIV_D2},         //             1 : OSC_D2,    208 MHz
                     {CLK_OSC,CLK_DIV_D3},         //             2 : OSC_D3,    138.67 MHz
                     {CLK_OSC,CLK_DIV_D2},         //             3 : OSC_D2_D2, 104 MHz
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE}}
        },
        {.sels = {{CLK_XO,CLK_DIV_NONE},      //CLK_AUD_DLCK_SEL  0 : XO_CK,     26 MHz
                     {CLK_OSC,CLK_DIV_D3},       //               1 : OSC_D3,    138.67 MHz
                     {CLK_OSC,CLK_DIV_D2},       //               2 : OSC_D2_D2, 104 MHz
                     {CLK_OSC,CLK_DIV_D5},       //               3 : OSC_D5,    83.2 MHz
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE}}
        },
        {.sels = {{CLK_XO,CLK_DIV_NONE},      // CLK_26M_SEL      0 : XO_CK,     26 MHz
                     {CLK_OSC,CLK_DIV_D2},        //              1 : OSC_D2_D8, 26 MHz
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE}}
        },
        {.sels = {{CLK_XO, CLK_DIV_NONE},      //CLK_AUD_INTERFACE0_SEL 0 : XO_CK, 13 MHz
                     {CLK_OSC, CLK_DIV_D2},        //             1 : OSC_D2_D8,   13 MHz
                     {CLK_APLL1,CLK_DIV_NONE},      //            2 : APLL1_CK,    24.576 / 22.579 MHz
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE},
                     {CLK_XO, CLK_DIV_NONE}}
        },
        {.sels = {{CLK_XO,CLK_DIV_NONE},      //CLK_AUD_ENGINE_SEL 0 : XO_CK,     26 MHz
                     {CLK_OSC,CLK_DIV_D2},        //               1 : OSC_D2_D8, 26 MHz
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE}}
        },
        {.sels = {{CLK_APLL1,CLK_DIV_NONE},     //CLK_MCLK_SEL    0 : APLL1_CK, 24.576 / 22.579 MHz
                     {CLK_XO,CLK_DIV_NONE},     //                1 : RESERVED,
                     {CLK_XO,CLK_DIV_NONE},     //                2 : XO_CK, 26 MHz
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE}}
        }
#endif /*__EXT_BOOTLOADER__*/
    },
#ifndef __EXT_BOOTLOADER__
    .peri_mux_info_list = {
        {.cur_sel = NULL,
         .sels = {{CLK_XO, CLK_DIV_NONE},     //CLK_PWM0_SEL      0 : XO_CK,     26 MHz
                     {CLK_OSC, CLK_DIV_D2},       //             1 : OSC_D2_D8, 26 MHz
                     {CLK_XO,CLK_DIV_NONE},      //              2 : RTC,       32 kHz
                     {CLK_OSC,CLK_DIV_D5},        //             3 : OSC_D5_D2, 41.6 MHz
                     {CLK_XO,CLK_DIV_NONE},
                     {CLK_XO,CLK_DIV_NONE}}
        },
    },
#endif
    .div_info ={
        .div_tbl = {
            {.field = {   // CLK_OSC
                .div_low =    CLK_DIV_D2,
                .div_middle = CLK_DIV_D3,
                .div_high =   CLK_DIV_D5,
                .div_max = CLK_DIV_RESERVED
            }}}
    }
};
#ifndef __EXT_BOOTLOADER__
ATTR_RODATA_IN_TCM static const uint32_t clk_linkage_tbl[] = {
    HAL_CLOCK_CG_END,              //CLK_SYS_SEL
    HAL_CLOCK_CG_SFC,              //CLK_SFC_SEL
    HAL_CLOCK_CG_SPIMST0,          //CLK_SPIMST0_SEL
    HAL_CLOCK_CG_AUD_INTBUS,       //CLK_AUD_BUS_SEL
    HAL_CLOCK_CG_AUD_GPSRC,        //CLK_AUD_GPSRC_SEL
    HAL_CLOCK_CG_AUD_INTF0,        //CLK_AUD_INTF0_SEL
    HAL_CLOCK_CG_AUD_UPLINK,       //CLK_AUD_ULCK_SEL
    HAL_CLOCK_CG_AUD_DWLINK,       //CLK_AUD_DLCK_SEL
    HAL_CLOCK_CG_END,              //CLK_26M_SEL
    HAL_CLOCK_CG_END,              //CLK_AUD_ENGINE_SEL
    HAL_CLOCK_CG_END,              //CLK_MCLK_SEL
    HAL_CLOCK_CG_END               //RESERVED
};
#endif


ATTR_TEXT_IN_TCM clk_usr_status clock_get_apll1_status(){
    return APLL1_DOMAIN_USR_EXIST;
}
ATTR_TEXT_IN_TCM clk_usr_status clock_get_lposc_status(){
    return LPOSC_DOMAIN_USR_EXIST;
}

ATTR_TEXT_IN_TCM static void lposc_enable();
ATTR_TEXT_IN_TCM static void lposc_disable();

ATTR_TEXT_IN_TCM static void apll1_enable(void){
    clk_pll_on(CLK_APLL1);
}
ATTR_TEXT_IN_TCM static void apll1_disable(void){
    clk_pll_off(CLK_APLL1);
}

ATTR_TEXT_IN_TCM uint8_t *div_memmem(uint8_t *tbl,uint8_t div){
    uint8_t *query = tbl;
    for(;query <= eof_div_tbl(tbl); query++){
        if(*query == div){
            return query;
        }else if(*query == CLK_DIV_RESERVED){
            break;
        }
    }
    return NULL;
}

ATTR_TEXT_IN_TCM hal_clock_status_t clk_topgen_input_directly(clock_pll_id src,mod_type type){
    uint32_t *domain_base = src == CLK_OSC ? (uint32_t *)&clock_domain.lposc_domain.field.free:
                                             (uint32_t *)&clock_domain.dcxo_domain.field.free;
    volatile uint8_t *p_src_cnt = (volatile uint8_t *)domain_base;
    if(src != CLK_OSC){
        switch(src){
        case CLK_APLL1:
            break;
        case CLK_APLL2:
            p_src_cnt+= 1;
            break;
        default:
            return HAL_CLOCK_STATUS_OK;
        }
    }
    if(type){
        (*p_src_cnt) ++;
    }else if(*p_src_cnt){
        (*p_src_cnt) --;
    }

    return HAL_CLOCK_STATUS_OK;
}


ATTR_TEXT_IN_TCM hal_clock_status_t clock_div_ctrl(pin_mux_t mux,bool on_off){

    hal_clock_status_t result = HAL_CLOCK_STATUS_OK;
    uint8_t shift = 0;
    volatile uint8_t *div_opt_reg_base = NULL;
    clock_div_ctrl_idx div_idx = NONE_DIV;
    clk_usr_status sta = exist;
    clk_src_handler src_hdr = {NULL,NULL};

    switch(mux.src){
    case CLK_APLL1:
        src_hdr = (clk_src_handler){clock_get_apll1_status,apll1_enable};
        sta = src_hdr.usr_sta();
        break;

    case CLK_OSC:
        div_opt_reg_base = &CKSYS_CLK_DIV_REG.CLK_OSC1_D2_EN;
        src_hdr = (clk_src_handler){clock_get_lposc_status,lposc_enable};
        sta = src_hdr.usr_sta();
        div_idx = OSC_DIV_IDX;

        break;
    case CLK_XO:
        return HAL_CLOCK_STATUS_OK;
    default :
        return HAL_CLOCK_STATUS_INVALID_PARAMETER;
    }
    __IO uint8_t *DIV_PWER = NULL;

    if(div_idx == OSC_DIV_IDX){
        __IO uint8_t *div_group_base = (__IO uint8_t *)clock_domain.div_info.div_tbl;
        uint8_t *p_div = div_memmem((uint8_t*)div_group_base,mux.div);
        if(p_div){
            shift = p_div - div_group_base;
            DIV_PWER = &CKSYS_CLK_DIV_REG.CLK_OSC1_DIV_EN;
        }else if(mux.div == CLK_DIV_NONE){
            result = clk_topgen_input_directly(mux.src ,on_off);
            goto src_ctrl;
        }
    }else if(mux.div == CLK_DIV_NONE){
        result = clk_topgen_input_directly(mux.src ,on_off);
        goto src_ctrl;
    }else{
        return HAL_CLOCK_STATUS_INVALID_PARAMETER;
    }
    __IO uint8_t *DIV_EN = div_opt_reg_base+ shift ;
    /*__IO uint8_t *p_res_mgr = mux.src == CLK_OSC ? (__IO uint8_t *)(( __IO uint32_t *)&clock_domain.osc_domain.field.osc) :
                                                   (__IO uint8_t *)((( __IO uint32_t *)&clock_domain.pll_domain.src_cnt) + div_idx);
    */
    __IO uint8_t *p_res_mgr = ((__IO uint8_t *)&clock_domain.lposc_domain.field.osc);

    if(on_off){
        if(!*DIV_PWER){
            *DIV_PWER = 0x1;
        }

        if(!*DIV_EN){
            *DIV_EN = 0x1;
        }
        hal_gpt_delay_us(20);
        p_res_mgr[shift] += 1;

    }else if(p_res_mgr[shift]){
        p_res_mgr[shift] -= 1;

        if(! p_res_mgr[shift]){
            *DIV_EN = 0x0;
            __IO uint32_t *src_div_status = (__IO uint32_t*)p_res_mgr;

            if(!(*src_div_status)){
                *DIV_PWER = 0x0;
            }
        }
    }
src_ctrl:

    if(src_hdr.post_hdr && !sta && src_hdr.usr_sta()){
        src_hdr.post_hdr();
    }

    return result;
}

ATTR_TEXT_IN_TCM static void clock_top_mux_ctrl(clock_mux_sel_id mux_id,uint8_t target_sel){

    volatile uint8_t *sel = NULL;
    volatile uint8_t *chg = NULL;
    volatile uint8_t *chg_ok = NULL;
    volatile uint8_t *force_on = NULL;
    switch (mux_id) {
    case CLK_SYS_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_SYS_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_SYS_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_SYS);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_SYS_OK);
        break;
    case CLK_SFC_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_SFC_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_SFC_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_SFC);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_SFC_OK);
        break;
#ifndef __EXT_BOOTLOADER__
    case CLK_SPIMST0_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_SPIMST0_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_SPIMST0_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_SPIMST0);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_SPIMST0_OK);
        break;
    case CLK_AUD_BUS_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_AUD_BUS_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_AUD_BUS_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_AUD_BUS);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_AUD_BUS_OK);
        break;
    case CLK_AUD_GPSRC_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_AUD_GPSRC_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_AUD_GPSRC_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_AUD_GPSRC);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_AUD_GPSRC_OK);
        break;
    case CLK_AUD_ULCK_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_AUD_ULCK_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_AUD_ULCK_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_AUD_ULCK);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_AUD_ULCK_OK);
        break;
    case CLK_AUD_DLCK_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_AUD_DLCK_SEL);
        force_on = BYTE_REG(CKSYS_CLK_FORCE_ON_REG.CLK_AUD_DLCK_FORCE_ON);
        chg =      BYTE_REG(CKSYS_CLK_UPDATE_REG.CHG_AUD_DLCK);
        chg_ok =   BYTE_REG(CKSYS_CLK_UPDATE_STATUS_REG.CLK_AUD_DLCK_OK);
        break;
    case CLK_AUD_INTERFACE0_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_AUD_INTF0_SEL);
        break;
    case CLK_AUD_ENGINE_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_AUD_ENGINE_SEL);
        break;
    case CLK_26M_SEL:
        sel =      BYTE_REG(CKSYS_CLK_CFG_REG.CLK_26M_SEL);
        break;
#endif
    default :
        return ;
    }
    // n to 1
    if (sel) {
        *sel = target_sel;
    }
    if (force_on) {
        *force_on = 1;
    }

    if (chg) {
        *chg = 1;
        while (*chg);
    }
    if (chg_ok) {
        while (*chg_ok);
    }

    if (force_on) {
        *force_on = 0;
    }
}

ATTR_TEXT_IN_TCM uint32_t clock_freq_meter(ref_clock REF_CLK,src_clock SRC_CLK,uint32_t winset,uint32_t REF_CLK_frequency){
    PLL_ABIST_FQMTR_COM_REG.FQMTR_EN = 0x0;
    PLL_ABIST_FQMTR_COM_REG.FQMTR_RST = 0x1;
    PLL_ABIST_FQMTR_COM_REG.FQMTR_RST = 0x0;
    *CKSYS_TST_SEL_1 = (REF_CLK <<8) + SRC_CLK;
    PLL_ABIST_FQMTR_COM_REG.FQMTR_WINSET = winset;
    PLL_ABIST_FQMTR_COM_REG.FQMTR_EN = 0x1;
    hal_gpt_delay_us(5);
#ifndef FPGA_ENV
    while(PLL_ABIST_FQMTR_COM_REG.PLL_ABIST_FQMTR_CON1_ & 0x80);
#endif
    uint32_t freq_meter  = REF_CLK_frequency * (*PLL_ABIST_FQMTR_DATA) / (winset + 1);
    return freq_meter;
}

uint32_t hal_clock_get_freq_meter(src_clock SRC_CLK,uint32_t winset){
    return clock_freq_meter(XO_CK,SRC_CLK,winset,26000);
}
#ifndef FPGA_ENV
ATTR_TEXT_IN_TCM static uint8_t osc_search_cali(osc_cali_t cali_level) /* worst case = 6 times*/
{
    uint8_t low ,high,mid,cali,scale;
    uint32_t result,diff;
    uint32_t target;
    cali_info_t *cali_ctx = osc_tune_tbl;
process :
    target = cali_ctx->cali_target;
    scale = cali_ctx -> scale;
    mid = 0; cali = 0;result =hal_clock_get_freq_meter(cali_ctx->src,(target >>10));

    diff = target - result ;
    if(result >= target){
        high = scale == lposc_cali_scale ?  LPOSC_CON_REG.RG_HFOSC_CALI : LPOSC_CON_REG.RG_HFOSC_FT;
        low = 0;
    }else{
        high = scale;
        low = scale == lposc_cali_scale ?  LPOSC_CON_REG.RG_HFOSC_CALI : LPOSC_CON_REG.RG_HFOSC_FT;
    }

    while ((low <= high) && (high <= scale))
    {
        mid = ((high-low)>> cali_level) + low; /* replace (high+low)/2, to avoid overflow */
        if(cali_ctx->scale == lposc_cali_scale){
            LPOSC_CON_REG.RG_HFOSC_CALI = mid;
        }else if(cali_ctx->scale == lposc_ft_scale){
            LPOSC_CON_REG.RG_HFOSC_FT = mid;
        }
        hal_gpt_delay_us(5);
        result = hal_clock_get_freq_meter(cali_ctx->src,(target >>10));

        if (result == target){
            return mid;
        }
        else if (result > target){
            high = mid - 1;
            if (result-target < diff){
                cali = mid;
                diff = result-target;
            }
        }
        else if (result < target){
            low = mid + 1;
            if (target-result < diff){
                cali = mid;
                diff = target-result;
            }
        }
    }
    if(cali_ctx->scale == lposc_cali_scale){
        cali_ctx ++;
        goto process;
    }
    return cali;
}
#endif

ATTR_TEXT_IN_TCM void lposc_init(void){
#ifndef FPGA_ENV
    osc_search_cali(COARSE_CALI);
    osc_search_cali(COARSE_FT);
#endif
    CLKSQ_CON_REG.BP_PLL_DLY = 0x0;
    CLKSQ_CON_REG.LPOSC_EN_SEL = 0x0;
}

ATTR_TEXT_IN_TCM static void lposc_enable(){
    LPOSC_CON_REG.RG_HFOSC_CALI = 0x1F;
    LPOSC_CON_REG.RG_HFOSC_FT = 0xF;
    LPOSC_CON_REG.RG_HFOSC_BIAS = 0x41;
    LPOSC_CON_REG.DA_HFOSC_EN = 0x1;
    LPOSC_CON_REG.RG_HFOSC_160M_EN = 0x1; //for calibration
    hal_gpt_delay_us(20);
    CLKSQ_CON_REG.RG_LPOSC_RDY = 0x1;
    lposc_init();
}

ATTR_TEXT_IN_TCM static void lposc_disable(){

    CLKSQ_CON_REG.RG_LPOSC_RDY = 0x0;
    //CLKSQ_CON_REG.RG_HFOSC_104M_EN = 0x0; //optional
    LPOSC_CON_REG.DA_HFOSC_EN = 0x0;
}

/*************************************************************************
 * Clock mux select API definition part
 * 1. Enable individual clock divider
 * 2. Force clock on th prevent clock can't switch to target clock
 * 3. Set CSW to target clock freq. and set change bit
 * 4. After clock change to target freq. Change bit will be cleared to0 and release clock gating
 * 5. Disable forced on clock
 *************************************************************************/

ATTR_TEXT_IN_TCM hal_clock_status_t clock_mux_sel(clock_mux_sel_id mux_id, uint32_t mux_sel){
    uint8_t xo_sel = 0;
    hal_clock_status_t result = HAL_CLOCK_STATUS_OK;
    pin_mux_t **sta = NULL;
    top_mux_info *top_clk_mux = NULL;
    if(TOPGEN_CLK_DOMAIN(mux_id)){
        if(mux_id >= NR_MUXS)
            return HAL_CLOCK_STATUS_INVALID_PARAMETER;
#ifndef __EXT_BOOTLOADER__
        if(mux_id == CLK_MCLK_SEL){
            xo_sel = 2;
        }
#endif
        top_clk_mux = &clock_domain.top_mux_info_list[mux_id];
        sta = (pin_mux_t**)&top_clk_mux->cur_sel;

    }
#ifndef __EXT_BOOTLOADER__
    else if(PERIPHERAL_CLK_DOMAIN(mux_id)){
        top_clk_mux =&clock_domain.peri_mux_info_list[(CLK_PWM0_SEL & 0xf)];
        switch(mux_id){
        case CLK_PWM0_SEL:
            sta = (pin_mux_t**)&top_clk_mux -> cur_sel;
            break;
        case CLK_PWM1_SEL:
            sta = (pin_mux_t**)&top_clk_mux -> cur_sel_1;
            break;
        default :
            if(mux_id >= CLK_PERI_NUM)
                return HAL_CLOCK_STATUS_INVALID_PARAMETER;
            top_clk_mux = &clock_domain.peri_mux_info_list[(mux_id & 0xf)];
            sta = (pin_mux_t**)&top_clk_mux->cur_sel;
            break;
        }
    }
#endif
    pin_mux_t *next_sta = NULL;
#ifndef __EXT_BOOTLOADER__
    if(TOPGEN_CLK_DOMAIN(mux_id) && hal_clock_is_enabled(clk_linkage_tbl[mux_id]) == false){
        next_sta = (top_clk_mux->sels) + mux_sel;
        goto cursor_shift;
    }
#endif

    uint8_t target_sel =0;
    if(mux_sel != CLK_ENABLE){
        // clock disable or normal mux switch
        target_sel = mux_sel == CLK_DISABLE ? xo_sel : mux_sel;
        next_sta = (top_clk_mux->sels) + target_sel;
    }
    clk_src_handler src_hdr = {NULL,NULL};
    clk_usr_status usr_sta = nonexist ;
    clock_pll_id cksrc = (*sta)->src;
    if((*sta) != next_sta){

        if(!next_sta){
            //clock enable
            next_sta = *sta;
            target_sel = next_sta - (top_clk_mux->sels);
            *sta = NULL;
        }

        src_hdr = cksrc == CLK_OSC ? (clk_src_handler){clock_get_lposc_status,lposc_disable}:
                                     (clk_src_handler){clock_get_apll1_status,apll1_disable};
        usr_sta = src_hdr.usr_sta();

        if((result = clock_div_ctrl(*next_sta,true)) != HAL_CLOCK_STATUS_OK){
            return result;
        }

        void (*mux_hw_ctrl)(clock_mux_sel_id,uint8_t) = PERIPHERAL_CLK_DOMAIN(mux_id) ? NULL :clock_top_mux_ctrl ;

        if(mux_hw_ctrl)
             mux_hw_ctrl(mux_id,target_sel);

        if(*sta)
            result = clock_div_ctrl(**sta,false);

        if(src_hdr.post_hdr && usr_sta && !(src_hdr.usr_sta())){
            src_hdr.post_hdr();
        }

#ifndef __EXT_BOOTLOADER__
cursor_shift:
#endif
        if(mux_sel != CLK_DISABLE)
            *sta = next_sta;
    }

    return result;
}


uint8_t clock_mux_cur_sel(clock_mux_sel_id mux_id){
    uint8_t ret = 0;
    switch (mux_id) {
    case CLK_SYS_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_SYS_SEL;
        break;
    case CLK_SFC_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_SFC_SEL;
        break;
#ifndef __EXT_BOOTLOADER__
    case CLK_SPIMST0_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_SPIMST0_SEL;
        break;
    case CLK_AUD_BUS_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_AUD_BUS_SEL;
        break;
    case CLK_AUD_GPSRC_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_AUD_GPSRC_SEL;
        break;
    case CLK_AUD_ULCK_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_AUD_ULCK_SEL;
        break;
    case CLK_AUD_DLCK_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_AUD_DLCK_SEL;
        break;
    case CLK_AUD_INTERFACE0_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_AUD_INTF0_SEL;
        break;
    case CLK_26M_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_26M_SEL;
        break;
    case CLK_AUD_ENGINE_SEL:
        ret = CKSYS_CLK_CFG_REG.CLK_AUD_ENGINE_SEL;
        break;
#endif
    default :
        break;
    }
    return ret;
}

hal_clock_status_t clk_mux_init(){
    uint8_t xo_sel = 0;
    hal_clock_status_t result = HAL_CLOCK_STATUS_OK;

    clock_mux_sel_id mux_id = CLK_SYS_SEL;
    for(;mux_id < NR_MUXS; mux_id++){
#if !defined(__EXT_BOOTLOADER__) && !defined(LABTEST)
        xo_sel = (mux_id == CLK_MCLK_SEL) ? 2:0;
#endif
        pin_mux_t *init_sel = (pin_mux_t*)&clock_domain.top_mux_info_list[mux_id].sels[xo_sel];
        clock_domain.top_mux_info_list[mux_id].cur_sel = init_sel;
    }

#if !defined(__EXT_BOOTLOADER__) && !defined(LABTEST)
    xo_sel = 0;
    for(mux_id = CLK_PWM0_SEL;mux_id < CLK_PERI_NUM; mux_id++){
        pin_mux_t *init_sel = (pin_mux_t*)&clock_domain.peri_mux_info_list[(mux_id & 0xf)].sels[xo_sel];
        clock_domain.peri_mux_info_list[mux_id & 0xf].cur_sel = init_sel;
        clock_domain.peri_mux_info_list[mux_id & 0xf].cur_sel_1 = init_sel;
    }
    clock_mux_sel(CLK_SYS_SEL,clock_mux_cur_sel(CLK_SYS_SEL));
    clock_mux_sel(CLK_SFC_SEL,clock_mux_cur_sel(CLK_SFC_SEL));
#ifndef FPGA_ENV
    CLOCK_LOGI("hf_fsys_ck freq=%d\r\n",1,hal_clock_get_freq_meter(_hf_fsys_ck,100));
    CLOCK_LOGI("hf_fsfc_ck freq=%d\r\n",1,hal_clock_get_freq_meter(_hf_fsfc_ck,100));
    CLOCK_LOGI("APLL freq=%d\r\n",1, hal_clock_get_freq_meter(16,100));
#endif

#else
    clock_mux_sel(CLK_SYS_SEL,3);
    clock_mux_sel(CLK_SFC_SEL,2);
#endif
    return result;
}


void hal_clock_dcm_enable(hal_clk_dcm_id dcm_id){
    switch(dcm_id){
    case clk_dsp_dcm :
        *DSP0_SLOW_CON0 = 0x1;
        BUS_DCM_CON_REG.RG_BUS_DCM_EN |= 0x4;
        break;
    case clk_bus_dcm :
        //slow bus dcm
        XO_DCM_CON_REG.RG_XO_DCM_DBC_NUM = 0x2;
        XO_DCM_CON_REG.RG_XO_DCM_DBC_EN = 0x1;
        XO_DCM_CON_REG.RG_XO_CLKSLOW_EN = 0x1;
        XO_DCM_CON_REG.RG_XO_CLKOFF_EN = 0x1;
        BUS_DCM_CON_REG.RG_BUS_DCM_EN |= 0x2;

        // fast bus dcm
        BUS_DCM_CON_REG.RG_BUS_DCM_DBC_NUM =0x2;
        BUS_DCM_CON_REG.RG_BUS_DCM_DBC_EN= 0x1;
        BUS_DCM_CON_REG.RG_BUS_CLKSLOW_EN = 0x1;
        BUS_DCM_CON_REG.RG_BUS_CLKOFF_EN=0x1;

        *CLK_FREQ_SWCH = 0x1;
        hal_gpt_delay_us(1);
        break;
    case clk_sfc_dcm :
        SFC_DCM_CON_REG.RG_SFC_DCM_DBC_NUM = 0xFF;
        SFC_DCM_CON_REG.RG_SFC_DCM_DBC_EN = 0x1;
        SFC_DCM_CON_REG.RG_SFC_CLK_OFF_EN = 0x1;
        SFC_DCM_CON_REG.RG_SFC_DCM_APB_SEL = 0x6;
        SFC_DCM_CON_REG.RG_SFC_DCM_APB_TOG = ~SFC_DCM_CON_REG.RG_SFC_DCM_APB_TOG;
        break;
    default :
        return;
    }

    hal_gpt_delay_us(1);
}


void hal_clock_set_pll_dcm_init(void){
    hal_clock_dcm_enable(clk_sfc_dcm);
    hal_clock_dcm_enable(clk_dsp_dcm);
    hal_clock_dcm_enable(clk_bus_dcm);
}


ATTR_TEXT_IN_TCM static void apll1_cali(){
    *XPLL_DBG_PROB = 0x1;
    APLL_CON_REG.RG_APLL1_VTMON_EN = 0x1;
#ifndef FPGA_ENV
    while(!(*XPLL_DBG_PROB_MON & 0x8)){
        if (*XPLL_DBG_PROB_MON & 0x2){
            APLL_CON_REG.RG_APLL1_IBANK_FINETUNE += 1;
            if(APLL_CON_REG.RG_APLL1_IBANK_FINETUNE == 0xF){
                break;
            }
            hal_gpt_delay_us(50);
        }else if(*XPLL_DBG_PROB_MON & 0x4){
            APLL_CON_REG.RG_APLL1_IBANK_FINETUNE -= 1;
            if(!APLL_CON_REG.RG_APLL1_IBANK_FINETUNE){
                break;
            }
            hal_gpt_delay_us(50);
        }else{
            CLOCK_LOGI("apll cali fail \r\n",0,NULL);
        }
    }
#endif
    *XPLL_DBG_PROB = 0x0;
    APLL_CON_REG.RG_APLL1_VTMON_EN = 0x0;
}

ATTR_TEXT_IN_TCM static uint8_t clk_pll_on(clock_pll_id pll_id){
    if( pll_id > CLK_OSC ){
        CLOCK_LOGI("%s: invalid parameter\r\n",1, __FUNCTION__);
        return 0;
    }
    switch(pll_id){
        case CLK_APLL1:
            APLL_CON_REG.RG_APLL1_V2I_EN = 0x1;
            APLL_CON_REG.RG_APLL1_DDS_PWR_ON = 0x1;
            hal_gpt_delay_us(5);
            APLL_CON_REG.RG_APLL1_DDS_ISO_EN = 0x0;
            APLL_CON_REG.RG_APLL1_LCDDS_PCW_NCPO        = (apll_freq == CLK_APLL_45M)  ? 0x0DE517AA+1 : 0x0F1FAA4D+1;//? 45M+1 : 49M+1  /*? 0xCEC4EC5 : 0xE276276;    //APLL_CON_REG[10] 42M : 46M*/
            APLL_CON_REG.RG_APLL1_LCDDS_TUNER_PCW_NCPO  = (apll_freq == CLK_APLL_45M)  ? 0x0DE517AA-1 : 0x0F1FAA4D-1;//? 45M-1 : 49M-1  /*? 0xEC4EC4F : 0x104EC4EC;   //APLL_CON_REG[14] 48M : 53M*/
            APLL_CON_REG.RG_APLL1_DIV16_EN = 0x1;
            APLL_CON_REG.RG_APLL1_IBANK_EN = 0X1;
            APLL_CON_REG.RG_APLL1_CP_EN =0x1;
            APLL_CON_REG.RG_APLL1_LCDDS_EN = 0x1;
            APLL_CON_REG.RG_APLL1_EN= 0x1;
            if(CHIP_1562U_CFG){
                APLL_CON_REG.RG_APLL1_IBANK_FC = 0x1;
                APLL_CON_REG.RG_APLL1_KVCO_SEL = 0x4;
            }else{
                APLL_CON_REG.RG_APLL1_IBANK_FC = 0x0;
                APLL_CON_REG.RG_APLL1_KVCO_SEL = 0x7;
            }
            hal_gpt_delay_us(50);
            apll1_cali();
            APLL_CON_REG.RG_APLL1_LCDDS_TUNER_EN = 0x1;
            break;
        default :
            break;
    }
    return 1;
}


ATTR_TEXT_IN_TCM static uint8_t clk_pll_off(clock_pll_id pll_id)
{
    if( pll_id >= NR_PLLS){
        CLOCK_LOGI("%s: invalid parameter\r\n",1, __FUNCTION__);
        return 0;
    }

    switch(pll_id){
        case CLK_APLL1:

            APLL_CON_REG.RG_APLL1_V2I_EN = 0x0;
            APLL_CON_REG.RG_APLL1_LCDDS_EN = 0x0;
            APLL_CON_REG.RG_APLL1_DDS_ISO_EN = 0x1;
            APLL_CON_REG.RG_APLL1_DDS_PWR_ON = 0x0;
            hal_gpt_delay_us(5);

            APLL_CON_REG.RG_APLL1_V2I_EN = 0x0;
            APLL_CON_REG.RG_APLL1_LCDDS_PCW_NCPO_CHG = 0x0;
            // cksys tuner off
            APLL_CON_REG.RG_APLL1_LCDDS_PCW_NCPO  = APLL_CON_REG.DA_APLL1_LCDDS_PCW_NCPO;
            APLL_CON_REG.RG_APLL1_LCDDS_TUNER_EN = 0x0;
            break;
        default:
            break;
    }

    return 1;
}

ATTR_TEXT_IN_TCM hal_clock_status_t clk_set_apll(clk_apll_freq apll){

    switch(apll){
    case CLK_APLL_45M:
        apll_freq = CLK_APLL_45M;
        goto pll_rst ;

    case CLK_APLL_49M:
        apll_freq = CLK_APLL_49M;
        goto pll_rst ;

    default :
        return HAL_CLOCK_STATUS_ERROR;
    }
pll_rst :

    if(APLL1_DOMAIN_USR_EXIST){
        clk_pll_off(CLK_APLL1);
        clk_pll_on(CLK_APLL1);
    }
    return HAL_CLOCK_STATUS_OK;
}

/*************************************************************************
 * CG Clock API definition
 *************************************************************************/

ATTR_TEXT_IN_TCM hal_clock_status_t hal_clock_enable(hal_clock_cg_id clock_id)
{
    hal_clock_status_t ret = HAL_CLOCK_STATUS_OK;
    if(hal_clock_is_enabled(clock_id))
        return ret;
    volatile uint32_t *clr_addr = NULL;
    uint32_t bit_idx = clock_id & (0x1f);

    if (clock_id <= HAL_CLOCK_CG_AUXADC) {
        clr_addr = XO_PDN_PD_CLRD0;
    } else if (clock_id <= HAL_CLOCK_CG_GPTIMER) {
        clr_addr = XO_PDN_AO_CLRD0;
    } else if (clock_id <= HAL_CLOCK_CG_SEJ) {
        clr_addr = XO_PDN_TOP_CLRD0;
    }else if (clock_id <= HAL_CLOCK_CG_TIU_BUS) {
        clr_addr = PDN_PD_CLRD0;
    }else if(clock_id == HAL_CLOCK_CG_CMSYS_ROM){
        clr_addr = PDN_TOP_CLRD0;
    }else {
        return HAL_CLOCK_STATUS_INVALID_PARAMETER;
    }
    *(clr_addr) |= (0x1 << bit_idx);
//#ifndef __EXT_BOOTLOADER__
#if !defined(__EXT_BOOTLOADER__) && !defined(LABTEST)

    if(clock_id != HAL_CLOCK_CG_END){
    uint32_t *query = (uint32_t *)clk_linkage_tbl;//(uint32_t*)memmem(clk_linkage_tbl,sizeof(clk_linkage_tbl),&clock_id,4);
        for(;query < &clk_linkage_tbl[NR_MUXS]; query++){
            if(*query == clock_id){
                clock_mux_sel_id linkage_mux = query - clk_linkage_tbl;
                ret = clock_mux_sel(linkage_mux,CLK_ENABLE);
            }
        }
    }
#endif

    return ret;
}

ATTR_TEXT_IN_TCM hal_clock_status_t hal_clock_disable(hal_clock_cg_id clock_id)
{
    hal_clock_status_t ret = HAL_CLOCK_STATUS_OK;
    volatile uint32_t *set_addr = NULL;
    uint32_t bit_idx = clock_id & 0x1f;

    if(!hal_clock_is_enabled(clock_id))
        return ret;

    if (clock_id <= HAL_CLOCK_CG_AUXADC) {
        set_addr = XO_PDN_PD_SET0;
    } else if (clock_id <= HAL_CLOCK_CG_GPTIMER) {
        set_addr = XO_PDN_AO_SET0;
    } else if (clock_id <= HAL_CLOCK_CG_SEJ) {
        set_addr = XO_PDN_TOP_SET0;
    }else if (clock_id <= HAL_CLOCK_CG_TIU_BUS) {
        set_addr = PDN_PD_SET0;
    }else if(clock_id == HAL_CLOCK_CG_CMSYS_ROM){
        set_addr = PDN_TOP_SET0;
    }else {
        return HAL_CLOCK_STATUS_INVALID_PARAMETER;
    }
//#ifndef __EXT_BOOTLOADER__
#if !defined(__EXT_BOOTLOADER__) && !defined(LABTEST)
if(clock_id != HAL_CLOCK_CG_END){
    uint32_t *query = (uint32_t *)clk_linkage_tbl;//(uint32_t*)memmem(clk_linkage_tbl,sizeof(clk_linkage_tbl),&clock_id,4);
    for(;query < &clk_linkage_tbl[NR_MUXS]; query++){
        if(*query == clock_id){
            clock_mux_sel_id linkage_mux = query - clk_linkage_tbl;
            ret = clock_mux_sel(linkage_mux,CLK_DISABLE);
        }
    }
}

#endif
    *(set_addr) |= (0x1 << bit_idx);
    return ret;
}


ATTR_TEXT_IN_TCM bool hal_clock_is_enabled(hal_clock_cg_id clock_id)
{
    uint32_t bit_idx = clock_id & 0x1f; // clock_id %32
    volatile uint32_t * sta_addr = NULL;

    if (clock_id <= HAL_CLOCK_CG_AUXADC) {
        sta_addr = XO_PDN_PD_COND0;
    } else if (clock_id <= HAL_CLOCK_CG_GPTIMER) {
        sta_addr = XO_PDN_AO_COND0;
    } else if (clock_id <= HAL_CLOCK_CG_SEJ) {
        sta_addr = XO_PDN_TOP_COND0;
    }else if (clock_id <= HAL_CLOCK_CG_TIU_BUS) {
        sta_addr = PDN_PD_COND0;
    }else if(clock_id == HAL_CLOCK_CG_CMSYS_ROM){
        sta_addr = PDN_TOP_COND0;
    }else {
        return HAL_CLOCK_STATUS_INVALID_PARAMETER;
    }

    if (((*sta_addr) & (0x1 << bit_idx)) != 0x0) {
        /* TODO cannot use log_hal_info print log before syslog init */
#ifdef CLK_DEBUG
        CLOCK_LOGI("%d: bit = %d: clock is disabled\n", 2,clock_id, bit_idx);
#endif
        return false;
    } else {
        /* TODO cannot use log_hal_info print log before syslog init */
#ifdef CLK_DEBUG
         CLOCK_LOGI("%d: bit = %d: clock is enabled\n", 2,clock_id, bit_idx);
#endif
        return true;
    }
}

hal_clock_status_t hal_clock_init(void)
{

#ifdef __EXT_BOOTLOADER__

    hal_clock_disable(HAL_CLOCK_CG_AUXADC);
    hal_clock_disable(HAL_CLOCK_CG_I2C_AO);
    hal_clock_disable(HAL_CLOCK_CG_AESOTF);
    hal_clock_disable(HAL_CLOCK_CG_TRNG);

    hal_clock_disable(HAL_CLOCK_CG_SEJ);
    hal_clock_enable(HAL_CLOCK_CG_UART0);
#else
    hal_clock_set_pll_dcm_init();
#endif
    return clk_mux_init();
}
#endif /* HAL_CLOCK_MODULE_ENABLED */



