#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 28 09:19:33 2018
# Process ID: 14848
# Current directory: C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6992 C:\Users\rfarina\Downloads\CPE-233-Final-Project-master\CPE-233-Final-Project-master\RAT_8.xpr
# Log file: C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/vivado.log
# Journal file: C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master'
INFO: [Project 1-313] Project file moved from 'F:/Documents/cpe233/finalproject/RAT_8' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/rfarina/ALU_SIM.vhd', nor could it be found using path 'F:/Documents/ALU_SIM.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 838.945 ; gain = 132.836
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rfarina/ALU_SIM.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/rfarina/ALU_SIM.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 09:27:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RAT_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 977.441 ; gain = 100.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:34' bound to instance 'CPU' of component 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:109]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'Scratch_DIN_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:34' bound to instance 'SCR_DIN_MUX' of component 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Scratch_DIN_MUX' (1#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-3491] module 'Scratch_ADDR_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:34' bound to instance 'SCR_ADDR_MUX' of component 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Scratch_ADDR_MUX' (2#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-3491] module 'Scratch_RAM' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:13' bound to instance 'SCR_RAM' of component 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Scratch_RAM' (3#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-3491] module 'Stack_Pointer' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:34' bound to instance 'STK_POINTER' of component 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Stack_Pointer' (4#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'CONTU' of component 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-3491] module 'PC_and_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:13' bound to instance 'PROGC' of component 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:13' bound to instance 'pc1' of component 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:50]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (6#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-3491] module 'MUX24' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:34' bound to instance 'mux1' of component 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:57]
INFO: [Synth 8-638] synthesizing module 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX24' (7#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC_and_MUX' (8#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'PROGR' of component 'PROG_ROM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:273]
INFO: [Synth 8-3491] module 'Register_File' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:13' bound to instance 'REG' of component 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (9#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-3491] module 'flags' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:47' bound to instance 'FLAG' of component 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:285]
INFO: [Synth 8-638] synthesizing module 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'flags' (10#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:15' bound to instance 'ALOU' of component 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:297]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-3491] module 'REG_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:34' bound to instance 'REG_MUX1' of component 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:305]
INFO: [Synth 8-638] synthesizing module 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'REG_MUX' (12#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:34' bound to instance 'ALU_MUX1' of component 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (13#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (14#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:22' bound to instance 'sseg' of component 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:136' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:56]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (15#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:236' bound to instance 'my_clk' of component 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (16#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (17#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'Speaker_Driver' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:34' bound to instance 'speaker' of component 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Speaker_Driver' (18#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:38]
INFO: [Synth 8-3491] module 'Keypad' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:34' bound to instance 'key' of component 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Keypad' (19#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
WARNING: [Synth 8-614] signal 'KEYPAD_DATA' is read in the process but is not in the sensitivity list [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element r_NOTE_reg was removed.  [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:125]
WARNING: [Synth 8-115] binding instance 'speaker' in module 'RAT_wrapper' to reference 'Speaker_Driver' which has no pins
WARNING: [Synth 8-3848] Net CLK_OUT in module/entity RAT_wrapper does not have driver. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (20#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port NOTE_OUT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1028.957 ; gain = 152.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.957 ; gain = 152.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.957 ; gain = 152.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:116]
Finished Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RAT_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1363.641 ; gain = 486.699
70 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1363.641 ; gain = 486.699
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1363.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:34' bound to instance 'CPU' of component 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:109]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'Scratch_DIN_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:34' bound to instance 'SCR_DIN_MUX' of component 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Scratch_DIN_MUX' (1#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-3491] module 'Scratch_ADDR_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:34' bound to instance 'SCR_ADDR_MUX' of component 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Scratch_ADDR_MUX' (2#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-3491] module 'Scratch_RAM' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:13' bound to instance 'SCR_RAM' of component 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Scratch_RAM' (3#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-3491] module 'Stack_Pointer' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:34' bound to instance 'STK_POINTER' of component 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Stack_Pointer' (4#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'CONTU' of component 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-3491] module 'PC_and_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:13' bound to instance 'PROGC' of component 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:13' bound to instance 'pc1' of component 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:50]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (6#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-3491] module 'MUX24' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:34' bound to instance 'mux1' of component 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:57]
INFO: [Synth 8-638] synthesizing module 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX24' (7#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC_and_MUX' (8#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'PROGR' of component 'PROG_ROM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:273]
INFO: [Synth 8-3491] module 'Register_File' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:13' bound to instance 'REG' of component 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (9#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-3491] module 'flags' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:47' bound to instance 'FLAG' of component 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:285]
INFO: [Synth 8-638] synthesizing module 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'flags' (10#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:15' bound to instance 'ALOU' of component 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:297]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-3491] module 'REG_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:34' bound to instance 'REG_MUX1' of component 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:305]
INFO: [Synth 8-638] synthesizing module 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'REG_MUX' (12#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:34' bound to instance 'ALU_MUX1' of component 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (13#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (14#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:22' bound to instance 'sseg' of component 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:136' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:56]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (15#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:236' bound to instance 'my_clk' of component 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (16#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (17#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'Speaker_Driver' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:34' bound to instance 'speaker' of component 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Speaker_Driver' (18#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:38]
INFO: [Synth 8-3491] module 'Keypad' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:34' bound to instance 'key' of component 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Keypad' (19#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
WARNING: [Synth 8-614] signal 'KEYPAD_DATA' is read in the process but is not in the sensitivity list [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element r_NOTE_reg was removed.  [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:126]
WARNING: [Synth 8-115] binding instance 'speaker' in module 'RAT_wrapper' to reference 'Speaker_Driver' which has no pins
WARNING: [Synth 8-3848] Net CLK_OUT in module/entity RAT_wrapper does not have driver. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (20#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port NOTE_OUT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.082 ; gain = 40.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1404.082 ; gain = 40.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1404.082 ; gain = 40.441
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:116]
Finished Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RAT_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1404.082 ; gain = 40.441
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1404.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:34' bound to instance 'CPU' of component 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:109]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'Scratch_DIN_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:34' bound to instance 'SCR_DIN_MUX' of component 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Scratch_DIN_MUX' (1#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-3491] module 'Scratch_ADDR_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:34' bound to instance 'SCR_ADDR_MUX' of component 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Scratch_ADDR_MUX' (2#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-3491] module 'Scratch_RAM' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:13' bound to instance 'SCR_RAM' of component 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Scratch_RAM' (3#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-3491] module 'Stack_Pointer' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:34' bound to instance 'STK_POINTER' of component 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Stack_Pointer' (4#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'CONTU' of component 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-3491] module 'PC_and_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:13' bound to instance 'PROGC' of component 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:13' bound to instance 'pc1' of component 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:50]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (6#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-3491] module 'MUX24' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:34' bound to instance 'mux1' of component 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:57]
INFO: [Synth 8-638] synthesizing module 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX24' (7#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC_and_MUX' (8#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'PROGR' of component 'PROG_ROM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:273]
INFO: [Synth 8-3491] module 'Register_File' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:13' bound to instance 'REG' of component 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (9#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-3491] module 'flags' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:47' bound to instance 'FLAG' of component 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:285]
INFO: [Synth 8-638] synthesizing module 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'flags' (10#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:15' bound to instance 'ALOU' of component 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:297]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-3491] module 'REG_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:34' bound to instance 'REG_MUX1' of component 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:305]
INFO: [Synth 8-638] synthesizing module 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'REG_MUX' (12#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:34' bound to instance 'ALU_MUX1' of component 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (13#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (14#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:22' bound to instance 'sseg' of component 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:136' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:56]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (15#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:236' bound to instance 'my_clk' of component 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (16#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (17#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'Speaker_Driver' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:5' bound to instance 'speaker' of component 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:11]
WARNING: [Synth 8-614] signal 'MAX' is read in the process but is not in the sensitivity list [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Speaker_Driver' (18#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:11]
INFO: [Synth 8-3491] module 'Keypad' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:34' bound to instance 'key' of component 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Keypad' (19#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
WARNING: [Synth 8-614] signal 'KEYPAD_DATA' is read in the process but is not in the sensitivity list [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (20#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1417.176 ; gain = 13.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.176 ; gain = 13.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.176 ; gain = 13.094
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:116]
Finished Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RAT_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.605 ; gain = 45.523
