Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 15:47:11 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing -max_paths 10 -file ./report/kernel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 2.485ns (56.642%)  route 1.902ns (43.358%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.280 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.280    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     4.520 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1/O[1]
                         net (fo=1, unplaced)         0.571     5.091    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[29]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.452    10.181    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 2.438ns (56.172%)  route 1.902ns (43.828%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.280 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.280    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     4.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1/O[2]
                         net (fo=1, unplaced)         0.571     5.044    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[30]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.457    10.176    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 2.415ns (55.939%)  route 1.902ns (44.061%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.280 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.280    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     4.450 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1/O[0]
                         net (fo=1, unplaced)         0.571     5.021    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[28]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.451    10.182    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 2.404ns (55.826%)  route 1.902ns (44.174%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     4.439 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/O[3]
                         net (fo=1, unplaced)         0.571     5.010    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[27]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.461    10.172    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 2.396ns (55.744%)  route 1.902ns (44.256%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     4.431 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/O[1]
                         net (fo=1, unplaced)         0.571     5.002    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[25]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.452    10.181    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 2.349ns (55.255%)  route 1.902ns (44.745%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     4.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/O[2]
                         net (fo=1, unplaced)         0.571     4.955    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[26]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.457    10.176    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 2.326ns (55.011%)  route 1.902ns (44.989%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     4.361 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/O[0]
                         net (fo=1, unplaced)         0.571     4.932    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[24]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.451    10.182    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 2.315ns (54.894%)  route 1.902ns (45.106%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     4.350 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/O[3]
                         net (fo=1, unplaced)         0.571     4.921    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[23]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.461    10.172    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 2.307ns (54.808%)  route 1.902ns (45.192%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     4.342 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/O[1]
                         net (fo=1, unplaced)         0.571     4.913    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.452    10.181    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.260ns (54.298%)  route 1.902ns (45.702%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     4.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/O[2]
                         net (fo=1, unplaced)         0.571     4.866    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[22]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.457    10.176    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  5.310    




