-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "12/17/2015 11:41:16"

-- 
-- Device: Altera 5CGXFC5C6F27C7 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	servo2_chenillard_adc IS
    PORT (
	clk : IN std_logic;
	ena : IN std_logic;
	reset_n : IN std_logic;
	select_display : IN std_logic;
	select_duty : IN std_logic;
	leds_output : BUFFER std_logic_vector(9 DOWNTO 0);
	leds_output2 : BUFFER std_logic_vector(7 DOWNTO 0);
	convst : BUFFER std_logic;
	adc_sck : BUFFER std_logic;
	adc_sdi : BUFFER std_logic;
	adc_sdo : IN std_logic;
	duty : IN std_logic_vector(4 DOWNTO 0);
	pwm_output_parallel : BUFFER std_logic;
	pwm_output_incremental : BUFFER std_logic;
	changeup : IN std_logic;
	changedown : IN std_logic;
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END servo2_chenillard_adc;

-- Design Ports Information
-- leds_output[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[3]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[4]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[6]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[6]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds_output2[7]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- convst	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_sck	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_sdi	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pwm_output_parallel	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pwm_output_incremental	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- select_display	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- select_duty	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- duty[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- duty[2]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- duty[4]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- duty[3]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- duty[1]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_n	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- changedown	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- changeup	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_sdo	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ena	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF servo2_chenillard_adc IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_ena : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_select_display : std_logic;
SIGNAL ww_select_duty : std_logic;
SIGNAL ww_leds_output : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_leds_output2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_convst : std_logic;
SIGNAL ww_adc_sck : std_logic;
SIGNAL ww_adc_sdi : std_logic;
SIGNAL ww_adc_sdo : std_logic;
SIGNAL ww_duty : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_pwm_output_parallel : std_logic;
SIGNAL ww_pwm_output_incremental : std_logic;
SIGNAL ww_changeup : std_logic;
SIGNAL ww_changedown : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_AY_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_AX_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_AY_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_AX_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_AY_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_AX_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_AY_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_BX_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_AX_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~45\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~47\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~48\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~49\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~51\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~52\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~53\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~55\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~56\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~57\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~59\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~60\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~61\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~63\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~64\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~65\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~67\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~68\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~69\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~71\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_resulta\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~9\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~10\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~11\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~12\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~13\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~14\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~15\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~16\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~36\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~37\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~38\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~39\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~40\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~41\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~42\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~43\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~44\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~45\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~46\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~47\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~48\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~49\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~50\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~51\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~52\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~53\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~54\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~55\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~56\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~57\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~58\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~59\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~60\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~61\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~62\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~63\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~64\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~65\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~66\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~67\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~68\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~69\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~70\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~71\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_resulta\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~9\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~10\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~11\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~12\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~13\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~14\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~15\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~16\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~36\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~37\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~38\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~39\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~40\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~41\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~42\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~43\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~44\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~45\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~46\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~47\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~48\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~49\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~50\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~51\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~52\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~53\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~54\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~55\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~56\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~57\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~58\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~59\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~60\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~61\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~62\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~63\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~64\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~65\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~66\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~67\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~68\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~69\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~70\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~71\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~668\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~669\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~670\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~671\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~672\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~673\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~674\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~675\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~676\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~677\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~678\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~679\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~680\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~8\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~9\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~12\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~13\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~16\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~28\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~29\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~32\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~33\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~36\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~37\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~40\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~41\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~43\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~44\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~352\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~353\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~354\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~355\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~356\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~357\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~358\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~359\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~360\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~361\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~362\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~363\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~364\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~365\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~366\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~367\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~368\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~369\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~370\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~371\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~372\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~373\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~374\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~375\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~376\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~377\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~378\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~379\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~380\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~381\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~382\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~383\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~384\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~385\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \reset_n~input_o\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ena~input_o\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add0~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan3~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan3~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan3~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan3~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan3~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add4~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector2~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.wait_input~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector3~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.send~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.send~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal2~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add3~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector5~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector6~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add7~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\ : std_logic;
SIGNAL \adc_sdo~input_o\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[0]~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[2]~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[3]~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[5]~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[6]~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[7]~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[10]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data[11]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~340\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~341\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~342\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~343\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~344\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~345\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~346\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~347\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~348\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~349\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~350\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~351\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~657\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~17_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~323\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~16_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|state~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~39\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~35\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~31\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~15\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~27\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~7\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~11\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42_cout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[3]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~15_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~16_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~17_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~18_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~19_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~21_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[8]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[3]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[2]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~22_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~23_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~24_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~25_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~26_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~28_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[8]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[0]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~29_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~30_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~31_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~32_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~33_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~35_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[0]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~36_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~37_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~38_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~39_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~40_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~42_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[8]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~43_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~44_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~45_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~46_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~47_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~49_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[2]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[0]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~50_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~51_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~52_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~53_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~54_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~56_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[3]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[2]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~57_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~58_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~59_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~60_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~61_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~63_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[3]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~64_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~65_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~66_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~67_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~68_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~70_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[4]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~71_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~72_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~73_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~74_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~75_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~77_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[2]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[7]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[8]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~10\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \duty_value[2]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan9~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output[4]~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|leds_output~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan5~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|convst~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|convst~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|state.initial~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Selector0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|send_sck~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|send_sck~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~6\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~2\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~30\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~26\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~14\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~58\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~54\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~50\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~46\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~42\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~38\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~34\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~78\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~74\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~70\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~66\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~106\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~122\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~118\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~114\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~110\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~86\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~feeder_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~82\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~62\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan4~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~102\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~98\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~94\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan4~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~90\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~126\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|Add5~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|adc_sdi~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|adc_sdi~q\ : std_logic;
SIGNAL \select_duty~input_o\ : std_logic;
SIGNAL \LessThan12~0_combout\ : std_logic;
SIGNAL \LessThan12~1_combout\ : std_logic;
SIGNAL \LessThan12~2_combout\ : std_logic;
SIGNAL \duty[0]~input_o\ : std_logic;
SIGNAL \duty_value[0]~9_combout\ : std_logic;
SIGNAL \duty_value[1]~10_combout\ : std_logic;
SIGNAL \duty_value[1]~11_combout\ : std_logic;
SIGNAL \duty_value[0]~1_combout\ : std_logic;
SIGNAL \LessThan10~2_combout\ : std_logic;
SIGNAL \duty_value[0]~2_combout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \duty_value[0]~7_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \duty_value[0]~8_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \duty_value[0]~33_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan8~0_combout\ : std_logic;
SIGNAL \duty_value[0]~3_combout\ : std_logic;
SIGNAL \duty_value[0]~4_combout\ : std_logic;
SIGNAL \LessThan10~0_combout\ : std_logic;
SIGNAL \LessThan10~1_combout\ : std_logic;
SIGNAL \LessThan6~0_combout\ : std_logic;
SIGNAL \LessThan6~1_combout\ : std_logic;
SIGNAL \LessThan8~1_combout\ : std_logic;
SIGNAL \duty_value[1]~5_combout\ : std_logic;
SIGNAL \duty_value[0]~6_combout\ : std_logic;
SIGNAL \duty_value[0]~29_combout\ : std_logic;
SIGNAL \duty_value[0]~12_combout\ : std_logic;
SIGNAL \duty[1]~input_o\ : std_logic;
SIGNAL \duty_value[1]~19_combout\ : std_logic;
SIGNAL \duty_value[1]~18_combout\ : std_logic;
SIGNAL \duty_value[1]~20_combout\ : std_logic;
SIGNAL \duty_value[1]~21_combout\ : std_logic;
SIGNAL \duty[2]~input_o\ : std_logic;
SIGNAL \duty_value[2]~13_combout\ : std_logic;
SIGNAL \duty_value[2]~14_combout\ : std_logic;
SIGNAL \duty_value[2]~15_combout\ : std_logic;
SIGNAL \duty_value[2]~22_combout\ : std_logic;
SIGNAL \duty[3]~input_o\ : std_logic;
SIGNAL \duty_value[3]~17_combout\ : std_logic;
SIGNAL \duty_value[3]~24_combout\ : std_logic;
SIGNAL \duty[4]~input_o\ : std_logic;
SIGNAL \duty_value[4]~23_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~35\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[18]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal0~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~66\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~70\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~58\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~42\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~46\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~34\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~14\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~6\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~74\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~77_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~78\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~62\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~50\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~54\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~38\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~30\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~22\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~26\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~10\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add0~1_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal0~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~34\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~33\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~32\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~31\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~30\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[13]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~29\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[12]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~28\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~27\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[10]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~26\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~25\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[8]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~24\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~23\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~22\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~21\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~20\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[3]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~19\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[2]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~18\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Mult0~17\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~66\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~58\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~42\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~46\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~34\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~14\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~18\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~6\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~70\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~74\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~62\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~50\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~54\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~38\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~30\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~22\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~26\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~10\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~1_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|Equal1~11_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~11_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|pwm_out~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~109_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~110\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~113_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~114\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~117_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~118\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~121_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~122\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~125_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~126\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~89_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~90\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~50\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~54\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~58\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~62\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~66\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~93_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~94\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~97_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~98\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~101_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~102\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~105_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~106\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~34\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~70\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~38\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~42\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~46\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~14\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~74\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~77_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~78\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~81_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~82\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~85_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~86\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~1_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~2\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~22\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~26\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~30\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~6\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add0~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Equal0~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|slow_clk~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|slow_clk~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|slow_clk~q\ : std_logic;
SIGNAL \changeup~input_o\ : std_logic;
SIGNAL \changedown~input_o\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|lastChangeup~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|lastChangeup~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|lastChangedown~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|lastChangedown~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~1_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~2\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~6\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~10\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~14\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~22\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~30\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|Add1~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~32\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[15]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~31\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[14]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~33\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[16]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~29\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~28\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[11]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~30\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[13]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~27\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[10]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~25\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[8]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~26\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[9]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~24\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~22\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[5]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~23\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[6]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~21\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[4]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~19\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[2]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~20\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[3]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~17\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[0]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[1]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~11_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~35\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[18]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Mult0~34\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[17]~feeder_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Equal1~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~66\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~58\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~42\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~46\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~34\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~14\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~6\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~70\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~74\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~62\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~50\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~54\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~38\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~30\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~22\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~26\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~10\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~1_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|Add1~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~11_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|pwm_out~q\ : std_logic;
SIGNAL \select_display~input_o\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ : std_logic;
SIGNAL \duty_value[2]~16_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ : std_logic;
SIGNAL \HEX0~15_combout\ : std_logic;
SIGNAL \HEX0~11_combout\ : std_logic;
SIGNAL \HEX0~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ : std_logic;
SIGNAL \HEX0~6_combout\ : std_logic;
SIGNAL \HEX0~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ : std_logic;
SIGNAL \HEX0~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ : std_logic;
SIGNAL \HEX0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ : std_logic;
SIGNAL \HEX1~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ : std_logic;
SIGNAL \duty_value[1]~26_combout\ : std_logic;
SIGNAL \duty_value[1]~25_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ : std_logic;
SIGNAL \HEX1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|second_segment7|Mux5~0_combout\ : std_logic;
SIGNAL \HEX1~2_combout\ : std_logic;
SIGNAL \HEX1~3_combout\ : std_logic;
SIGNAL \HEX1~4_combout\ : std_logic;
SIGNAL \HEX1~5_combout\ : std_logic;
SIGNAL \HEX1~6_combout\ : std_logic;
SIGNAL \HEX1~7_combout\ : std_logic;
SIGNAL \HEX1~8_combout\ : std_logic;
SIGNAL \HEX1~9_combout\ : std_logic;
SIGNAL \HEX1~10_combout\ : std_logic;
SIGNAL \duty_value[3]~27_combout\ : std_logic;
SIGNAL \duty_value[3]~28_combout\ : std_logic;
SIGNAL \HEX1~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ : std_logic;
SIGNAL \HEX2~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0_combout\ : std_logic;
SIGNAL \HEX2~0_combout\ : std_logic;
SIGNAL \HEX2~1_combout\ : std_logic;
SIGNAL \HEX2~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ : std_logic;
SIGNAL \HEX2~7_combout\ : std_logic;
SIGNAL \HEX2~3_combout\ : std_logic;
SIGNAL \HEX2~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ : std_logic;
SIGNAL \HEX2~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ : std_logic;
SIGNAL \HEX2~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0_combout\ : std_logic;
SIGNAL \HEX3~0_combout\ : std_logic;
SIGNAL \HEX3~1_combout\ : std_logic;
SIGNAL \HEX3~2_combout\ : std_logic;
SIGNAL \HEX3~3_combout\ : std_logic;
SIGNAL \HEX3~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0_combout\ : std_logic;
SIGNAL \HEX3~5_combout\ : std_logic;
SIGNAL \HEX3~6_combout\ : std_logic;
SIGNAL \HEX3~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux1~0_combout\ : std_logic;
SIGNAL \HEX3~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux0~0_combout\ : std_logic;
SIGNAL \HEX3~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|count\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|clk_div_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|adc_entity|rx_data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|half_duty\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|half_duty\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~339\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~338\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~337\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~336\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~335\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~334\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~333\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~332\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~331\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~330\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~329\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~328\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~327\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~326\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~325\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~324\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~323\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~322_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty_new\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[26]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[27]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[29]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[30]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[6]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[24]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[25]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[28]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[12]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[13]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[14]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[15]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[10]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[11]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[21]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[22]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[7]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[8]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[9]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[16]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[17]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[18]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[19]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[20]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[31]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[23]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[20]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[20]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[19]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ena~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_sdo~input_o\ : std_logic;
SIGNAL \ALT_INV_changeup~input_o\ : std_logic;
SIGNAL \ALT_INV_changedown~input_o\ : std_logic;
SIGNAL \ALT_INV_reset_n~input_o\ : std_logic;
SIGNAL \ALT_INV_duty[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_duty[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_duty[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_duty[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_duty[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_select_duty~input_o\ : std_logic;
SIGNAL \ALT_INV_select_display~input_o\ : std_logic;
SIGNAL \ALT_INV_HEX0~0_combout\ : std_logic;
SIGNAL \ALT_INV_HEX2~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~32_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~31_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~30_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~29_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~28_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~27_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~26_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~25_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~24_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~23_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~22_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~21_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~20_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~19_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~18_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~17_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~16_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~15_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~14_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~13_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.wait_state~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.go_state~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][5]~76_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][5]~69_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][5]~62_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][5]~55_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][5]~48_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][5]~41_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][5]~34_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][5]~27_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][5]~20_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][5]~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][0]~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_slow_clk~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_input~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[4]~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[1]~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[8]~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[9]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_lastChangedown~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_slow_clk~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~11_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~11_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~10_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~9_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~8_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~7_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_send_sck~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.start_conversion~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_between_sent~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_HEX3~6_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_HEX3~3_combout\ : std_logic;
SIGNAL \ALT_INV_HEX3~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[3]~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_HEX2~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_HEX2~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[3]~2_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[3]~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[3]~28_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[3]~27_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~10_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~8_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~6_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~4_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~2_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~1_combout\ : std_logic;
SIGNAL \ALT_INV_HEX1~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~6_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~26_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~25_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~3_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[3]~24_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[4]~23_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[2]~22_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~21_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~20_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~19_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~18_combout\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[3]~17_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[2]~16_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[2]~15_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[2]~14_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[2]~13_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~12_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~11_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~10_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~9_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~6_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[1]~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[3]~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_adc_sck~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_convst~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output~1_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_duty_value[2]~0_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~q\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~33_combout\ : std_logic;
SIGNAL \ALT_INV_duty_value[0]~29_combout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[1]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[2]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[3]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~667\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~666\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~665\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~664\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~663\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~662\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~661\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~660\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~659\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~658\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~657\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~656\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~655\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[4]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[0]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[5]~q\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[1]~q\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~35\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~34\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~33\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~32\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~31\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~30\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~28\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~27\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~26\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~35\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~30\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~29\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~27\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~17\ : std_logic;

BEGIN

ww_clk <= clk;
ww_ena <= ena;
ww_reset_n <= reset_n;
ww_select_display <= select_display;
ww_select_duty <= select_duty;
leds_output <= ww_leds_output;
leds_output2 <= ww_leds_output2;
convst <= ww_convst;
adc_sck <= ww_adc_sck;
adc_sdi <= ww_adc_sdi;
ww_adc_sdo <= adc_sdo;
ww_duty <= duty;
pwm_output_parallel <= ww_pwm_output_parallel;
pwm_output_incremental <= ww_pwm_output_incremental;
ww_changeup <= changeup;
ww_changedown <= changedown;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_AX_bus\ <= (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][7]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][6]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]~q\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]~q\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_AY_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~45\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~46\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~47\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~48\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~49\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~50\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~51\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~52\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~53\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~54\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~55\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~56\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~57\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~58\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~59\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~60\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~61\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~62\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~63\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~64\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~65\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~66\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~67\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~68\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~69\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~70\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~71\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\(63);

\servo2_entity|servo_parallel_input|pwm_1|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & vcc & gnd & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd);

\servo2_entity|servo_parallel_input|pwm_1|Mult0~8_AY_bus\ <= (gnd & gnd & \duty_value[4]~23_combout\ & \duty_value[3]~24_combout\ & \duty_value[2]~22_combout\ & \duty_value[1]~21_combout\ & \duty_value[0]~12_combout\);

\servo2_entity|servo_parallel_input|pwm_1|Mult0~8_resulta\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(0);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~9\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(1);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~10\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(2);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~11\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(3);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~12\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(4);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~13\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(5);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~14\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(6);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~15\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(7);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~16\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(8);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~17\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(9);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~18\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(10);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~19\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(11);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~20\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(12);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~21\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(13);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~22\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(14);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~23\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(15);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~24\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(16);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~25\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(17);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~26\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(18);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~27\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(19);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~28\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(20);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~29\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(21);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~30\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(22);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~31\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(23);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~32\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(24);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~33\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(25);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~34\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(26);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~35\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(27);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~36\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(28);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~37\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(29);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~38\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(30);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~39\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(31);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~40\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(32);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~41\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(33);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~42\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(34);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~43\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(35);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~44\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(36);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~45\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(37);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~46\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(38);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~47\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(39);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~48\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(40);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~49\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(41);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~50\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(42);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~51\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(43);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~52\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(44);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~53\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(45);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~54\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(46);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~55\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(47);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~56\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(48);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~57\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(49);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~58\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(50);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~59\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(51);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~60\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(52);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~61\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(53);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~62\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(54);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~63\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(55);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~64\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(56);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~65\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(57);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~66\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(58);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~67\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(59);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~68\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(60);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~69\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(61);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~70\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(62);
\servo2_entity|servo_parallel_input|pwm_1|Mult0~71\ <= \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\(63);

\servo2_entity|servo_incremental_input|pwm_1|Mult0~8_ACLR_bus\ <= (gnd & gnd);

\servo2_entity|servo_incremental_input|pwm_1|Mult0~8_CLK_bus\ <= (gnd & gnd & \servo2_entity|servo_incremental_input|slow_clk~q\);

\servo2_entity|servo_incremental_input|pwm_1|Mult0~8_ENA_bus\ <= (vcc & vcc & \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\);

\servo2_entity|servo_incremental_input|pwm_1|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & vcc & gnd & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd);

\servo2_entity|servo_incremental_input|pwm_1|Mult0~8_AY_bus\ <= (\servo2_entity|servo_incremental_input|Add1~25_sumout\ & \servo2_entity|servo_incremental_input|Add1~29_sumout\ & \servo2_entity|servo_incremental_input|Add1~21_sumout\ & 
\servo2_entity|servo_incremental_input|Add1~17_sumout\ & \servo2_entity|servo_incremental_input|Add1~13_sumout\ & \servo2_entity|servo_incremental_input|Add1~9_sumout\ & \servo2_entity|servo_incremental_input|Add1~5_sumout\ & 
\servo2_entity|servo_incremental_input|Add1~1_sumout\);

\servo2_entity|servo_incremental_input|pwm_1|Mult0~8_resulta\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(0);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~9\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(1);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~10\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(2);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~11\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(3);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~12\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(4);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~13\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(5);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~14\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(6);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~15\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(7);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~16\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(8);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~17\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(9);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~18\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(10);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~19\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(11);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~20\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(12);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~21\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(13);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~22\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(14);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~23\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(15);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~24\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(16);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~25\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(17);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~26\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(18);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~27\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(19);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~28\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(20);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~29\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(21);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~30\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(22);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~31\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(23);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~32\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(24);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~33\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(25);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~34\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(26);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~35\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(27);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~36\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(28);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~37\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(29);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~38\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(30);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~39\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(31);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~40\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(32);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~41\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(33);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~42\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(34);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~43\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(35);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~44\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(36);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~45\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(37);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~46\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(38);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~47\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(39);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~48\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(40);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~49\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(41);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~50\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(42);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~51\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(43);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~52\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(44);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~53\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(45);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~54\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(46);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~55\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(47);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~56\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(48);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~57\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(49);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~58\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(50);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~59\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(51);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~60\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(52);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~61\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(53);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~62\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(54);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~63\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(55);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~64\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(56);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~65\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(57);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~66\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(58);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~67\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(59);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~68\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(60);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~69\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(61);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~70\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(62);
\servo2_entity|servo_incremental_input|pwm_1|Mult0~71\ <= \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_BX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_BY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~351\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~350\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~349\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~348\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~347\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~346\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~345\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~344\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~343\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~342\ & 
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~341\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~340\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~657\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~668\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~669\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~670\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~671\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~672\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~673\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~674\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~675\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~676\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~677\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~678\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~679\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~680\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~8\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~9\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~10\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~11\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~12\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~13\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~14\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~15\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~16\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~17\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~18\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~19\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~20\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~21\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~22\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~23\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~24\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~25\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~26\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~27\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~28\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~29\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~30\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~31\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~32\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~33\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~34\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~35\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~36\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~37\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~38\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~39\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~40\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~41\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~42\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~43\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~44\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\(63);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_ACLR_bus\ <= (gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_CLK_bus\ <= (gnd & gnd & \clk~inputCLKENA0_outclk\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_ENA_bus\ <= (vcc & vcc & \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd);

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & \chenillard_pwm_adc_entity|adc_entity|rx_data\(11) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(10) & 
\chenillard_pwm_adc_entity|adc_entity|rx_data\(9) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(8) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(7) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(6) & 
\chenillard_pwm_adc_entity|adc_entity|rx_data\(5) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(4) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(3) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(2) & 
\chenillard_pwm_adc_entity|adc_entity|rx_data\(1) & \chenillard_pwm_adc_entity|adc_entity|rx_data\(0));

\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_resulta\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~323\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~340\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~341\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~342\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~343\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~344\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~345\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~346\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~347\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~348\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~349\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~350\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~351\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~352\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~353\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~354\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(32);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~355\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(33);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~356\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(34);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~357\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(35);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~358\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(36);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~359\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(37);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~360\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(38);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~361\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(39);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~362\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(40);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~363\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(41);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~364\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(42);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~365\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(43);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~366\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(44);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~367\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(45);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~368\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(46);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~369\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(47);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~370\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(48);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~371\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(49);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~372\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(50);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~373\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(51);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~374\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(52);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~375\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(53);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~376\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(54);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~377\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(55);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~378\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(56);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~379\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(57);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~380\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(58);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~381\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(59);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~382\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(60);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~383\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(61);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~384\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(62);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~385\ <= \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\(63);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[3]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~37_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(29) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(30) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(26) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(27) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(28) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(22) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(24) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(25) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(23) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(19) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(20) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(17) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(18) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(15) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(16) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(12) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(13) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(10) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(11) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(9) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(14) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~339\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~338\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~337\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~336\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~335\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~334\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~333\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~332\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~331\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~330\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~329\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~328\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~327\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~326\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~325\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~324\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~323\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~323\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~322_resulta\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_resulta\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(21) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(31) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~25\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~25\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~23\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~23\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~22\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~22\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~21\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~21\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~23\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~23\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~22\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~22\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~18\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~18\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~17\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~17\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~25\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~25\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~24\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~24\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~22\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~22\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~21\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~21\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~17\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~17\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~25\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~25\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~23\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~23\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~21\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~21\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~20\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~20\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~19\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~19\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Mult0~20\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~20\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Mult0~18\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~18\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~125_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~125_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~121_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~121_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~117_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~117_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~113_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~113_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~109_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~109_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~105_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~105_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~101_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~101_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~97_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~97_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~93_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~93_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~89_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~89_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~85_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~85_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~81_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~81_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~77_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~77_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~73_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~73_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~69_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~69_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~65_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~65_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~61_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~61_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~57_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~57_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~53_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~53_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~49_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~49_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~45_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~45_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~41_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~41_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~37_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~37_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~33_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~33_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~29_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~29_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~25_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~25_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~21_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~21_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~17_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~17_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~13_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~13_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~9_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~9_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~5_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~5_sumout\;
\servo2_entity|servo_incremental_input|ALT_INV_Add0~1_sumout\ <= NOT \servo2_entity|servo_incremental_input|Add0~1_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~121_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~121_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~105_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~105_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~81_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~81_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~57_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~57_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~49_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~49_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~41_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~41_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~37_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~37_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~33_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add5~33_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[23]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[4]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[5]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[3]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[1]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty_new\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(4);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~73_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~73_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~69_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~69_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~65_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~65_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~61_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~57_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~53_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~53_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~49_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~49_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~45_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~45_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~41_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~41_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~37_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~33_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~29_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~29_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~25_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~25_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~21_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~21_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~17_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~17_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~13_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~13_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~9_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~9_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~5_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~5_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~1_sumout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Add1~1_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~73_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~73_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~69_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~69_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(10);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(9);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~65_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(1);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(0);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~61_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~57_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(11);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(2);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~53_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~53_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~49_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~49_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(13);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(12);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~45_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~45_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~41_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~41_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(4);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(3);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~37_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~37_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~33_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~33_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(14);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(5) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(5);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~29_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~29_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(15);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~25_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~21_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(17);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(16);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~17_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~17_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~13_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~13_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(7);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(6);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~9_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~9_sumout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~5_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~5_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(18);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(8);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~1_sumout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Add1~1_sumout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19) <= NOT \servo2_entity|servo_incremental_input|pwm_1|count\(19);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~125_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~121_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~117_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~113_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~109_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~105_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~101_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~97_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~93_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~89_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~85_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~81_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~77_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~77_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~73_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~73_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~69_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~69_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~65_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~65_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~61_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~61_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~57_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~57_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~53_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~53_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~49_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~49_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~45_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~45_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~41_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~41_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~37_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~37_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~33_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~33_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~29_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~29_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~25_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~25_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~21_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~21_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~17_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~17_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~13_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~9_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~5_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~1_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[26]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[27]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[29]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[30]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[6]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[24]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[25]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[28]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[12]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[13]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[14]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[15]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[10]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[11]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[21]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[22]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[7]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[8]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[9]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[16]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[17]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[18]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[19]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[20]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[31]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[23]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.send~DUPLICATE_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[16]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[20]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[11]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~DUPLICATE_q\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|count[4]~DUPLICATE_q\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[20]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[19]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[7]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[8]~DUPLICATE_q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\;
\ALT_INV_ena~input_o\ <= NOT \ena~input_o\;
\ALT_INV_adc_sdo~input_o\ <= NOT \adc_sdo~input_o\;
\ALT_INV_changeup~input_o\ <= NOT \changeup~input_o\;
\ALT_INV_changedown~input_o\ <= NOT \changedown~input_o\;
\ALT_INV_reset_n~input_o\ <= NOT \reset_n~input_o\;
\ALT_INV_duty[1]~input_o\ <= NOT \duty[1]~input_o\;
\ALT_INV_duty[3]~input_o\ <= NOT \duty[3]~input_o\;
\ALT_INV_duty[4]~input_o\ <= NOT \duty[4]~input_o\;
\ALT_INV_duty[2]~input_o\ <= NOT \duty[2]~input_o\;
\ALT_INV_duty[0]~input_o\ <= NOT \duty[0]~input_o\;
\ALT_INV_select_duty~input_o\ <= NOT \select_duty~input_o\;
\ALT_INV_select_display~input_o\ <= NOT \select_display~input_o\;
\ALT_INV_HEX0~0_combout\ <= NOT \HEX0~0_combout\;
\ALT_INV_HEX2~5_combout\ <= NOT \HEX2~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~32_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~31_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~30_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~29_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~28_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~27_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~26_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~25_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~24_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~23_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~22_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~21_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~20_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~19_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~18_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~17_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~17_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~16_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~16_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~15_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~14_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~13_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~12_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~11_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~10_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~9_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~8_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~7_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~7_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~6_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.wait_state~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.go_state~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~8_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~7_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~6_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~6_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][5]~76_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][5]~69_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][5]~62_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][5]~55_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][5]~48_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][5]~41_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][5]~34_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][5]~27_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][5]~20_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][5]~11_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~10_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~9_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~9_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~8_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~8_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~7_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~7_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~6_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~12_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~11_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~11_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~10_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~9_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~8_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~7_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~6_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][5]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][4]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][3]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][2]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][1]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][0]~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]~q\;
\servo2_entity|servo_incremental_input|ALT_INV_slow_clk~0_combout\ <= NOT \servo2_entity|servo_incremental_input|slow_clk~0_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~6_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~6_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~5_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~5_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~4_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~4_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~3_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~3_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~2_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~2_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~1_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~1_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_Equal0~0_combout\ <= NOT \servo2_entity|servo_incremental_input|Equal0~0_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~2_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal0~2_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~1_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal0~1_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~0_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal0~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Selector0~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Selector0~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~7_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.send~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~7_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan1~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_input~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.wait_input~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[4]~8_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~8_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[1]~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[8]~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[9]~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan3~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan3~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan3~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan3~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan3~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\ <= NOT \servo2_entity|servo_incremental_input|lastChangeup~q\;
\servo2_entity|servo_incremental_input|ALT_INV_lastChangedown~q\ <= NOT \servo2_entity|servo_incremental_input|lastChangedown~q\;
\servo2_entity|servo_incremental_input|ALT_INV_slow_clk~q\ <= NOT \servo2_entity|servo_incremental_input|slow_clk~q\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~11_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~11_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~10_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~10_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~9_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~9_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~8_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~8_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~7_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~7_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~6_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~6_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(3) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(3);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(2) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(2);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~5_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~5_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(1) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(1);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(4) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(4);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~4_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~4_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(6) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(6);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(5) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(5);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(7) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(7);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~3_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~3_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(9) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(9);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(8) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(8);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(10) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(10);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~2_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~2_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(12) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(12);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(11) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(11);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(13) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(13);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~1_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~1_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(15) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(15);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(14) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(14);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(16) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(16);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~0_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Equal1~0_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(18) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(18);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(17) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(17);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~10_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~10_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~9_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~9_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~8_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~8_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~7_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~7_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~6_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~6_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~5_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(0) <= NOT \servo2_entity|servo_incremental_input|pwm_1|half_duty\(0);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~4_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~4_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~3_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~2_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~2_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~1_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~1_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~0_combout\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~0_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~11_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~11_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~10_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~10_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~9_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~9_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~8_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~8_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~7_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~7_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~6_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~6_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(3) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(3);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(2) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(2);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~5_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~5_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(1) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(1);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(4) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(4);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~4_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~4_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(6) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(6);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(5) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(5);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(7) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(7);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~3_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~3_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(9) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(9);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(8) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(8);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(10) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(10);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~2_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~2_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(12) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(12);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(11) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(11);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(13) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(13);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~1_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~1_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(15) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(15);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(14) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(14);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(16) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(16);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~0_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Equal1~0_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(18) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(18);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(17) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(17);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~10_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~10_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~9_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~9_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~8_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~8_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~7_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~7_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~6_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~6_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~5_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(0) <= NOT \servo2_entity|servo_parallel_input|pwm_1|half_duty\(0);
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~4_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~4_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~3_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~3_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~2_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~2_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~1_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~1_combout\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~0_combout\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_send_sck~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|send_sck~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan4~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan4~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan4~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal2~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~8_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~8_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~7_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~7_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal1~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.initial~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~7_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan0~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.start_conversion~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(6) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(6);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(7) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(7);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(5) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(5);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(4) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(4);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(0) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(0);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(1) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(1);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(2) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(2);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(3) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(3);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(8) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(8);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(9) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(9);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(10) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(10);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_between_sent~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(11) <= NOT \chenillard_pwm_adc_entity|adc_entity|rx_data\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(3);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~5_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~4_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~4_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~3_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~3_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~2_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~1_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~1_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~0_combout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~0_combout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8);
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux0~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux0~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux1~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux1~0_combout\;
\ALT_INV_HEX3~6_combout\ <= NOT \HEX3~6_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux3~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0_combout\;
\ALT_INV_HEX3~3_combout\ <= NOT \HEX3~3_combout\;
\ALT_INV_HEX3~1_combout\ <= NOT \HEX3~1_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux6~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[3]~3_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux0~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux1~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\;
\ALT_INV_HEX2~3_combout\ <= NOT \HEX2~3_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux3~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\;
\ALT_INV_HEX2~1_combout\ <= NOT \HEX2~1_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux5~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux6~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[3]~2_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\;
\servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\ <= NOT \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\;
\servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\ <= NOT \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[3]~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\;
\ALT_INV_duty_value[3]~28_combout\ <= NOT \duty_value[3]~28_combout\;
\ALT_INV_duty_value[3]~27_combout\ <= NOT \duty_value[3]~27_combout\;
\ALT_INV_HEX1~10_combout\ <= NOT \HEX1~10_combout\;
\ALT_INV_HEX1~8_combout\ <= NOT \HEX1~8_combout\;
\ALT_INV_HEX1~6_combout\ <= NOT \HEX1~6_combout\;
\ALT_INV_HEX1~4_combout\ <= NOT \HEX1~4_combout\;
\ALT_INV_HEX1~2_combout\ <= NOT \HEX1~2_combout\;
\ALT_INV_HEX1~1_combout\ <= NOT \HEX1~1_combout\;
\ALT_INV_HEX1~0_combout\ <= NOT \HEX1~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~6_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan5~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\;
\ALT_INV_duty_value[1]~26_combout\ <= NOT \duty_value[1]~26_combout\;
\ALT_INV_duty_value[1]~25_combout\ <= NOT \duty_value[1]~25_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux0~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux1~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux3~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux6~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~3_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\;
\ALT_INV_duty_value[3]~24_combout\ <= NOT \duty_value[3]~24_combout\;
\ALT_INV_duty_value[4]~23_combout\ <= NOT \duty_value[4]~23_combout\;
\ALT_INV_duty_value[2]~22_combout\ <= NOT \duty_value[2]~22_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\;
\ALT_INV_duty_value[1]~21_combout\ <= NOT \duty_value[1]~21_combout\;
\ALT_INV_duty_value[1]~20_combout\ <= NOT \duty_value[1]~20_combout\;
\ALT_INV_duty_value[1]~19_combout\ <= NOT \duty_value[1]~19_combout\;
\ALT_INV_duty_value[1]~18_combout\ <= NOT \duty_value[1]~18_combout\;
\servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~0_combout\ <= NOT \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\;
\ALT_INV_duty_value[3]~17_combout\ <= NOT \duty_value[3]~17_combout\;
\ALT_INV_duty_value[2]~16_combout\ <= NOT \duty_value[2]~16_combout\;
\ALT_INV_duty_value[2]~15_combout\ <= NOT \duty_value[2]~15_combout\;
\ALT_INV_duty_value[2]~14_combout\ <= NOT \duty_value[2]~14_combout\;
\ALT_INV_duty_value[2]~13_combout\ <= NOT \duty_value[2]~13_combout\;
\ALT_INV_duty_value[0]~12_combout\ <= NOT \duty_value[0]~12_combout\;
\ALT_INV_LessThan12~2_combout\ <= NOT \LessThan12~2_combout\;
\ALT_INV_LessThan12~1_combout\ <= NOT \LessThan12~1_combout\;
\ALT_INV_LessThan12~0_combout\ <= NOT \LessThan12~0_combout\;
\ALT_INV_duty_value[1]~11_combout\ <= NOT \duty_value[1]~11_combout\;
\ALT_INV_duty_value[1]~10_combout\ <= NOT \duty_value[1]~10_combout\;
\ALT_INV_duty_value[0]~9_combout\ <= NOT \duty_value[0]~9_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_duty_value[0]~8_combout\ <= NOT \duty_value[0]~8_combout\;
\ALT_INV_LessThan5~0_combout\ <= NOT \LessThan5~0_combout\;
\ALT_INV_duty_value[0]~7_combout\ <= NOT \duty_value[0]~7_combout\;
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
\ALT_INV_LessThan4~1_combout\ <= NOT \LessThan4~1_combout\;
\ALT_INV_LessThan2~0_combout\ <= NOT \LessThan2~0_combout\;
\ALT_INV_duty_value[0]~6_combout\ <= NOT \duty_value[0]~6_combout\;
\ALT_INV_duty_value[1]~5_combout\ <= NOT \duty_value[1]~5_combout\;
\ALT_INV_LessThan8~1_combout\ <= NOT \LessThan8~1_combout\;
\ALT_INV_duty_value[0]~4_combout\ <= NOT \duty_value[0]~4_combout\;
\ALT_INV_duty_value[0]~3_combout\ <= NOT \duty_value[0]~3_combout\;
\ALT_INV_LessThan6~1_combout\ <= NOT \LessThan6~1_combout\;
\ALT_INV_LessThan6~0_combout\ <= NOT \LessThan6~0_combout\;
\ALT_INV_LessThan8~0_combout\ <= NOT \LessThan8~0_combout\;
\ALT_INV_duty_value[0]~2_combout\ <= NOT \duty_value[0]~2_combout\;
\ALT_INV_duty_value[0]~1_combout\ <= NOT \duty_value[0]~1_combout\;
\ALT_INV_LessThan10~2_combout\ <= NOT \LessThan10~2_combout\;
\ALT_INV_LessThan10~1_combout\ <= NOT \LessThan10~1_combout\;
\ALT_INV_LessThan10~0_combout\ <= NOT \LessThan10~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[3]~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~q\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|pwm_out~q\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~q\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|pwm_out~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_adc_sck~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_convst~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|convst~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~2_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output~1_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output[3]~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\;
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan11~0_combout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\;
\ALT_INV_duty_value[2]~0_combout\ <= NOT \duty_value[2]~0_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~q\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\;
\ALT_INV_duty_value[0]~33_combout\ <= NOT \duty_value[0]~33_combout\;
\ALT_INV_duty_value[0]~29_combout\ <= NOT \duty_value[0]~29_combout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[1]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[1]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[2]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[2]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[3]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[3]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~667\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~666\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~665\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~664\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~663\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~662\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~661\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~660\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~659\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~658\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~657\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~657\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~656\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~655\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~37_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[4]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[4]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[0]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[0]~q\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[5]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[5]~q\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~37_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~25_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~25_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~21_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~21_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~17_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~17_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~13_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~13_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~9_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~9_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~5_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~5_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~1_sumout\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~1_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(25) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(24) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(23) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(22) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(28) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(27) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(26) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(18) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(17) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(16) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(15) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(21) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(20) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(19) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(14) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(13) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(12) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(11) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(10) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(4) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(5) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(6) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(7) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(8) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(29) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(30) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(31) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0);
\chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3) <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3);
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[1]~q\ <= NOT \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[1]~q\;
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(4) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(4);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(3) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(3);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(2) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(2);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(1) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(1);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(0) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(0);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(14) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(14);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(13) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(13);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(12) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(12);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(11) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(11);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(5) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(5);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(24) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(24);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(23) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(23);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(22) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(22);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(21) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(21);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(16) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(16);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(10) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(10);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(9) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(9);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(8) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(8);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(7) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(7);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(6) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(6);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(19) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(19);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(18) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(18);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(17) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(17);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(15) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(15);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(29) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(29);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(28) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(28);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(27) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(27);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(25) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(25);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(20) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(20);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(31) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(31);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(30) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(30);
\servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(26) <= NOT \servo2_entity|servo_incremental_input|clk_div_count\(26);
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~35\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~35\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~34\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~34\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~33\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~33\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~32\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~32\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~31\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~31\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~30\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~30\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~28\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~28\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~27\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~27\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~26\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~26\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~25\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~25\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~23\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~23\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~22\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~22\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~21\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~21\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~20\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~20\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~19\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~19\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~18\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~18\;
\servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~17\ <= NOT \servo2_entity|servo_incremental_input|pwm_1|Mult0~17\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~35\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~35\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~30\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~30\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~29\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~29\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~27\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~27\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~25\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~25\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~23\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~23\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~22\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~22\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~21\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~21\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~20\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~20\;
\servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~19\ <= NOT \servo2_entity|servo_parallel_input|pwm_1|Mult0~19\;
\chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add7~65_sumout\ <= NOT \chenillard_pwm_adc_entity|adc_entity|Add7~65_sumout\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~25\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~25\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~24\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~24\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~23\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~23\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~22\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~22\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~19\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~19\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~18\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~18\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~22\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~22\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~21\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~21\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~18\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~18\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~24\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~24\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~22\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~22\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~20\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~20\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~18\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~18\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~24\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~24\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~23\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~23\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~21\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~21\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~20\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~20\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~19\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~19\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~18\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~18\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~24\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~24\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~23\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~23\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~19\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~19\;
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~17\ <= NOT \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~17\;

-- Location: IOOBUF_X14_Y61_N53
\leds_output[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(0));

-- Location: IOOBUF_X15_Y61_N36
\leds_output[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(1));

-- Location: IOOBUF_X15_Y61_N53
\leds_output[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(2));

-- Location: IOOBUF_X14_Y61_N36
\leds_output[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(3));

-- Location: IOOBUF_X14_Y61_N19
\leds_output[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(4));

-- Location: IOOBUF_X12_Y61_N53
\leds_output[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(5));

-- Location: IOOBUF_X12_Y61_N2
\leds_output[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(6));

-- Location: IOOBUF_X14_Y61_N2
\leds_output[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(7));

-- Location: IOOBUF_X12_Y61_N36
\leds_output[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(8));

-- Location: IOOBUF_X12_Y61_N19
\leds_output[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_leds_output(9));

-- Location: IOOBUF_X19_Y61_N19
\leds_output2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|leds_output~2_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(0));

-- Location: IOOBUF_X19_Y61_N2
\leds_output2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|leds_output~3_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(1));

-- Location: IOOBUF_X21_Y61_N53
\leds_output2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|LessThan9~0_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(2));

-- Location: IOOBUF_X21_Y61_N36
\leds_output2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(3));

-- Location: IOOBUF_X10_Y61_N93
\leds_output2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|leds_output[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(4));

-- Location: IOOBUF_X10_Y61_N76
\leds_output2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|leds_output~5_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(5));

-- Location: IOOBUF_X10_Y61_N59
\leds_output2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|LessThan5~0_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(6));

-- Location: IOOBUF_X10_Y61_N42
\leds_output2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\,
	devoe => ww_devoe,
	o => ww_leds_output2(7));

-- Location: IOOBUF_X66_Y0_N36
\convst~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|convst~q\,
	devoe => ww_devoe,
	o => ww_convst);

-- Location: IOOBUF_X66_Y0_N53
\adc_sck~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	devoe => ww_devoe,
	o => ww_adc_sck);

-- Location: IOOBUF_X15_Y0_N53
\adc_sdi~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|adc_sdi~q\,
	devoe => ww_devoe,
	o => ww_adc_sdi);

-- Location: IOOBUF_X68_Y32_N62
\pwm_output_parallel~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_pwm_output_parallel);

-- Location: IOOBUF_X68_Y37_N22
\pwm_output_incremental~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~q\,
	devoe => ww_devoe,
	o => ww_pwm_output_incremental);

-- Location: IOOBUF_X66_Y0_N2
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX0~15_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X64_Y0_N2
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX0~11_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X64_Y0_N19
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX0~7_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X66_Y0_N19
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX0~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X65_Y0_N2
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X65_Y0_N19
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X62_Y0_N42
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_HEX0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X62_Y0_N59
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_HEX1~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X64_Y0_N36
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|second_segment7|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X65_Y0_N36
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX1~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X64_Y0_N53
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX1~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X62_Y0_N76
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX1~7_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X65_Y0_N53
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX1~9_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X62_Y0_N93
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX1~11_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X7_Y0_N36
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX2~8_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X7_Y0_N53
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X68_Y13_N22
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX2~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X68_Y12_N5
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX2~7_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X68_Y10_N62
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX2~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X68_Y11_N22
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX2~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X68_Y11_N5
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_HEX2~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X68_Y13_N56
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X68_Y13_N39
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X68_Y11_N56
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X68_Y11_N39
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X68_Y12_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~7_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X68_Y10_N96
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~8_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X68_Y10_N79
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX3~9_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOIBUF_X38_Y61_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G12
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X21_Y0_N1
\reset_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => \reset_n~input_o\);

-- Location: FF_X21_Y31_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~37_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1));

-- Location: LABCELL_X21_Y31_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~34\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~34\);

-- Location: FF_X21_Y31_N31
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~33_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0));

-- Location: LABCELL_X21_Y31_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~38\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~37_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~38\);

-- Location: FF_X21_Y31_N35
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~37_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y31_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~38\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~30\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~38\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~29_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~30\);

-- Location: FF_X21_Y31_N38
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~29_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2));

-- Location: LABCELL_X21_Y31_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~18\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~30\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~18\);

-- Location: FF_X21_Y31_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~17_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3));

-- Location: LABCELL_X21_Y31_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~22\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~22\);

-- Location: FF_X21_Y31_N44
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~21_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4));

-- Location: LABCELL_X21_Y31_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1_combout\);

-- Location: LABCELL_X21_Y31_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~14\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~14\);

-- Location: FF_X21_Y31_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~13_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5));

-- Location: LABCELL_X21_Y31_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~6\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~6\);

-- Location: FF_X21_Y31_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~5_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6));

-- Location: LABCELL_X21_Y31_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~10\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~10\);

-- Location: FF_X21_Y31_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~9_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7));

-- Location: LABCELL_X21_Y31_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~2\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~2\);

-- Location: LABCELL_X21_Y31_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~25_sumout\);

-- Location: FF_X21_Y31_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~25_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9));

-- Location: FF_X21_Y31_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~13_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\);

-- Location: FF_X21_Y31_N53
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~9_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y31_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[8]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[7]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0_combout\);

-- Location: LABCELL_X21_Y31_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\);

-- Location: FF_X21_Y31_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~1_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8));

-- Location: FF_X21_Y31_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~1_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\);

-- Location: IOIBUF_X50_Y0_N35
\ena~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ena,
	o => \ena~input_o\);

-- Location: MLABCELL_X50_Y18_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(0) ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~18\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~18\);

-- Location: MLABCELL_X50_Y17_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\ = ( \reset_n~input_o\ & ( (\ena~input_o\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ena~input_o\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.wait_state~q\,
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\);

-- Location: FF_X50_Y17_N38
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(0));

-- Location: MLABCELL_X50_Y18_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(1) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~14\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(1) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(1),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~14\);

-- Location: FF_X51_Y17_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(1));

-- Location: MLABCELL_X50_Y18_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~26\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~26\);

-- Location: FF_X50_Y18_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2));

-- Location: MLABCELL_X50_Y18_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~22\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~22\);

-- Location: FF_X50_Y18_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3));

-- Location: MLABCELL_X50_Y18_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~34\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~34\);

-- Location: FF_X50_Y18_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4));

-- Location: MLABCELL_X50_Y18_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~30\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~29_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~30\);

-- Location: FF_X51_Y17_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5));

-- Location: MLABCELL_X50_Y18_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~42\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~30\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~41_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~42\);

-- Location: FF_X51_Y17_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6));

-- Location: MLABCELL_X50_Y18_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~42\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~38\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~42\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~37_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~38\);

-- Location: FF_X50_Y18_N23
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7));

-- Location: MLABCELL_X50_Y18_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~38\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~50\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~38\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~49_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~50\);

-- Location: FF_X50_Y18_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8));

-- Location: MLABCELL_X50_Y18_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~50\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~46\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(9),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~50\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~45_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~46\);

-- Location: FF_X50_Y18_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9));

-- Location: MLABCELL_X50_Y18_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~46\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~58\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(10),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~46\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~57_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~58\);

-- Location: FF_X51_Y17_N38
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10));

-- Location: MLABCELL_X50_Y18_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~58\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~54\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(11),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~58\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~53_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~54\);

-- Location: FF_X50_Y18_N35
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11));

-- Location: MLABCELL_X50_Y18_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~54\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~66\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(12),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~54\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~65_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~66\);

-- Location: FF_X51_Y17_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12));

-- Location: MLABCELL_X50_Y18_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~66\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~62\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(13),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~66\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~61_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~62\);

-- Location: FF_X50_Y18_N41
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13));

-- Location: MLABCELL_X50_Y18_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~62\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~10\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(14),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~62\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~10\);

-- Location: FF_X50_Y18_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14));

-- Location: MLABCELL_X50_Y18_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~74\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(15),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~73_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~74\);

-- Location: FF_X50_Y18_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15));

-- Location: MLABCELL_X50_Y18_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~74\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~70\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(16),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~74\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~69_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~70\);

-- Location: FF_X50_Y18_N50
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16));

-- Location: MLABCELL_X50_Y18_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~70\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~82\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(17),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~70\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~81_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~82\);

-- Location: FF_X50_Y18_N53
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17));

-- Location: MLABCELL_X50_Y18_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~82\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~78\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(18),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~82\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~77_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~78\);

-- Location: FF_X50_Y18_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18));

-- Location: MLABCELL_X50_Y18_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~78\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~90\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(19),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~78\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~89_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~90\);

-- Location: FF_X50_Y18_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19));

-- Location: MLABCELL_X50_Y17_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~90\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~86\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(20),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~90\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~85_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~86\);

-- Location: FF_X51_Y17_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20));

-- Location: MLABCELL_X50_Y17_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~86\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~6\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(21),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~86\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~6\);

-- Location: FF_X51_Y17_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21));

-- Location: MLABCELL_X50_Y17_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~106\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(22),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~105_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~106\);

-- Location: FF_X50_Y17_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22));

-- Location: MLABCELL_X50_Y17_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~106\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~94\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(23),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~106\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~93_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~94\);

-- Location: FF_X51_Y17_N41
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23));

-- Location: MLABCELL_X50_Y17_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~94\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~102\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(24),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~94\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~101_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~102\);

-- Location: FF_X51_Y17_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24));

-- Location: MLABCELL_X50_Y17_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~102\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~98\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(25),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~102\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~97_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~98\);

-- Location: FF_X50_Y17_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25));

-- Location: MLABCELL_X50_Y17_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~98\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~118\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(26),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~98\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~117_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~118\);

-- Location: FF_X51_Y17_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26));

-- Location: MLABCELL_X50_Y17_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~118\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~114\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(27),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~118\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~113_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~114\);

-- Location: FF_X50_Y17_N23
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27));

-- Location: MLABCELL_X50_Y17_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~114\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~110\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(28),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~114\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~109_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~110\);

-- Location: FF_X50_Y17_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28));

-- Location: LABCELL_X48_Y10_N0
\chenillard_pwm_adc_entity|adc_entity|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~126\);

-- Location: LABCELL_X41_Y14_N0
\chenillard_pwm_adc_entity|adc_entity|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~126\);

-- Location: LABCELL_X46_Y9_N30
\chenillard_pwm_adc_entity|adc_entity|convst~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.start_conversion~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\);

-- Location: FF_X41_Y14_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[0]~q\);

-- Location: LABCELL_X41_Y14_N3
\chenillard_pwm_adc_entity|adc_entity|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~126\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~122\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~121_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~122\);

-- Location: FF_X41_Y14_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[1]~q\);

-- Location: LABCELL_X41_Y14_N6
\chenillard_pwm_adc_entity|adc_entity|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~122\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~122\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~102\);

-- Location: FF_X41_Y14_N7
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\);

-- Location: LABCELL_X41_Y14_N9
\chenillard_pwm_adc_entity|adc_entity|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~98\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~97_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~98\);

-- Location: FF_X41_Y14_N10
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\);

-- Location: LABCELL_X41_Y14_N12
\chenillard_pwm_adc_entity|adc_entity|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~98\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~98\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~94\);

-- Location: FF_X41_Y14_N13
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]~q\);

-- Location: LABCELL_X41_Y14_N15
\chenillard_pwm_adc_entity|adc_entity|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~94\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~90\);

-- Location: FF_X41_Y14_N16
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\);

-- Location: LABCELL_X41_Y14_N18
\chenillard_pwm_adc_entity|adc_entity|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~90\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~86\);

-- Location: FF_X41_Y14_N19
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\);

-- Location: LABCELL_X41_Y14_N21
\chenillard_pwm_adc_entity|adc_entity|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~38\);

-- Location: FF_X41_Y14_N22
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]~q\);

-- Location: LABCELL_X41_Y14_N24
\chenillard_pwm_adc_entity|adc_entity|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~34\);

-- Location: FF_X41_Y14_N25
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]~q\);

-- Location: LABCELL_X41_Y14_N27
\chenillard_pwm_adc_entity|adc_entity|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~34\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~30\);

-- Location: FF_X41_Y14_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]~q\);

-- Location: LABCELL_X41_Y14_N30
\chenillard_pwm_adc_entity|adc_entity|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~54\);

-- Location: FF_X41_Y14_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]~q\);

-- Location: LABCELL_X41_Y14_N33
\chenillard_pwm_adc_entity|adc_entity|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~50\);

-- Location: FF_X41_Y14_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]~q\);

-- Location: LABCELL_X41_Y14_N36
\chenillard_pwm_adc_entity|adc_entity|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~70\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~69_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~70\);

-- Location: FF_X41_Y14_N38
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]~q\);

-- Location: LABCELL_X41_Y14_N39
\chenillard_pwm_adc_entity|adc_entity|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~70\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~70\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~66\);

-- Location: FF_X41_Y14_N41
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]~q\);

-- Location: LABCELL_X41_Y14_N42
\chenillard_pwm_adc_entity|adc_entity|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~62\);

-- Location: FF_X41_Y14_N43
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]~q\);

-- Location: LABCELL_X41_Y14_N45
\chenillard_pwm_adc_entity|adc_entity|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~58\);

-- Location: FF_X41_Y14_N46
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]~q\);

-- Location: LABCELL_X41_Y14_N48
\chenillard_pwm_adc_entity|adc_entity|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~26\);

-- Location: FF_X41_Y14_N49
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]~q\);

-- Location: LABCELL_X41_Y14_N51
\chenillard_pwm_adc_entity|adc_entity|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~22\);

-- Location: FF_X41_Y14_N52
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]~q\);

-- Location: LABCELL_X41_Y14_N54
\chenillard_pwm_adc_entity|adc_entity|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~18\);

-- Location: FF_X41_Y14_N55
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]~q\);

-- Location: LABCELL_X41_Y14_N57
\chenillard_pwm_adc_entity|adc_entity|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[19]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~14\);

-- Location: FF_X41_Y14_N58
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]~q\);

-- Location: LABCELL_X41_Y13_N0
\chenillard_pwm_adc_entity|adc_entity|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~10\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[20]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~9_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~10\);

-- Location: FF_X41_Y13_N1
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]~q\);

-- Location: MLABCELL_X42_Y14_N15
\chenillard_pwm_adc_entity|adc_entity|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[19]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[17]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[20]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[16]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[20]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[16]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[18]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[19]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[17]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~0_combout\);

-- Location: LABCELL_X41_Y13_N3
\chenillard_pwm_adc_entity|adc_entity|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~10\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~10\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~46\);

-- Location: FF_X41_Y13_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]~q\);

-- Location: LABCELL_X41_Y13_N6
\chenillard_pwm_adc_entity|adc_entity|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~42\);

-- Location: FF_X41_Y13_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]~q\);

-- Location: LABCELL_X41_Y13_N9
\chenillard_pwm_adc_entity|adc_entity|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~2\);

-- Location: FF_X41_Y13_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]~q\);

-- Location: LABCELL_X41_Y13_N12
\chenillard_pwm_adc_entity|adc_entity|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~2\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~82\);

-- Location: FF_X41_Y13_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]~q\);

-- Location: LABCELL_X41_Y13_N15
\chenillard_pwm_adc_entity|adc_entity|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~78\);

-- Location: FF_X41_Y13_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]~q\);

-- Location: LABCELL_X41_Y13_N18
\chenillard_pwm_adc_entity|adc_entity|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~118\);

-- Location: FF_X41_Y13_N19
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]~q\);

-- Location: LABCELL_X41_Y13_N21
\chenillard_pwm_adc_entity|adc_entity|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~114\);

-- Location: FF_X41_Y13_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]~q\);

-- Location: LABCELL_X41_Y13_N24
\chenillard_pwm_adc_entity|adc_entity|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~74\);

-- Location: FF_X41_Y13_N26
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]~q\);

-- Location: LABCELL_X41_Y13_N27
\chenillard_pwm_adc_entity|adc_entity|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~110\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~109_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~110\);

-- Location: FF_X41_Y13_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]~q\);

-- Location: LABCELL_X41_Y13_N30
\chenillard_pwm_adc_entity|adc_entity|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~110\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add0~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~110\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add0~106\);

-- Location: FF_X41_Y13_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]~q\);

-- Location: LABCELL_X41_Y13_N33
\chenillard_pwm_adc_entity|adc_entity|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add0~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add0~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add0~5_sumout\);

-- Location: FF_X41_Y13_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add0~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|convst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\);

-- Location: LABCELL_X41_Y13_N36
\chenillard_pwm_adc_entity|adc_entity|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[21]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[9]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[7]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[22]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[7]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[22]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[8]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[21]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[9]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\);

-- Location: LABCELL_X40_Y14_N12
\chenillard_pwm_adc_entity|adc_entity|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[14]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[12]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[13]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[15]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[12]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[13]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[15]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[14]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~2_combout\);

-- Location: LABCELL_X41_Y13_N42
\chenillard_pwm_adc_entity|adc_entity|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[29]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[30]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[26]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[26]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[27]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[29]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[30]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~4_combout\);

-- Location: MLABCELL_X42_Y14_N6
\chenillard_pwm_adc_entity|adc_entity|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ & \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ & \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[2]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[3]~q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[6]~q\ & (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[4]~q\ & \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[6]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[4]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[5]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[2]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~3_combout\);

-- Location: LABCELL_X41_Y13_N48
\chenillard_pwm_adc_entity|adc_entity|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~5_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|LessThan0~3_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[25]~q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|LessThan0~4_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[28]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~4_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[28]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[24]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~3_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[25]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~5_combout\);

-- Location: LABCELL_X40_Y14_N15
\chenillard_pwm_adc_entity|adc_entity|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[10]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[11]~q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|LessThan0~2_combout\ & \chenillard_pwm_adc_entity|adc_entity|LessThan0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[11]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~2_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~5_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[10]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\);

-- Location: LABCELL_X41_Y13_N54
\chenillard_pwm_adc_entity|adc_entity|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\ 
-- & ((!\chenillard_pwm_adc_entity|adc_entity|LessThan0~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[23]~q\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\ ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan0~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan0~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_counter[31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[23]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_counter[31]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\);

-- Location: LABCELL_X49_Y12_N0
\chenillard_pwm_adc_entity|adc_entity|Add4~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~126\);

-- Location: FF_X49_Y12_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[0]~q\);

-- Location: LABCELL_X49_Y12_N3
\chenillard_pwm_adc_entity|adc_entity|Add4~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~126\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~122\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~121_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~122\);

-- Location: FF_X49_Y12_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[1]~q\);

-- Location: LABCELL_X49_Y12_N6
\chenillard_pwm_adc_entity|adc_entity|Add4~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~122\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~122\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~118\);

-- Location: FF_X49_Y12_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[2]~q\);

-- Location: LABCELL_X49_Y12_N9
\chenillard_pwm_adc_entity|adc_entity|Add4~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~114\);

-- Location: FF_X49_Y12_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[3]~q\);

-- Location: LABCELL_X49_Y12_N12
\chenillard_pwm_adc_entity|adc_entity|Add4~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~110\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~109_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~110\);

-- Location: FF_X49_Y12_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[4]~q\);

-- Location: LABCELL_X49_Y12_N15
\chenillard_pwm_adc_entity|adc_entity|Add4~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~110\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~110\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~106\);

-- Location: FF_X49_Y12_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[5]~q\);

-- Location: LABCELL_X49_Y12_N18
\chenillard_pwm_adc_entity|adc_entity|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~106\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~62\);

-- Location: FF_X49_Y12_N19
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]~q\);

-- Location: LABCELL_X49_Y12_N21
\chenillard_pwm_adc_entity|adc_entity|Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~66\);

-- Location: FF_X49_Y12_N22
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\);

-- Location: LABCELL_X49_Y12_N24
\chenillard_pwm_adc_entity|adc_entity|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~58\);

-- Location: FF_X49_Y12_N25
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\);

-- Location: LABCELL_X49_Y12_N27
\chenillard_pwm_adc_entity|adc_entity|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~54\);

-- Location: FF_X49_Y12_N28
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\);

-- Location: LABCELL_X49_Y12_N30
\chenillard_pwm_adc_entity|adc_entity|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~50\);

-- Location: FF_X49_Y12_N31
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\);

-- Location: LABCELL_X49_Y12_N33
\chenillard_pwm_adc_entity|adc_entity|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~46\);

-- Location: FF_X49_Y12_N34
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]~q\);

-- Location: LABCELL_X49_Y12_N36
\chenillard_pwm_adc_entity|adc_entity|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~42\);

-- Location: FF_X49_Y12_N38
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\);

-- Location: LABCELL_X49_Y12_N39
\chenillard_pwm_adc_entity|adc_entity|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~38\);

-- Location: FF_X49_Y12_N40
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]~q\);

-- Location: LABCELL_X49_Y12_N42
\chenillard_pwm_adc_entity|adc_entity|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~34\);

-- Location: FF_X49_Y12_N43
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\);

-- Location: LABCELL_X49_Y12_N45
\chenillard_pwm_adc_entity|adc_entity|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~34\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~30\);

-- Location: FF_X49_Y12_N46
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]~q\);

-- Location: LABCELL_X49_Y12_N48
\chenillard_pwm_adc_entity|adc_entity|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~26\);

-- Location: FF_X49_Y12_N49
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]~q\);

-- Location: LABCELL_X49_Y12_N51
\chenillard_pwm_adc_entity|adc_entity|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~22\);

-- Location: FF_X49_Y12_N52
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]~q\);

-- Location: LABCELL_X49_Y12_N54
\chenillard_pwm_adc_entity|adc_entity|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~18\);

-- Location: FF_X49_Y12_N56
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]~q\);

-- Location: LABCELL_X49_Y12_N57
\chenillard_pwm_adc_entity|adc_entity|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[19]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~14\);

-- Location: FF_X49_Y12_N58
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]~q\);

-- Location: LABCELL_X49_Y11_N0
\chenillard_pwm_adc_entity|adc_entity|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~10\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[20]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~9_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~10\);

-- Location: FF_X49_Y11_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]~q\);

-- Location: LABCELL_X49_Y11_N3
\chenillard_pwm_adc_entity|adc_entity|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~10\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~6\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~10\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~5_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~6\);

-- Location: FF_X49_Y11_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\);

-- Location: LABCELL_X49_Y11_N6
\chenillard_pwm_adc_entity|adc_entity|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~6\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~6\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~2\);

-- Location: FF_X49_Y11_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\);

-- Location: LABCELL_X48_Y12_N27
\chenillard_pwm_adc_entity|adc_entity|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan3~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\) # (!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[7]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[10]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[8]~q\) # ((!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[6]~q\) # 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[9]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[8]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[6]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[10]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[9]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[7]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan3~0_combout\);

-- Location: LABCELL_X48_Y12_N18
\chenillard_pwm_adc_entity|adc_entity|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan3~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\ ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[12]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[14]~q\ & ( ((\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[11]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan3~0_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[11]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[13]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[12]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[14]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan3~1_combout\);

-- Location: LABCELL_X49_Y11_N36
\chenillard_pwm_adc_entity|adc_entity|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan3~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[18]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[19]~q\ & ( 
-- (((\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[17]~q\) # (\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[16]~q\)) # (\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[15]~q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|LessThan3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~1_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[15]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[16]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[17]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[18]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[19]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan3~2_combout\);

-- Location: LABCELL_X49_Y11_N9
\chenillard_pwm_adc_entity|adc_entity|Add4~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~2\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~86\);

-- Location: FF_X49_Y11_N10
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]~q\);

-- Location: LABCELL_X49_Y11_N12
\chenillard_pwm_adc_entity|adc_entity|Add4~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~82\);

-- Location: FF_X49_Y11_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]~q\);

-- Location: LABCELL_X49_Y11_N15
\chenillard_pwm_adc_entity|adc_entity|Add4~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~78\);

-- Location: FF_X49_Y11_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]~q\);

-- Location: LABCELL_X49_Y11_N18
\chenillard_pwm_adc_entity|adc_entity|Add4~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~74\);

-- Location: FF_X49_Y11_N20
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]~q\);

-- Location: LABCELL_X49_Y11_N21
\chenillard_pwm_adc_entity|adc_entity|Add4~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~102\);

-- Location: FF_X49_Y11_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]~q\);

-- Location: LABCELL_X49_Y11_N24
\chenillard_pwm_adc_entity|adc_entity|Add4~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~98\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~97_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~98\);

-- Location: FF_X49_Y11_N26
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]~q\);

-- Location: LABCELL_X49_Y11_N27
\chenillard_pwm_adc_entity|adc_entity|Add4~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~98\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~98\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~94\);

-- Location: FF_X49_Y11_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]~q\);

-- Location: LABCELL_X49_Y11_N30
\chenillard_pwm_adc_entity|adc_entity|Add4~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~94\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add4~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add4~90\);

-- Location: FF_X49_Y11_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]~q\);

-- Location: LABCELL_X49_Y11_N42
\chenillard_pwm_adc_entity|adc_entity|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan3~3_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[27]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[30]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[28]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[28]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[29]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[27]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[30]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan3~3_combout\);

-- Location: LABCELL_X49_Y11_N48
\chenillard_pwm_adc_entity|adc_entity|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan3~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[23]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[25]~q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|LessThan3~3_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[26]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~3_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[26]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[24]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[23]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[25]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan3~4_combout\);

-- Location: LABCELL_X49_Y11_N33
\chenillard_pwm_adc_entity|adc_entity|Add4~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add4~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add4~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add4~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add4~69_sumout\);

-- Location: FF_X49_Y11_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add4~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]~q\);

-- Location: LABCELL_X49_Y11_N54
\chenillard_pwm_adc_entity|adc_entity|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|LessThan3~4_combout\) # (\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[21]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[31]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|LessThan3~4_combout\) # ((\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[22]~q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|LessThan3~2_combout\) # (\chenillard_pwm_adc_entity|adc_entity|MAIN:wait_counter[20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010011111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[20]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[22]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~2_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~4_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[21]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:wait_counter[31]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\);

-- Location: MLABCELL_X47_Y11_N51
\chenillard_pwm_adc_entity|adc_entity|state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|state~10_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\ ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_between_sent~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~5_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|state~10_combout\);

-- Location: FF_X47_Y11_N52
\chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|state~10_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\);

-- Location: LABCELL_X46_Y9_N42
\chenillard_pwm_adc_entity|adc_entity|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector2~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\ & ( (!\ena~input_o\ & \chenillard_pwm_adc_entity|adc_entity|state.wait_input~q\) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_input~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector2~0_combout\);

-- Location: FF_X46_Y9_N43
\chenillard_pwm_adc_entity|adc_entity|state.wait_input\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Selector2~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.wait_input~q\);

-- Location: LABCELL_X46_Y9_N45
\chenillard_pwm_adc_entity|adc_entity|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector3~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.wait_input~q\ & ( ((!\chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\ & \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\)) 
-- # (\ena~input_o\) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|state.wait_input~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\ & \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~7_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.start_conversion~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_input~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector3~0_combout\);

-- Location: FF_X46_Y9_N47
\chenillard_pwm_adc_entity|adc_entity|state.start_conversion\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Selector3~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\);

-- Location: FF_X46_Y9_N52
\chenillard_pwm_adc_entity|adc_entity|state.send\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Selector4~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.send~q\);

-- Location: LABCELL_X46_Y9_N51
\chenillard_pwm_adc_entity|adc_entity|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector4~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.send~q\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|state.send~q\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ 
-- & \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|state.send~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|state.send~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ & \chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.start_conversion~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~7_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~7_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector4~0_combout\);

-- Location: FF_X46_Y9_N53
\chenillard_pwm_adc_entity|adc_entity|state.send~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Selector4~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.send~DUPLICATE_q\);

-- Location: LABCELL_X46_Y9_N54
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.send~DUPLICATE_q\ & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\);

-- Location: FF_X48_Y10_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[0]~q\);

-- Location: LABCELL_X48_Y10_N3
\chenillard_pwm_adc_entity|adc_entity|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~126\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~122\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~121_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~122\);

-- Location: FF_X48_Y10_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[1]~q\);

-- Location: LABCELL_X48_Y10_N6
\chenillard_pwm_adc_entity|adc_entity|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~122\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~122\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~118\);

-- Location: FF_X48_Y10_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[2]~q\);

-- Location: LABCELL_X48_Y10_N9
\chenillard_pwm_adc_entity|adc_entity|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~114\);

-- Location: FF_X48_Y10_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[3]~q\);

-- Location: LABCELL_X48_Y10_N12
\chenillard_pwm_adc_entity|adc_entity|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~110\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~109_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~110\);

-- Location: FF_X48_Y10_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[4]~q\);

-- Location: LABCELL_X48_Y10_N15
\chenillard_pwm_adc_entity|adc_entity|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~110\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~70\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~110\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~69_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~70\);

-- Location: FF_X48_Y10_N16
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]~q\);

-- Location: LABCELL_X48_Y10_N18
\chenillard_pwm_adc_entity|adc_entity|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~70\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~70\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~66\);

-- Location: FF_X48_Y10_N19
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]~q\);

-- Location: LABCELL_X48_Y10_N21
\chenillard_pwm_adc_entity|adc_entity|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~62\);

-- Location: FF_X48_Y10_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]~q\);

-- Location: LABCELL_X48_Y10_N24
\chenillard_pwm_adc_entity|adc_entity|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~58\);

-- Location: FF_X48_Y10_N25
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]~q\);

-- Location: LABCELL_X48_Y10_N27
\chenillard_pwm_adc_entity|adc_entity|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~50\);

-- Location: FF_X48_Y10_N28
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\);

-- Location: LABCELL_X48_Y10_N30
\chenillard_pwm_adc_entity|adc_entity|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~54\);

-- Location: FF_X48_Y10_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]~q\);

-- Location: LABCELL_X48_Y10_N33
\chenillard_pwm_adc_entity|adc_entity|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~86\);

-- Location: FF_X48_Y10_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]~q\);

-- Location: LABCELL_X48_Y10_N36
\chenillard_pwm_adc_entity|adc_entity|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~82\);

-- Location: FF_X48_Y10_N37
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]~q\);

-- Location: LABCELL_X48_Y10_N39
\chenillard_pwm_adc_entity|adc_entity|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~78\);

-- Location: FF_X48_Y10_N40
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]~q\);

-- Location: LABCELL_X48_Y10_N42
\chenillard_pwm_adc_entity|adc_entity|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~74\);

-- Location: FF_X48_Y10_N44
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]~q\);

-- Location: LABCELL_X48_Y10_N45
\chenillard_pwm_adc_entity|adc_entity|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~42\);

-- Location: FF_X48_Y10_N46
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]~q\);

-- Location: LABCELL_X48_Y10_N48
\chenillard_pwm_adc_entity|adc_entity|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~38\);

-- Location: FF_X48_Y10_N49
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\);

-- Location: LABCELL_X48_Y10_N51
\chenillard_pwm_adc_entity|adc_entity|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~6\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~6\);

-- Location: FF_X48_Y10_N52
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\);

-- Location: LABCELL_X48_Y10_N54
\chenillard_pwm_adc_entity|adc_entity|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~6\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~2\);

-- Location: FF_X48_Y10_N56
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]~q\);

-- Location: LABCELL_X48_Y10_N57
\chenillard_pwm_adc_entity|adc_entity|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~2\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[19]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~18\);

-- Location: FF_X48_Y10_N58
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]~q\);

-- Location: LABCELL_X48_Y9_N0
\chenillard_pwm_adc_entity|adc_entity|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[20]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~14\);

-- Location: FF_X48_Y9_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]~q\);

-- Location: LABCELL_X48_Y9_N3
\chenillard_pwm_adc_entity|adc_entity|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~34\);

-- Location: FF_X48_Y9_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]~q\);

-- Location: LABCELL_X48_Y9_N6
\chenillard_pwm_adc_entity|adc_entity|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~34\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~30\);

-- Location: FF_X48_Y9_N7
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]~q\);

-- Location: LABCELL_X48_Y9_N9
\chenillard_pwm_adc_entity|adc_entity|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~26\);

-- Location: FF_X48_Y9_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]~q\);

-- Location: LABCELL_X48_Y9_N12
\chenillard_pwm_adc_entity|adc_entity|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~22\);

-- Location: FF_X48_Y9_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]~q\);

-- Location: LABCELL_X48_Y9_N15
\chenillard_pwm_adc_entity|adc_entity|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~90\);

-- Location: FF_X48_Y9_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]~q\);

-- Location: LABCELL_X48_Y9_N18
\chenillard_pwm_adc_entity|adc_entity|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~90\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~46\);

-- Location: FF_X48_Y9_N20
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\);

-- Location: LABCELL_X48_Y9_N21
\chenillard_pwm_adc_entity|adc_entity|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~106\);

-- Location: FF_X48_Y9_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]~q\);

-- Location: LABCELL_X48_Y9_N24
\chenillard_pwm_adc_entity|adc_entity|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~106\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~102\);

-- Location: FF_X48_Y9_N26
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]~q\);

-- Location: LABCELL_X48_Y9_N27
\chenillard_pwm_adc_entity|adc_entity|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~98\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~97_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~98\);

-- Location: FF_X48_Y9_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]~q\);

-- Location: LABCELL_X48_Y9_N30
\chenillard_pwm_adc_entity|adc_entity|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~98\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add1~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~98\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add1~94\);

-- Location: FF_X48_Y9_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]~q\);

-- Location: LABCELL_X48_Y9_N33
\chenillard_pwm_adc_entity|adc_entity|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add1~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add1~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add1~9_sumout\);

-- Location: FF_X48_Y9_N34
\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add1~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\);

-- Location: LABCELL_X48_Y9_N48
\chenillard_pwm_adc_entity|adc_entity|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[23]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[24]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[21]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[22]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[24]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[21]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[22]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[23]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~0_combout\);

-- Location: LABCELL_X48_Y9_N42
\chenillard_pwm_adc_entity|adc_entity|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[29]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[25]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[27]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[30]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[27]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[30]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[28]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[29]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[25]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\);

-- Location: MLABCELL_X47_Y10_N39
\chenillard_pwm_adc_entity|adc_entity|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[12]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[11]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[14]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[13]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[11]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[14]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[13]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[12]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\);

-- Location: MLABCELL_X47_Y10_N36
\chenillard_pwm_adc_entity|adc_entity|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[8]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[7]~q\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[6]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[5]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[6]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[5]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[7]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[8]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\);

-- Location: MLABCELL_X47_Y10_N45
\chenillard_pwm_adc_entity|adc_entity|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[10]~q\ & \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan1~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[9]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[10]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~2_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[9]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\);

-- Location: LABCELL_X48_Y9_N39
\chenillard_pwm_adc_entity|adc_entity|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ & \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ & (\chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[15]~q\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ & \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan1~3_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[16]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[26]~q\ & \chenillard_pwm_adc_entity|adc_entity|LessThan1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[26]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~4_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[15]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~3_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[16]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~5_combout\);

-- Location: LABCELL_X48_Y9_N51
\chenillard_pwm_adc_entity|adc_entity|LessThan1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[19]~q\ & ( (\chenillard_pwm_adc_entity|adc_entity|LessThan1~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|LessThan1~5_combout\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[20]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~5_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[20]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[19]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\);

-- Location: MLABCELL_X47_Y9_N3
\chenillard_pwm_adc_entity|adc_entity|LessThan1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[18]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[17]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan1~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:convst_wait_after_counter[31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[18]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[31]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:convst_wait_after_counter[17]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\);

-- Location: LABCELL_X46_Y11_N27
\chenillard_pwm_adc_entity|adc_entity|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~34\);

-- Location: LABCELL_X46_Y11_N30
\chenillard_pwm_adc_entity|adc_entity|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~34\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~2\);

-- Location: FF_X45_Y10_N20
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[26]~q\);

-- Location: LABCELL_X45_Y11_N0
\chenillard_pwm_adc_entity|adc_entity|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~2\);

-- Location: FF_X45_Y11_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[0]~q\);

-- Location: LABCELL_X45_Y11_N3
\chenillard_pwm_adc_entity|adc_entity|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~2\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~6\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~6\);

-- Location: FF_X45_Y11_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[1]~q\);

-- Location: LABCELL_X45_Y11_N6
\chenillard_pwm_adc_entity|adc_entity|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~6\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~6\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~58\);

-- Location: FF_X45_Y11_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[2]~q\);

-- Location: LABCELL_X45_Y11_N9
\chenillard_pwm_adc_entity|adc_entity|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~10\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~10\);

-- Location: FF_X45_Y11_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[3]~q\);

-- Location: LABCELL_X45_Y11_N12
\chenillard_pwm_adc_entity|adc_entity|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~10\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~10\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~62\);

-- Location: FF_X45_Y11_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[4]~q\);

-- Location: LABCELL_X45_Y11_N15
\chenillard_pwm_adc_entity|adc_entity|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~14\);

-- Location: LABCELL_X45_Y11_N18
\chenillard_pwm_adc_entity|adc_entity|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~66\);

-- Location: FF_X45_Y11_N20
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[6]~q\);

-- Location: LABCELL_X45_Y11_N21
\chenillard_pwm_adc_entity|adc_entity|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~70\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~69_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~70\);

-- Location: FF_X45_Y11_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[7]~q\);

-- Location: LABCELL_X45_Y11_N24
\chenillard_pwm_adc_entity|adc_entity|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~70\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~70\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~74\);

-- Location: FF_X45_Y11_N26
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[8]~q\);

-- Location: LABCELL_X45_Y11_N27
\chenillard_pwm_adc_entity|adc_entity|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~78\);

-- Location: FF_X45_Y11_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[9]~q\);

-- Location: LABCELL_X45_Y11_N30
\chenillard_pwm_adc_entity|adc_entity|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~122\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~122\);

-- Location: FF_X45_Y11_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[10]~q\);

-- Location: LABCELL_X45_Y11_N33
\chenillard_pwm_adc_entity|adc_entity|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~122\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~122\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~126\);

-- Location: FF_X45_Y11_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[11]~q\);

-- Location: LABCELL_X45_Y11_N36
\chenillard_pwm_adc_entity|adc_entity|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~126\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~102\);

-- Location: FF_X45_Y11_N38
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[12]~q\);

-- Location: LABCELL_X45_Y11_N39
\chenillard_pwm_adc_entity|adc_entity|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~106\);

-- Location: FF_X45_Y11_N41
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[13]~q\);

-- Location: LABCELL_X45_Y11_N42
\chenillard_pwm_adc_entity|adc_entity|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~106\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~38\);

-- Location: FF_X45_Y11_N44
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[14]~q\);

-- Location: LABCELL_X45_Y11_N45
\chenillard_pwm_adc_entity|adc_entity|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~110\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~110\);

-- Location: FF_X45_Y11_N47
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[15]~q\);

-- Location: LABCELL_X45_Y11_N48
\chenillard_pwm_adc_entity|adc_entity|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~110\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~110\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~114\);

-- Location: FF_X45_Y11_N50
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[16]~q\);

-- Location: LABCELL_X45_Y11_N51
\chenillard_pwm_adc_entity|adc_entity|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~42\);

-- Location: FF_X45_Y11_N53
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[17]~q\);

-- Location: LABCELL_X45_Y11_N54
\chenillard_pwm_adc_entity|adc_entity|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~46\);

-- Location: FF_X45_Y11_N56
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[18]~q\);

-- Location: LABCELL_X45_Y11_N57
\chenillard_pwm_adc_entity|adc_entity|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[19]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~50\);

-- Location: FF_X45_Y11_N59
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[19]~q\);

-- Location: LABCELL_X45_Y10_N0
\chenillard_pwm_adc_entity|adc_entity|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[20]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~54\);

-- Location: FF_X45_Y10_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[20]~q\);

-- Location: LABCELL_X45_Y10_N3
\chenillard_pwm_adc_entity|adc_entity|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~118\);

-- Location: FF_X45_Y10_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[21]~q\);

-- Location: LABCELL_X45_Y10_N6
\chenillard_pwm_adc_entity|adc_entity|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~82\);

-- Location: FF_X45_Y10_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[22]~q\);

-- Location: LABCELL_X45_Y10_N9
\chenillard_pwm_adc_entity|adc_entity|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~86\);

-- Location: FF_X45_Y10_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[23]~q\);

-- Location: LABCELL_X45_Y10_N12
\chenillard_pwm_adc_entity|adc_entity|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~18\);

-- Location: FF_X45_Y10_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[24]~q\);

-- Location: LABCELL_X45_Y10_N15
\chenillard_pwm_adc_entity|adc_entity|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~90\);

-- Location: FF_X45_Y10_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[25]~q\);

-- Location: LABCELL_X45_Y10_N18
\chenillard_pwm_adc_entity|adc_entity|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~90\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~94\);

-- Location: FF_X45_Y10_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~q\);

-- Location: LABCELL_X45_Y10_N21
\chenillard_pwm_adc_entity|adc_entity|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~94\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~22\);

-- Location: FF_X45_Y10_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[27]~q\);

-- Location: LABCELL_X45_Y10_N24
\chenillard_pwm_adc_entity|adc_entity|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~26\);

-- Location: FF_X45_Y10_N26
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[28]~q\);

-- Location: LABCELL_X45_Y10_N27
\chenillard_pwm_adc_entity|adc_entity|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~30\);

-- Location: FF_X45_Y10_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[29]~q\);

-- Location: LABCELL_X45_Y10_N30
\chenillard_pwm_adc_entity|adc_entity|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add2~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add2~34\);

-- Location: FF_X45_Y10_N32
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[30]~q\);

-- Location: LABCELL_X45_Y10_N33
\chenillard_pwm_adc_entity|adc_entity|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:clock_count[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add2~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\);

-- Location: MLABCELL_X47_Y10_N51
\chenillard_pwm_adc_entity|adc_entity|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~3_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~125_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~121_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~3_combout\);

-- Location: MLABCELL_X47_Y10_N30
\chenillard_pwm_adc_entity|adc_entity|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal1~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\ & !\chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~101_sumout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~117_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~113_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~109_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~105_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~3_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~4_combout\);

-- Location: LABCELL_X46_Y10_N45
\chenillard_pwm_adc_entity|adc_entity|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal1~4_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\ & !\chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~93_sumout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~97_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~85_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~81_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~89_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~4_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\);

-- Location: LABCELL_X45_Y10_N48
\chenillard_pwm_adc_entity|adc_entity|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~65_sumout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Add2~77_sumout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Add2~57_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~69_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~73_sumout\ & \chenillard_pwm_adc_entity|adc_entity|Add2~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~57_sumout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~69_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~73_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~61_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~65_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~77_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~0_combout\);

-- Location: LABCELL_X45_Y10_N42
\chenillard_pwm_adc_entity|adc_entity|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~49_sumout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Add2~41_sumout\ & ( (\chenillard_pwm_adc_entity|adc_entity|Equal1~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~37_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~53_sumout\ & !\chenillard_pwm_adc_entity|adc_entity|Add2~45_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~37_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~53_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~45_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~49_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~41_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~1_combout\);

-- Location: LABCELL_X45_Y10_N36
\chenillard_pwm_adc_entity|adc_entity|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~29_sumout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Add2~33_sumout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Add2~21_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~17_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~25_sumout\ & \chenillard_pwm_adc_entity|adc_entity|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~21_sumout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~17_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~25_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~1_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~29_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~33_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\);

-- Location: LABCELL_X46_Y10_N33
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ & ( (\reset_n~input_o\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & ((\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\) # (\chenillard_pwm_adc_entity|adc_entity|Equal2~0_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ & 
-- ( \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & (\reset_n~input_o\ & \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & (\reset_n~input_o\ & 
-- \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & 
-- (\reset_n~input_o\ & \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\,
	datac => \ALT_INV_reset_n~input_o\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~5_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\);

-- Location: FF_X46_Y11_N31
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]~q\);

-- Location: LABCELL_X45_Y12_N0
\chenillard_pwm_adc_entity|adc_entity|MAIN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[30]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[6]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[4]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\);

-- Location: MLABCELL_X47_Y11_N30
\chenillard_pwm_adc_entity|adc_entity|MAIN~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~3_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[9]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[18]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[16]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[17]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[8]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[7]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~3_combout\);

-- Location: LABCELL_X46_Y9_N24
\chenillard_pwm_adc_entity|adc_entity|MAIN~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[13]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[11]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[12]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[5]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[14]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[15]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~4_combout\);

-- Location: LABCELL_X46_Y11_N42
\chenillard_pwm_adc_entity|adc_entity|MAIN~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[21]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[23]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[19]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[22]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[20]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[10]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~2_combout\);

-- Location: LABCELL_X46_Y10_N27
\chenillard_pwm_adc_entity|adc_entity|MAIN~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN~1_combout\ & (\chenillard_pwm_adc_entity|adc_entity|MAIN~3_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~3_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~4_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\);

-- Location: LABCELL_X46_Y12_N0
\chenillard_pwm_adc_entity|adc_entity|Add3~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\ ) + ( !\chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\ ) + ( !\chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_adc_sck~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~126\);

-- Location: FF_X46_Y12_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\);

-- Location: LABCELL_X46_Y11_N33
\chenillard_pwm_adc_entity|adc_entity|Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~109_sumout\);

-- Location: FF_X46_Y11_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\);

-- Location: LABCELL_X46_Y10_N21
\chenillard_pwm_adc_entity|adc_entity|MAIN~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[3]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[2]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[1]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[0]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[31]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_adc_sck~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\);

-- Location: LABCELL_X46_Y10_N6
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & \reset_n~input_o\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & \reset_n~input_o\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & \reset_n~input_o\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & \reset_n~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\,
	datad => \ALT_INV_reset_n~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~7_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~5_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\);

-- Location: FF_X45_Y11_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:clock_count[5]~q\);

-- Location: LABCELL_X46_Y10_N48
\chenillard_pwm_adc_entity|adc_entity|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal2~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\ & ( (\chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~13_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~1_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~5_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~9_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal2~0_combout\);

-- Location: MLABCELL_X47_Y10_N24
\chenillard_pwm_adc_entity|adc_entity|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~7_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~125_sumout\ & ( !\chenillard_pwm_adc_entity|adc_entity|Add2~101_sumout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Add2~121_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~105_sumout\ & !\chenillard_pwm_adc_entity|adc_entity|Add2~109_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~121_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~105_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~109_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~125_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~101_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~7_combout\);

-- Location: LABCELL_X46_Y10_N54
\chenillard_pwm_adc_entity|adc_entity|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~8_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|Add2~89_sumout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal1~7_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Add2~81_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~85_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~113_sumout\ & !\chenillard_pwm_adc_entity|adc_entity|Add2~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~81_sumout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~85_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~113_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~117_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~89_sumout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~7_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~8_combout\);

-- Location: LABCELL_X46_Y10_N0
\chenillard_pwm_adc_entity|adc_entity|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal1~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|Equal2~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~93_sumout\ & !\chenillard_pwm_adc_entity|adc_entity|Add2~97_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~93_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~97_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~8_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\);

-- Location: LABCELL_X46_Y10_N36
\chenillard_pwm_adc_entity|adc_entity|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal1~5_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal1~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|Add2~1_sumout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|Add2~5_sumout\ & (!\chenillard_pwm_adc_entity|adc_entity|Add2~13_sumout\ & \chenillard_pwm_adc_entity|adc_entity|Add2~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~1_sumout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~5_sumout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~13_sumout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add2~9_sumout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~5_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\);

-- Location: MLABCELL_X47_Y10_N54
\chenillard_pwm_adc_entity|adc_entity|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector1~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\)) # (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & (\chenillard_pwm_adc_entity|adc_entity|state.initial~DUPLICATE_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & (((!\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & !\chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ & 
-- ( !\chenillard_pwm_adc_entity|adc_entity|adc_sck~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & \chenillard_pwm_adc_entity|adc_entity|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000000001011100010100000101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal2~1_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~6_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_adc_sck~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector1~0_combout\);

-- Location: FF_X47_Y12_N59
\chenillard_pwm_adc_entity|adc_entity|adc_sck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Selector1~0_combout\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\);

-- Location: LABCELL_X46_Y12_N3
\chenillard_pwm_adc_entity|adc_entity|Add3~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~126\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~122\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~121_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~122\);

-- Location: FF_X46_Y12_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\);

-- Location: LABCELL_X46_Y12_N6
\chenillard_pwm_adc_entity|adc_entity|Add3~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~122\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~122\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~118\);

-- Location: FF_X46_Y12_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\);

-- Location: LABCELL_X46_Y12_N9
\chenillard_pwm_adc_entity|adc_entity|Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~114\);

-- Location: FF_X46_Y12_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\);

-- Location: LABCELL_X46_Y12_N12
\chenillard_pwm_adc_entity|adc_entity|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~10\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~9_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~10\);

-- Location: FF_X46_Y12_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[4]~q\);

-- Location: LABCELL_X46_Y12_N15
\chenillard_pwm_adc_entity|adc_entity|Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~10\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~10\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~94\);

-- Location: FF_X46_Y12_N16
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[5]~q\);

-- Location: LABCELL_X46_Y12_N18
\chenillard_pwm_adc_entity|adc_entity|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~94\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~6\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~5_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~6\);

-- Location: FF_X46_Y12_N19
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[6]~q\);

-- Location: LABCELL_X46_Y12_N21
\chenillard_pwm_adc_entity|adc_entity|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~6\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~6\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~74\);

-- Location: FF_X46_Y12_N22
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[7]~q\);

-- Location: LABCELL_X46_Y12_N24
\chenillard_pwm_adc_entity|adc_entity|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~70\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~69_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~70\);

-- Location: FF_X46_Y12_N25
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[8]~q\);

-- Location: LABCELL_X46_Y12_N27
\chenillard_pwm_adc_entity|adc_entity|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~70\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~70\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~62\);

-- Location: FF_X46_Y12_N28
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~q\);

-- Location: LABCELL_X46_Y12_N30
\chenillard_pwm_adc_entity|adc_entity|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~38\);

-- Location: FF_X46_Y12_N31
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[10]~q\);

-- Location: LABCELL_X46_Y12_N33
\chenillard_pwm_adc_entity|adc_entity|Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~106\);

-- Location: FF_X46_Y12_N35
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[11]~q\);

-- Location: LABCELL_X46_Y12_N36
\chenillard_pwm_adc_entity|adc_entity|Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~106\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~102\);

-- Location: FF_X46_Y12_N37
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[12]~q\);

-- Location: LABCELL_X46_Y12_N39
\chenillard_pwm_adc_entity|adc_entity|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~98\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~97_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~98\);

-- Location: FF_X46_Y12_N40
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[13]~q\);

-- Location: LABCELL_X46_Y12_N42
\chenillard_pwm_adc_entity|adc_entity|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~98\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~98\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~90\);

-- Location: FF_X46_Y12_N44
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[14]~q\);

-- Location: LABCELL_X46_Y12_N45
\chenillard_pwm_adc_entity|adc_entity|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~90\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~86\);

-- Location: FF_X46_Y12_N46
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[15]~q\);

-- Location: LABCELL_X46_Y12_N48
\chenillard_pwm_adc_entity|adc_entity|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~82\);

-- Location: FF_X46_Y12_N49
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[16]~q\);

-- Location: LABCELL_X46_Y12_N51
\chenillard_pwm_adc_entity|adc_entity|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~78\);

-- Location: FF_X46_Y12_N52
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[17]~q\);

-- Location: LABCELL_X46_Y12_N54
\chenillard_pwm_adc_entity|adc_entity|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~66\);

-- Location: FF_X46_Y12_N56
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[18]~q\);

-- Location: LABCELL_X46_Y12_N57
\chenillard_pwm_adc_entity|adc_entity|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[19]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~42\);

-- Location: FF_X46_Y12_N58
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[19]~q\);

-- Location: LABCELL_X46_Y11_N0
\chenillard_pwm_adc_entity|adc_entity|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[20]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~46\);

-- Location: FF_X46_Y11_N2
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[20]~q\);

-- Location: LABCELL_X46_Y11_N3
\chenillard_pwm_adc_entity|adc_entity|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~50\);

-- Location: FF_X46_Y11_N5
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[21]~q\);

-- Location: LABCELL_X46_Y11_N6
\chenillard_pwm_adc_entity|adc_entity|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~54\);

-- Location: FF_X46_Y11_N8
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[22]~q\);

-- Location: LABCELL_X46_Y11_N9
\chenillard_pwm_adc_entity|adc_entity|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~58\);

-- Location: FF_X46_Y11_N11
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[23]~q\);

-- Location: LABCELL_X46_Y11_N12
\chenillard_pwm_adc_entity|adc_entity|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~14\);

-- Location: FF_X46_Y11_N14
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]~q\);

-- Location: LABCELL_X46_Y11_N15
\chenillard_pwm_adc_entity|adc_entity|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~18\);

-- Location: FF_X46_Y11_N17
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]~q\);

-- Location: LABCELL_X46_Y11_N18
\chenillard_pwm_adc_entity|adc_entity|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~22\);

-- Location: FF_X46_Y11_N20
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]~q\);

-- Location: LABCELL_X46_Y11_N21
\chenillard_pwm_adc_entity|adc_entity|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~26\);

-- Location: FF_X46_Y11_N23
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]~q\);

-- Location: LABCELL_X46_Y11_N24
\chenillard_pwm_adc_entity|adc_entity|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add3~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add3~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add3~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add3~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add3~30\);

-- Location: FF_X46_Y11_N26
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]~q\);

-- Location: FF_X46_Y11_N29
\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Add3~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]~q\);

-- Location: LABCELL_X46_Y11_N48
\chenillard_pwm_adc_entity|adc_entity|MAIN~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[27]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[26]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[29]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[24]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[28]~q\ & !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[29]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[24]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[28]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[25]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[27]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[26]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~1_combout\);

-- Location: LABCELL_X46_Y10_N15
\chenillard_pwm_adc_entity|adc_entity|MAIN~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN~3_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~2_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|MAIN~1_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|MAIN~5_combout\ & (\chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\ & \chenillard_pwm_adc_entity|adc_entity|MAIN~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~1_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~5_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~4_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~3_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\);

-- Location: LABCELL_X46_Y10_N51
\chenillard_pwm_adc_entity|adc_entity|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector5~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ & \chenillard_pwm_adc_entity|adc_entity|state.send~q\) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & ( ((\chenillard_pwm_adc_entity|adc_entity|LessThan1~7_combout\ & \chenillard_pwm_adc_entity|adc_entity|state.send~q\)) # (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan1~7_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.send~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector5~0_combout\);

-- Location: FF_X46_Y10_N53
\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Selector5~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\);

-- Location: MLABCELL_X47_Y11_N39
\chenillard_pwm_adc_entity|adc_entity|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector6~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|LessThan3~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000001111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan3~5_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_between_sent~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector6~0_combout\);

-- Location: FF_X47_Y11_N41
\chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|Selector6~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\);

-- Location: MLABCELL_X47_Y11_N45
\chenillard_pwm_adc_entity|adc_entity|outputs[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|state.wait_between_sent~q\ & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_between_sent~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\);

-- Location: MLABCELL_X50_Y14_N0
\chenillard_pwm_adc_entity|adc_entity|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~6\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~5_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~6\);

-- Location: FF_X49_Y14_N34
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~q\);

-- Location: MLABCELL_X50_Y14_N9
\chenillard_pwm_adc_entity|adc_entity|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~10\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~10\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~14\);

-- Location: MLABCELL_X50_Y14_N12
\chenillard_pwm_adc_entity|adc_entity|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~114\);

-- Location: FF_X50_Y14_N20
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]~q\);

-- Location: MLABCELL_X50_Y14_N15
\chenillard_pwm_adc_entity|adc_entity|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~110\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~109_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~110\);

-- Location: FF_X50_Y14_N2
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]~q\);

-- Location: MLABCELL_X50_Y14_N18
\chenillard_pwm_adc_entity|adc_entity|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~110\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~110\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~106\);

-- Location: FF_X50_Y14_N44
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]~q\);

-- Location: MLABCELL_X50_Y14_N21
\chenillard_pwm_adc_entity|adc_entity|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~106\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~30\);

-- Location: FF_X50_Y14_N11
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]~q\);

-- Location: MLABCELL_X50_Y14_N24
\chenillard_pwm_adc_entity|adc_entity|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~26\);

-- Location: FF_X50_Y14_N32
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]~q\);

-- Location: MLABCELL_X50_Y14_N27
\chenillard_pwm_adc_entity|adc_entity|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~22\);

-- Location: FF_X50_Y14_N23
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]~q\);

-- Location: MLABCELL_X50_Y14_N30
\chenillard_pwm_adc_entity|adc_entity|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~18\);

-- Location: FF_X49_Y14_N28
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]~q\);

-- Location: MLABCELL_X50_Y14_N33
\chenillard_pwm_adc_entity|adc_entity|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~54\);

-- Location: FF_X49_Y14_N35
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~DUPLICATE_q\);

-- Location: MLABCELL_X50_Y14_N36
\chenillard_pwm_adc_entity|adc_entity|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~50\);

-- Location: FF_X50_Y14_N14
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]~q\);

-- Location: MLABCELL_X50_Y14_N39
\chenillard_pwm_adc_entity|adc_entity|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~46\);

-- Location: FF_X50_Y14_N56
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]~q\);

-- Location: MLABCELL_X50_Y14_N42
\chenillard_pwm_adc_entity|adc_entity|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~42\);

-- Location: FF_X50_Y13_N38
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]~q\);

-- Location: MLABCELL_X50_Y14_N45
\chenillard_pwm_adc_entity|adc_entity|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~38\);

-- Location: FF_X50_Y14_N8
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]~q\);

-- Location: MLABCELL_X50_Y14_N48
\chenillard_pwm_adc_entity|adc_entity|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~118\);

-- Location: FF_X50_Y13_N59
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~q\);

-- Location: MLABCELL_X50_Y14_N51
\chenillard_pwm_adc_entity|adc_entity|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~34\);

-- Location: FF_X50_Y14_N38
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]~q\);

-- Location: LABCELL_X49_Y14_N9
\chenillard_pwm_adc_entity|adc_entity|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[17]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[14]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[11]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[13]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[12]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[11]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[13]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[12]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[15]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[17]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[14]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~2_combout\);

-- Location: MLABCELL_X50_Y14_N54
\chenillard_pwm_adc_entity|adc_entity|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~34\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~78\);

-- Location: FF_X50_Y13_N44
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]~q\);

-- Location: MLABCELL_X50_Y14_N57
\chenillard_pwm_adc_entity|adc_entity|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[19]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~74\);

-- Location: FF_X50_Y14_N41
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]~q\);

-- Location: MLABCELL_X50_Y13_N0
\chenillard_pwm_adc_entity|adc_entity|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~DUPLICATE_q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~70\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~DUPLICATE_q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[20]~DUPLICATE_q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~69_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~70\);

-- Location: FF_X50_Y13_N49
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~DUPLICATE_q\);

-- Location: MLABCELL_X50_Y13_N3
\chenillard_pwm_adc_entity|adc_entity|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~70\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~70\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~66\);

-- Location: LABCELL_X49_Y13_N36
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add7~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add7~65_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~feeder_combout\);

-- Location: FF_X49_Y13_N37
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~q\);

-- Location: MLABCELL_X50_Y13_N6
\chenillard_pwm_adc_entity|adc_entity|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~62\);

-- Location: FF_X50_Y13_N46
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]~q\);

-- Location: MLABCELL_X50_Y13_N9
\chenillard_pwm_adc_entity|adc_entity|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~58\);

-- Location: FF_X50_Y13_N35
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]~q\);

-- Location: MLABCELL_X50_Y13_N12
\chenillard_pwm_adc_entity|adc_entity|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~102\);

-- Location: FF_X50_Y13_N26
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]~q\);

-- Location: MLABCELL_X50_Y13_N15
\chenillard_pwm_adc_entity|adc_entity|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~98\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~97_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~98\);

-- Location: FF_X50_Y13_N32
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]~q\);

-- Location: MLABCELL_X50_Y13_N18
\chenillard_pwm_adc_entity|adc_entity|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~98\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~98\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~94\);

-- Location: FF_X50_Y13_N53
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]~q\);

-- Location: MLABCELL_X50_Y13_N21
\chenillard_pwm_adc_entity|adc_entity|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~94\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~90\);

-- Location: FF_X50_Y13_N17
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]~q\);

-- Location: MLABCELL_X50_Y13_N24
\chenillard_pwm_adc_entity|adc_entity|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~90\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~86\);

-- Location: FF_X50_Y13_N29
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]~q\);

-- Location: MLABCELL_X50_Y13_N27
\chenillard_pwm_adc_entity|adc_entity|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~82\);

-- Location: FF_X50_Y13_N56
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]~q\);

-- Location: MLABCELL_X50_Y13_N30
\chenillard_pwm_adc_entity|adc_entity|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~126\);

-- Location: FF_X50_Y13_N5
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]~q\);

-- Location: MLABCELL_X50_Y13_N33
\chenillard_pwm_adc_entity|adc_entity|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~121_sumout\);

-- Location: FF_X50_Y13_N41
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[31]~q\);

-- Location: FF_X50_Y13_N58
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~DUPLICATE_q\);

-- Location: MLABCELL_X50_Y13_N51
\chenillard_pwm_adc_entity|adc_entity|Equal3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~5_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[5]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[16]~DUPLICATE_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[30]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[6]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[4]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[30]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[6]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[4]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[31]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[5]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[16]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~5_combout\);

-- Location: LABCELL_X49_Y14_N48
\chenillard_pwm_adc_entity|adc_entity|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[9]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[10]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[8]~q\ & !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[8]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[7]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[9]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[10]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~1_combout\);

-- Location: FF_X50_Y13_N50
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~q\);

-- Location: MLABCELL_X50_Y13_N45
\chenillard_pwm_adc_entity|adc_entity|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~3_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[22]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[23]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[21]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[18]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[19]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[21]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[18]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[19]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[20]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[22]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[23]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~3_combout\);

-- Location: MLABCELL_X50_Y13_N39
\chenillard_pwm_adc_entity|adc_entity|Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[29]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[27]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[28]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[25]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[24]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[28]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[25]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[24]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[26]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[29]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[27]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~4_combout\);

-- Location: MLABCELL_X50_Y13_N54
\chenillard_pwm_adc_entity|adc_entity|Equal3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal3~3_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|Equal3~4_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|Equal3~2_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|Equal3~5_combout\ & (\chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\ & \chenillard_pwm_adc_entity|adc_entity|Equal3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~2_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~5_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~1_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~3_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~4_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\);

-- Location: FF_X50_Y14_N26
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\);

-- Location: MLABCELL_X50_Y14_N3
\chenillard_pwm_adc_entity|adc_entity|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~6\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~6\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~2\);

-- Location: FF_X50_Y14_N17
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\);

-- Location: MLABCELL_X50_Y14_N6
\chenillard_pwm_adc_entity|adc_entity|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add7~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~2\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add7~10\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add7~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add7~9_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add7~10\);

-- Location: FF_X50_Y14_N29
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\);

-- Location: FF_X50_Y14_N50
\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add7~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\);

-- Location: LABCELL_X51_Y14_N6
\chenillard_pwm_adc_entity|adc_entity|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\);

-- Location: IOIBUF_X15_Y0_N35
\adc_sdo~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_sdo,
	o => \adc_sdo~input_o\);

-- Location: LABCELL_X51_Y13_N27
\chenillard_pwm_adc_entity|adc_entity|rx_data[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[0]~7_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(0) & ( \chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\ ) ) # ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(0) & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\) # (\adc_sdo~input_o\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|rx_data\(0) & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|Equal3~6_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|Equal3~0_combout\ & \adc_sdo~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~0_combout\,
	datac => \ALT_INV_adc_sdo~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(0),
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal3~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[0]~7_combout\);

-- Location: FF_X50_Y13_N11
\chenillard_pwm_adc_entity|adc_entity|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[0]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(0));

-- Location: LABCELL_X49_Y14_N54
\chenillard_pwm_adc_entity|adc_entity|rx_data[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~6_combout\ = ( \adc_sdo~input_o\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(1) ) ) # ( !\adc_sdo~input_o\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(1) & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\) # (((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\)) ) ) ) # ( \adc_sdo~input_o\ & ( !\chenillard_pwm_adc_entity|adc_entity|rx_data\(1) & ( (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	datae => \ALT_INV_adc_sdo~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(1),
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~6_combout\);

-- Location: LABCELL_X48_Y12_N0
\chenillard_pwm_adc_entity|adc_entity|rx_data[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~feeder_combout\ = \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[1]~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~feeder_combout\);

-- Location: FF_X48_Y12_N2
\chenillard_pwm_adc_entity|adc_entity|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|rx_data[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(1));

-- Location: LABCELL_X49_Y14_N39
\chenillard_pwm_adc_entity|adc_entity|rx_data[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[2]~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(2) 
-- ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|rx_data\(2))))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & (\adc_sdo~input_o\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ((\chenillard_pwm_adc_entity|adc_entity|rx_data\(2)))))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(2) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_adc_sdo~input_o\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(2),
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[2]~5_combout\);

-- Location: FF_X48_Y12_N32
\chenillard_pwm_adc_entity|adc_entity|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[2]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(2));

-- Location: LABCELL_X49_Y14_N30
\chenillard_pwm_adc_entity|adc_entity|rx_data[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[3]~4_combout\ = ( \adc_sdo~input_o\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\))) # (\chenillard_pwm_adc_entity|adc_entity|rx_data\(3)) ) ) ) # ( !\adc_sdo~input_o\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( (\chenillard_pwm_adc_entity|adc_entity|rx_data\(3) & (((\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\)) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\))) ) ) ) # ( \adc_sdo~input_o\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|rx_data\(3) ) ) ) # ( !\adc_sdo~input_o\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000011111111000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(3),
	datae => \ALT_INV_adc_sdo~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[3]~4_combout\);

-- Location: FF_X48_Y12_N5
\chenillard_pwm_adc_entity|adc_entity|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[3]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(3));

-- Location: LABCELL_X49_Y14_N15
\chenillard_pwm_adc_entity|adc_entity|rx_data[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~8_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(4) & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ ) ) # ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(4) & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\) # ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\) # (\adc_sdo~input_o\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|rx_data\(4) & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (\adc_sdo~input_o\ & \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111110111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datac => \ALT_INV_adc_sdo~input_o\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(4),
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~8_combout\);

-- Location: LABCELL_X48_Y14_N9
\chenillard_pwm_adc_entity|adc_entity|rx_data[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~feeder_combout\ = \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[4]~8_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~feeder_combout\);

-- Location: FF_X48_Y14_N11
\chenillard_pwm_adc_entity|adc_entity|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|rx_data[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(4));

-- Location: LABCELL_X51_Y14_N0
\chenillard_pwm_adc_entity|adc_entity|rx_data[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[5]~9_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & (\adc_sdo~input_o\)) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|rx_data\(5)))))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (((\chenillard_pwm_adc_entity|adc_entity|rx_data\(5))))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(5) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(5) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110010000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datab => \ALT_INV_adc_sdo~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(5),
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[5]~9_combout\);

-- Location: FF_X48_Y12_N38
\chenillard_pwm_adc_entity|adc_entity|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[5]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(5));

-- Location: LABCELL_X49_Y14_N18
\chenillard_pwm_adc_entity|adc_entity|rx_data[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[6]~11_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|rx_data\(6) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(6) ) 
-- ) ) # ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(6) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|rx_data\(6))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (\chenillard_pwm_adc_entity|adc_entity|rx_data\(6))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ((\adc_sdo~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(6),
	datab => \ALT_INV_adc_sdo~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[6]~11_combout\);

-- Location: FF_X48_Y12_N17
\chenillard_pwm_adc_entity|adc_entity|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[6]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(6));

-- Location: LABCELL_X51_Y14_N21
\chenillard_pwm_adc_entity|adc_entity|rx_data[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[7]~10_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|rx_data\(7) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(7) ) 
-- ) ) # ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(7) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|rx_data\(7))))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & (\adc_sdo~input_o\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ((\chenillard_pwm_adc_entity|adc_entity|rx_data\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datab => \ALT_INV_adc_sdo~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(7),
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[7]~10_combout\);

-- Location: FF_X48_Y12_N50
\chenillard_pwm_adc_entity|adc_entity|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[7]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(7));

-- Location: LABCELL_X49_Y14_N42
\chenillard_pwm_adc_entity|adc_entity|rx_data[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(8) 
-- ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(8) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (\chenillard_pwm_adc_entity|adc_entity|rx_data\(8))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ((\adc_sdo~input_o\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & (\chenillard_pwm_adc_entity|adc_entity|rx_data\(8))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010011010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(8),
	datab => \ALT_INV_adc_sdo~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~3_combout\);

-- Location: LABCELL_X48_Y12_N54
\chenillard_pwm_adc_entity|adc_entity|rx_data[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~feeder_combout\ = \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[8]~3_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~feeder_combout\);

-- Location: FF_X48_Y12_N56
\chenillard_pwm_adc_entity|adc_entity|rx_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|rx_data[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(8));

-- Location: LABCELL_X51_Y14_N36
\chenillard_pwm_adc_entity|adc_entity|rx_data[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(9) 
-- ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(9) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ((\adc_sdo~input_o\))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (\chenillard_pwm_adc_entity|adc_entity|rx_data\(9))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & (\chenillard_pwm_adc_entity|adc_entity|rx_data\(9))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000100111011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(9),
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datad => \ALT_INV_adc_sdo~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~2_combout\);

-- Location: LABCELL_X48_Y12_N57
\chenillard_pwm_adc_entity|adc_entity|rx_data[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data[9]~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~feeder_combout\);

-- Location: FF_X48_Y12_N59
\chenillard_pwm_adc_entity|adc_entity|rx_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|rx_data[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(9));

-- Location: LABCELL_X49_Y14_N24
\chenillard_pwm_adc_entity|adc_entity|rx_data[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[10]~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|rx_data\(10) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & (\adc_sdo~input_o\)) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|rx_data\(10)))))) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & (((\chenillard_pwm_adc_entity|adc_entity|rx_data\(10))))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(10) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100100111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	datab => \ALT_INV_adc_sdo~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(10),
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[10]~1_combout\);

-- Location: FF_X48_Y12_N14
\chenillard_pwm_adc_entity|adc_entity|rx_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[10]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(10));

-- Location: LABCELL_X49_Y14_N3
\chenillard_pwm_adc_entity|adc_entity|rx_data[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|rx_data[11]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|rx_data\(11) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(11) 
-- ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(11) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[2]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[3]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & (\adc_sdo~input_o\)) # (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[0]~q\ & ((\chenillard_pwm_adc_entity|adc_entity|rx_data\(11)))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|DATA_READ:read_counter[1]~q\ & (((\chenillard_pwm_adc_entity|adc_entity|rx_data\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[1]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[0]~q\,
	datac => \ALT_INV_adc_sdo~input_o\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(11),
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[2]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_READ:read_counter[3]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|rx_data[11]~0_combout\);

-- Location: FF_X48_Y12_N23
\chenillard_pwm_adc_entity|adc_entity|rx_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|adc_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data[11]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|rx_data\(11));

-- Location: DSP_X52_Y15_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 11,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_ACLR_bus\,
	clk => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_CLK_bus\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_ENA_bus\,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_RESULTA_bus\);

-- Location: DSP_X52_Y17_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 11,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 13,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 9,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_AY_bus\,
	bx => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_BX_bus\,
	by => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_BY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_RESULTA_bus\);

-- Location: LABCELL_X51_Y17_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27)) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28)) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28)) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27)) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000100010001100100011001100111011001110111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(27),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(28),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(26),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~662\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~663\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~664\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29_combout\);

-- Location: MLABCELL_X50_Y17_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~110\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~126\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(29),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~110\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~125_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~126\);

-- Location: FF_X50_Y17_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29));

-- Location: MLABCELL_X50_Y17_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~126\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~122\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(30),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~126\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~121_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~122\);

-- Location: FF_X50_Y17_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30));

-- Location: MLABCELL_X50_Y17_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(31),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~122\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~1_sumout\);

-- Location: FF_X50_Y17_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add5~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31));

-- Location: LABCELL_X53_Y17_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000010100000101001010000010100000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(29),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(30),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~666\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~665\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\);

-- Location: LABCELL_X53_Y17_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(29) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~666\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~665\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010100000101000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(29),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(30),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~666\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~665\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\);

-- Location: LABCELL_X51_Y17_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\)))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~663\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~664\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(27) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(28) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(26) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~662\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(27),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(28),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(26),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~662\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~663\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~664\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\);

-- Location: LABCELL_X51_Y17_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(25),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(24),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~661\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~660\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\);

-- Location: LABCELL_X51_Y17_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000010100000000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(22),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(23),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~658\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~659\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~23_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24_combout\);

-- Location: LABCELL_X51_Y15_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~17_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010100000111110101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(16),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(15),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~338\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~337\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~17_combout\);

-- Location: LABCELL_X53_Y15_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(13),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(12),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~334\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~335\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\);

-- Location: LABCELL_X51_Y15_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~335\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(13) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(12) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~334\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(13),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(12),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~334\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~335\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13_combout\);

-- Location: LABCELL_X51_Y15_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~337\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(15) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(16) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~338\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(15),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(16),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~338\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~337\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15_combout\);

-- Location: LABCELL_X51_Y15_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(9),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~331\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~330\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8_combout\);

-- Location: LABCELL_X51_Y15_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~7_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\ & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101010100001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~329\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~328\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~7_combout\);

-- Location: LABCELL_X51_Y15_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010100000111110101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(11),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(10),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~333\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~332\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\);

-- Location: LABCELL_X51_Y15_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~332\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(10) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(11) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~333\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(10),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(11),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~333\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~332\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\);

-- Location: LABCELL_X51_Y15_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(8) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~330\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(9) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~331\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010100000111110101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~331\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~330\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\);

-- Location: LABCELL_X51_Y15_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011000000111111001100000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(5),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~327\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~326\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\);

-- Location: LABCELL_X51_Y15_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3)) # 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~324\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~325\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2_combout\);

-- Location: LABCELL_X51_Y15_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~328\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(6) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~329\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~329\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~328\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\);

-- Location: LABCELL_X51_Y15_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~325\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~324\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~324\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~325\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~1_combout\);

-- Location: LABCELL_X51_Y15_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~323\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(1)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_resulta\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(0))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~323\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~322_resulta\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(0) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000011111111010100001111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~322_resulta\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~323\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\);

-- Location: LABCELL_X51_Y15_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~326\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(4) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(5) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~327\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(4),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(5),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~327\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~326\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\);

-- Location: LABCELL_X51_Y15_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\ & (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~1_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2_combout\)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\ & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~2_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~0_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~3_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000111000001110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~4_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~5_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~1_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\);

-- Location: LABCELL_X51_Y15_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~9_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~11_combout\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~8_combout\) # 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~7_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100000000000011110000101000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~8_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~7_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~11_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~10_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~9_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12_combout\);

-- Location: LABCELL_X51_Y15_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~16_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~15_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~12_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14) & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~336\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(14)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~13_combout\) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010011011101110100000000000000000100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~336\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(14),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~14_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~13_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~15_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~12_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~16_combout\);

-- Location: LABCELL_X51_Y17_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011000000111111001100000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(19),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(20),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~656\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~655\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\);

-- Location: LABCELL_X51_Y17_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000011011100110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~339\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(18),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(17),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~mult_hlmac_resulta\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19_combout\);

-- Location: LABCELL_X51_Y17_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~mult_hlmac_resulta\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(18) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~339\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~339\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(18),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(17),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~mult_hlmac_resulta\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\);

-- Location: LABCELL_X51_Y17_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~655\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(19) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(20) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~656\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(20),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(19),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~656\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~655\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\);

-- Location: LABCELL_X51_Y17_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~17_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~16_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\ & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~19_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\ ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~18_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~20_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~17_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~16_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~21_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~19_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~18_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~20_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22_combout\);

-- Location: LABCELL_X51_Y17_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(24) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~660\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(25) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~661\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000010100000111110101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(24),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(25),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~661\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~660\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25_combout\);

-- Location: LABCELL_X51_Y17_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22))))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~659\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~25_combout\ & ( 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~658\) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~23_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(22)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111111111110100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(23),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~658\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(22),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~23_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~659\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~25_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\);

-- Location: LABCELL_X51_Y17_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~657\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24_combout\ & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~24_combout\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~22_combout\) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~657\)))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\ ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(21) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~26_combout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~27_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011000000010000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~657\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~27_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~24_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~22_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(21),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~26_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\);

-- Location: LABCELL_X51_Y17_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\)) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~31_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~28_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29_combout\) # 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|delay_count\(31) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Mult0~667\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~29_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011111110000000001100110011000000111111000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~29_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_delay_count\(31),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~30_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Mult0~667\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~31_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~28_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\);

-- Location: MLABCELL_X50_Y17_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\ ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.go_state~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.wait_state~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~32_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector1~0_combout\);

-- Location: MLABCELL_X50_Y17_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~0_combout\ = ( !\reset_n~input_o\ & ( \ena~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ena~input_o\,
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~0_combout\);

-- Location: FF_X50_Y17_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector1~0_combout\,
	clrn => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~0_combout\,
	ena => \ena~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\);

-- Location: LABCELL_X23_Y28_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~6\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~6\);

-- Location: MLABCELL_X19_Y27_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( (\ena~input_o\ & \reset_n~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datad => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\);

-- Location: FF_X23_Y28_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0));

-- Location: LABCELL_X23_Y28_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~14\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~14\);

-- Location: FF_X23_Y28_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1));

-- Location: LABCELL_X23_Y28_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~10\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~10\);

-- Location: FF_X23_Y28_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2));

-- Location: LABCELL_X23_Y28_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~2\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~2\);

-- Location: FF_X23_Y28_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3));

-- Location: LABCELL_X23_Y28_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~2\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~46\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~45_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~46\);

-- Location: FF_X23_Y28_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4));

-- Location: LABCELL_X23_Y28_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~46\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~42\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~46\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~41_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~42\);

-- Location: FF_X23_Y28_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~41_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5));

-- Location: LABCELL_X23_Y28_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~42\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~38\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~42\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~37_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~38\);

-- Location: FF_X23_Y28_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~37_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6));

-- Location: LABCELL_X23_Y28_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~38\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~34\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~38\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~34\);

-- Location: FF_X23_Y28_N23
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~33_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7));

-- Location: LABCELL_X23_Y28_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~30\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~29_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~30\);

-- Location: FF_X23_Y28_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8));

-- Location: LABCELL_X23_Y28_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~50\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~30\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~49_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~50\);

-- Location: FF_X23_Y28_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~49_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9));

-- Location: LABCELL_X23_Y28_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~50\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~54\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(10),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~50\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~53_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~54\);

-- Location: FF_X23_Y28_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10));

-- Location: LABCELL_X23_Y28_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~54\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~58\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(11),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~54\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~57_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~58\);

-- Location: FF_X23_Y28_N35
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~57_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11));

-- Location: LABCELL_X23_Y28_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~58\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~62\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(12),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~58\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~61_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~62\);

-- Location: FF_X23_Y28_N38
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12));

-- Location: LABCELL_X23_Y28_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~62\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~66\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(13),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~62\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~65_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~66\);

-- Location: FF_X23_Y28_N41
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13));

-- Location: LABCELL_X23_Y28_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~66\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~70\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(14),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~66\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~69_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~70\);

-- Location: FF_X23_Y28_N44
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14));

-- Location: LABCELL_X23_Y28_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~70\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~86\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(15),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~70\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~85_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~86\);

-- Location: FF_X23_Y28_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15));

-- Location: LABCELL_X23_Y28_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~86\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~90\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(16),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~86\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~89_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~90\);

-- Location: FF_X23_Y28_N50
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16));

-- Location: LABCELL_X23_Y28_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~90\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~94\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(17),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~90\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~93_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~94\);

-- Location: FF_X23_Y28_N53
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17));

-- Location: LABCELL_X23_Y28_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~94\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~98\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(18),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~94\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~97_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~98\);

-- Location: FF_X23_Y28_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18));

-- Location: LABCELL_X23_Y28_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~98\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~74\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(19),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~98\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~73_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~74\);

-- Location: FF_X23_Y28_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19));

-- Location: LABCELL_X23_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~74\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~78\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(20),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~74\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~77_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~78\);

-- Location: FF_X23_Y27_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20));

-- Location: LABCELL_X23_Y27_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~78\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~82\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(21),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~78\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~81_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~82\);

-- Location: FF_X23_Y27_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~81_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21));

-- Location: LABCELL_X23_Y27_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~82\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~114\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(22),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~82\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~113_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~114\);

-- Location: FF_X23_Y27_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22));

-- Location: LABCELL_X23_Y27_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~114\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~118\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(23),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~114\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~117_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~118\);

-- Location: FF_X23_Y27_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23));

-- Location: LABCELL_X23_Y27_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~118\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~122\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(24),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~118\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~121_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~122\);

-- Location: FF_X23_Y27_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~121_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24));

-- Location: LABCELL_X23_Y27_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~122\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~126\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(25),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~122\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~125_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~126\);

-- Location: FF_X23_Y27_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25));

-- Location: LABCELL_X23_Y27_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~126\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~102\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(26),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~126\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~101_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~102\);

-- Location: FF_X23_Y27_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26));

-- Location: LABCELL_X23_Y27_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~102\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~106\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(27),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~102\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~105_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~106\);

-- Location: FF_X23_Y27_N23
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~105_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27));

-- Location: LABCELL_X23_Y27_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~106\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~110\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(28),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~106\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~109_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~110\);

-- Location: FF_X23_Y27_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28));

-- Location: LABCELL_X23_Y27_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~110\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~26\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(29),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~110\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~26\);

-- Location: FF_X23_Y27_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29));

-- Location: LABCELL_X23_Y27_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~22\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(30),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~22\);

-- Location: FF_X23_Y27_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30));

-- Location: LABCELL_X23_Y27_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(31),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~17_sumout\);

-- Location: FF_X23_Y27_N35
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add2~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31));

-- Location: LABCELL_X22_Y27_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~4_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(30),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(5),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(29),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(6),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~4_combout\);

-- Location: LABCELL_X23_Y27_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~2_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(26),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(28),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(27),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(25),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~2_combout\);

-- Location: LABCELL_X23_Y27_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(24),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(23),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(22),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\);

-- Location: LABCELL_X23_Y26_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~5_combout\);

-- Location: LABCELL_X22_Y26_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~6_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14) & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(10),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(14),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(11),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(13),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(12),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~6_combout\);

-- Location: LABCELL_X23_Y26_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~5_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~6_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~5_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(8),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\);

-- Location: LABCELL_X22_Y27_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~0_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(16),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(20),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(21),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(15),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~0_combout\);

-- Location: LABCELL_X22_Y27_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(17),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(18),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(19),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\);

-- Location: LABCELL_X23_Y27_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~7_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(31),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~3_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~7_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\);

-- Location: MLABCELL_X50_Y17_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector0~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\ ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.wait_state~q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan3~32_combout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.wait_state~q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~8_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan3~32_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector0~0_combout\);

-- Location: FF_X50_Y17_N44
\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Selector0~0_combout\,
	clrn => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~0_combout\,
	ena => \ena~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\);

-- Location: MLABCELL_X50_Y17_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|state~7_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~8_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|state~7_combout\);

-- Location: FF_X50_Y17_N50
\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|state~7_combout\,
	clrn => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~0_combout\,
	ena => \ena~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\);

-- Location: LABCELL_X22_Y26_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\ & ( (\ena~input_o\ & \reset_n~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datad => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.go_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\);

-- Location: FF_X22_Y28_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4));

-- Location: LABCELL_X22_Y28_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~6\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~6\);

-- Location: FF_X22_Y28_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0));

-- Location: LABCELL_X22_Y28_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~18\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~6\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(1),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~18\);

-- Location: FF_X22_Y28_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1));

-- Location: LABCELL_X22_Y28_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~22\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~22\);

-- Location: FF_X22_Y28_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2));

-- Location: LABCELL_X22_Y28_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~10\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~10\);

-- Location: FF_X22_Y28_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3));

-- Location: LABCELL_X22_Y28_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~14\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~14\);

-- Location: LABCELL_X22_Y26_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\ ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~5_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~9_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~5_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0_combout\);

-- Location: LABCELL_X22_Y26_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~21_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.go_state~q\ & (\reset_n~input_o\ & (\ena~input_o\ & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.go_state~q\,
	datab => \ALT_INV_reset_n~input_o\,
	datac => \ALT_INV_ena~input_o\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~17_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~21_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1_combout\);

-- Location: FF_X22_Y28_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6));

-- Location: LABCELL_X22_Y28_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~26\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~26\);

-- Location: FF_X22_Y28_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5));

-- Location: LABCELL_X22_Y28_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~30\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~30\);

-- Location: FF_X22_Y28_N23
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7));

-- Location: LABCELL_X22_Y28_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~34\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~30\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~30\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~34\);

-- Location: FF_X22_Y28_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8));

-- Location: LABCELL_X22_Y28_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~38\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~34\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~38\);

-- Location: LABCELL_X22_Y26_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~25_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~29_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~33_sumout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~29_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~37_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~25_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\);

-- Location: LABCELL_X22_Y26_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\ & ( 
-- (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0_combout\)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~13_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~0_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~1_combout\))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000100000001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~13_sumout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add3~1_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~1_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~3_combout\);

-- Location: FF_X22_Y26_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\);

-- Location: LABCELL_X22_Y28_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~38\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\);

-- Location: FF_X22_Y28_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add3~1_sumout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9));

-- Location: LABCELL_X22_Y28_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0)) ) + ( !VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~38\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0)) ) + ( !VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~39\ = SHARE((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	cin => GND,
	sharein => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~38\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~39\);

-- Location: LABCELL_X22_Y28_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~39\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~38\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~39\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~38\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~35\ = SHARE((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~38\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~39\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~34\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~35\);

-- Location: LABCELL_X22_Y28_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~35\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~30\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~35\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~31\ = SHARE((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~34\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~35\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~30\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~31\);

-- Location: LABCELL_X22_Y28_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~31\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~31\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~15\ = SHARE((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~30\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~31\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~14\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~15\);

-- Location: LABCELL_X22_Y28_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~15\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~15\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~19\ = SHARE((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(4),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~14\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~15\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~18\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~19\);

-- Location: LABCELL_X22_Y28_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~19\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~19\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~23\ = SHARE((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(5),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~18\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~19\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~22\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~23\);

-- Location: LABCELL_X22_Y28_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~23\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~23\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~27\ = SHARE((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~22\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~23\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~26\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~27\);

-- Location: LABCELL_X22_Y28_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~27\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~27\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~7\ = SHARE((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~26\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~27\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~6\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~7\);

-- Location: LABCELL_X22_Y28_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~7\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8)) ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~7\ 
-- ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~11\ = SHARE((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~6\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~7\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~10\,
	shareout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~11\);

-- Location: LABCELL_X22_Y28_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9)) ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~11\ ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~10\,
	sharein => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~11\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\);

-- Location: LABCELL_X21_Y28_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42_cout\ = CARRY(( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	cin => GND,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42_cout\);

-- Location: LABCELL_X21_Y28_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42_cout\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~38\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~37_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~37_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~42_cout\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~38\);

-- Location: LABCELL_X21_Y28_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~38\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~33_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~33_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~38\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~34\);

-- Location: LABCELL_X21_Y28_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~30\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~29_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~29_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~30\);

-- Location: LABCELL_X21_Y28_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~30\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~13_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~13_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~30\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~14\);

-- Location: LABCELL_X21_Y28_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~17_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~17_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~18\);

-- Location: LABCELL_X21_Y28_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~21_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~21_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~22\);

-- Location: LABCELL_X21_Y28_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~25_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~25_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~26\);

-- Location: LABCELL_X21_Y28_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~5_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~5_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~2\);

-- Location: LABCELL_X21_Y28_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~2\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~1_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add0~9_sumout\) ) + ( GND ) + ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~1_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add0~9_sumout\,
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~6\);

-- Location: LABCELL_X21_Y28_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~9_sumout\ = SUM(( GND ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~9_sumout\);

-- Location: LABCELL_X21_Y28_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~0_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~17_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~13_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~21_sumout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~13_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~21_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~25_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~17_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~0_combout\);

-- Location: LABCELL_X21_Y28_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~1_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~5_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~9_sumout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~5_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~9_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~1_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\);

-- Location: MLABCELL_X19_Y27_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\);

-- Location: LABCELL_X22_Y26_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(14),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(13),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(12),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\);

-- Location: LABCELL_X22_Y26_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(11),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(10),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4_combout\);

-- Location: LABCELL_X22_Y26_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(10),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(11),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5_combout\);

-- Location: LABCELL_X22_Y26_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(14),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(13),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(12),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7_combout\);

-- Location: LABCELL_X22_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(17),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(18),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(16),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(15),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8_combout\);

-- Location: LABCELL_X22_Y27_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~8_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(20),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(21),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~8_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(19),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\);

-- Location: LABCELL_X23_Y26_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1))))) 
-- ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) 
-- & (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1))))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) 
-- & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100000100010011110000010011011111000011010100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(2),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0_combout\);

-- Location: LABCELL_X23_Y26_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) 
-- & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~0_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101000100010011010100010011011101010011011101110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(4),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(4),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1_combout\);

-- Location: LABCELL_X23_Y26_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) 
-- & (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100010000011100110001000011110111001100011111011100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(5),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(5),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2_combout\);

-- Location: LABCELL_X23_Y26_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) 
-- & (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101010000011100010101000011110101011100011111010101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3_combout\);

-- Location: LABCELL_X22_Y26_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3_combout\ & ( 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\ & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4_combout\)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~3_combout\ & ( 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~5_combout\)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001011111111100000000000000000001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~6_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~4_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~5_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~7_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~9_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\);

-- Location: LABCELL_X23_Y27_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~11_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(25),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(24),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(23),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(22),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~11_combout\);

-- Location: LABCELL_X23_Y27_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~11_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000011000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(28),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(26),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(27),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~11_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\);

-- Location: LABCELL_X22_Y27_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9)) # 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~10_combout\)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29)))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan2~3_combout\) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110001001100010011001100110111011100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(29),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~3_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~10_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan2~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~12_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\);

-- Location: LABCELL_X22_Y27_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~7_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(16) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(20) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(21) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(20),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(21),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(15),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(16),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~7_combout\);

-- Location: LABCELL_X22_Y27_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~8_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(19) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(18) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(17) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(18),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(17),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~7_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(19),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~8_combout\);

-- Location: LABCELL_X23_Y27_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~9_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(28) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(25) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(26) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(25),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(26),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(27),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(28),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~9_combout\);

-- Location: LABCELL_X23_Y27_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(22) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(24) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(23) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(24),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(23),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~9_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(22),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\);

-- Location: LABCELL_X22_Y26_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(10)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(9)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(11) & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(10),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(9),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(11),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4_combout\);

-- Location: LABCELL_X22_Y26_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(14)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(13)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(12) & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(14),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(13),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(12),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5_combout\);

-- Location: LABCELL_X23_Y26_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2)) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1))))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(2) & 
-- ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1) 
-- & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(0) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1)) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000010000111101111111000100110000000000001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(2),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0_combout\);

-- Location: LABCELL_X23_Y26_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & 
-- (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3))))) 
-- ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~0_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(4) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(4) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(3) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100100010001010110010001010111011001010111011101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(4),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(4),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1_combout\);

-- Location: LABCELL_X23_Y26_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5))))) 
-- ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(6) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(5) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(5) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011111000110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(5),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(5),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2_combout\);

-- Location: LABCELL_X23_Y26_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7)) # ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7))))) 
-- ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & (((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(8) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(7) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(8) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001110000010101000111010001110101011111000111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3_combout\);

-- Location: LABCELL_X22_Y26_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3_combout\ & ( 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\ & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~4_combout\)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~9_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~3_combout\ & ( 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~6_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~4_combout\)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001011111111100000000000000000001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~6_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~4_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~5_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~9_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\);

-- Location: LABCELL_X22_Y27_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\ & ( ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9)) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(29)) # 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~8_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan0~12_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~10_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|LessThan1~6_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001010111000001010111111110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(29),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~8_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan0~12_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~10_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_LessThan1~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\);

-- Location: LABCELL_X22_Y27_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\) # ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) & (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ $ ((((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9) & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31)))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ $ (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30)))))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~0_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(31) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|direction~q\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|i\(9)) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001010100101010110101010000101010110101011010101111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(31),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_i\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(30),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_direction~q\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\);

-- Location: LABCELL_X21_Y27_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~1_combout\);

-- Location: FF_X21_Y27_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~1_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][0]~q\);

-- Location: LABCELL_X21_Y28_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ = (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\) # 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~37_sumout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\);

-- Location: LABCELL_X21_Y27_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~3_combout\);

-- Location: FF_X21_Y27_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~3_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][1]~q\);

-- Location: LABCELL_X21_Y28_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\);

-- Location: LABCELL_X21_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~5_combout\);

-- Location: FF_X21_Y27_N1
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~5_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][2]~q\);

-- Location: LABCELL_X21_Y28_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~37_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\);

-- Location: LABCELL_X22_Y29_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~7_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~7_combout\);

-- Location: FF_X22_Y29_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~7_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][3]~q\);

-- Location: LABCELL_X21_Y27_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\);

-- Location: LABCELL_X21_Y27_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~9_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~9_combout\);

-- Location: FF_X21_Y27_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~9_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][4]~q\);

-- Location: MLABCELL_X19_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~0_combout\ & ( (\ena~input_o\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & 
-- \reset_n~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	datad => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\);

-- Location: LABCELL_X21_Y28_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & 
-- ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~37_sumout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\);

-- Location: MLABCELL_X19_Y28_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~12_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001010000010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][5]~11_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~12_combout\);

-- Location: FF_X19_Y28_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~q\);

-- Location: LABCELL_X21_Y28_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\);

-- Location: MLABCELL_X19_Y28_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~feeder_combout\);

-- Location: FF_X19_Y28_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~q\);

-- Location: LABCELL_X21_Y28_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~33_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~29_sumout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Add1~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~33_sumout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~29_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Add1~37_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\);

-- Location: MLABCELL_X19_Y28_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~feeder_combout\);

-- Location: FF_X19_Y28_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~q\);

-- Location: DSP_X24_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~8_RESULTA_bus\);

-- Location: FF_X22_Y31_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~25\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(8));

-- Location: LABCELL_X21_Y31_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~1_combout\ & \reset_n~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal0~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\);

-- Location: FF_X22_Y31_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8));

-- Location: FF_X23_Y31_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(7));

-- Location: FF_X22_Y31_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(7));

-- Location: FF_X21_Y31_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add0~21_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\);

-- Location: FF_X23_Y31_N41
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~21\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(4));

-- Location: FF_X22_Y31_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(4));

-- Location: LABCELL_X23_Y31_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[3]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Mult0~20\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[3]~feeder_combout\);

-- Location: FF_X23_Y31_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[3]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(3));

-- Location: FF_X22_Y31_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(3));

-- Location: FF_X23_Y31_N38
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~19\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(2));

-- Location: FF_X22_Y31_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(2));

-- Location: LABCELL_X22_Y31_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(2) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(2) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~2_combout\);

-- Location: FF_X22_Y31_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(0));

-- Location: FF_X22_Y31_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0));

-- Location: LABCELL_X23_Y31_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[1]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Mult0~18\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[1]~feeder_combout\);

-- Location: FF_X23_Y31_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(1));

-- Location: FF_X22_Y31_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(1));

-- Location: LABCELL_X22_Y31_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(1))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~1_combout\);

-- Location: LABCELL_X22_Y31_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~1_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~2_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~3_combout\);

-- Location: FF_X22_Y31_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~23\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(6));

-- Location: FF_X22_Y31_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(6));

-- Location: FF_X23_Y31_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Mult0~22\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(5));

-- Location: FF_X22_Y31_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(5));

-- Location: LABCELL_X22_Y31_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(5),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~0_combout\);

-- Location: LABCELL_X21_Y31_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~3_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~0_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[7]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(7),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~3_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\);

-- Location: LABCELL_X22_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~34\);

-- Location: LABCELL_X22_Y31_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~26\);

-- Location: LABCELL_X22_Y31_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~18\);

-- Location: LABCELL_X22_Y31_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~22\);

-- Location: LABCELL_X22_Y31_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~14\);

-- Location: LABCELL_X22_Y31_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~6\);

-- Location: LABCELL_X22_Y31_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~10\);

-- Location: LABCELL_X22_Y31_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~2\);

-- Location: LABCELL_X22_Y31_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~1_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~21_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100110010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~21_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~17_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X22_Y31_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~33_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2_combout\);

-- Location: LABCELL_X22_Y31_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29_sumout\);

-- Location: LABCELL_X22_Y31_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25_sumout\)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001000001000000000100001000000000100000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~25_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X22_Y31_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~1_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(5),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X21_Y31_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[7]~DUPLICATE_q\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~9_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~9_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~5_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[7]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X21_Y31_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~4_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Add1~1_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Add1~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[8]~DUPLICATE_q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X21_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8))) ) ) ) # 
-- ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[8]~DUPLICATE_q\ $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101101011111111010110101111111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[8]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_half_duty\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_Equal1~4_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_pwm_out~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~6_combout\);

-- Location: FF_X21_Y31_N1
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|pwm_out~q\);

-- Location: LABCELL_X22_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\);

-- Location: LABCELL_X21_Y29_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~15_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~15_combout\);

-- Location: FF_X21_Y29_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~15_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][0]~q\);

-- Location: LABCELL_X21_Y29_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~16_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~16_combout\);

-- Location: FF_X21_Y29_N38
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~16_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][1]~q\);

-- Location: LABCELL_X21_Y29_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~17_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~17_combout\);

-- Location: FF_X21_Y29_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~17_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][2]~q\);

-- Location: LABCELL_X21_Y29_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~18_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~18_combout\);

-- Location: FF_X21_Y29_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~18_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][3]~q\);

-- Location: LABCELL_X21_Y29_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~19_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~19_combout\);

-- Location: FF_X21_Y29_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~19_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][4]~q\);

-- Location: LABCELL_X21_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\ = ( \reset_n~input_o\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~1_combout\ & (\ena~input_o\ & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~1_combout\,
	datac => \ALT_INV_ena~input_o\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\);

-- Location: LABCELL_X21_Y29_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~21_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][5]~20_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[1][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~21_combout\);

-- Location: FF_X21_Y29_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~q\);

-- Location: LABCELL_X18_Y29_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~feeder_combout\);

-- Location: FF_X18_Y29_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][6]~q\);

-- Location: MLABCELL_X19_Y29_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~feeder_combout\);

-- Location: FF_X19_Y29_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[1][7]~q\);

-- Location: DSP_X16_Y33_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X15_Y33_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[8]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~25\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[8]~feeder_combout\);

-- Location: FF_X15_Y33_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[8]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(8));

-- Location: FF_X14_Y30_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8));

-- Location: FF_X15_Y33_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(7));

-- Location: FF_X14_Y30_N50
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(7));

-- Location: LABCELL_X15_Y33_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~23\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[6]~feeder_combout\);

-- Location: FF_X15_Y33_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(6));

-- Location: FF_X14_Y30_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(6));

-- Location: FF_X15_Y33_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~22\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(5));

-- Location: FF_X14_Y30_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(5));

-- Location: MLABCELL_X14_Y30_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~0_combout\);

-- Location: FF_X15_Y33_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(0));

-- Location: FF_X14_Y30_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0));

-- Location: FF_X15_Y33_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~18\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(1));

-- Location: FF_X14_Y30_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(1));

-- Location: MLABCELL_X14_Y30_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(1) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(1) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000000010010000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1_combout\);

-- Location: LABCELL_X15_Y33_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[3]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~20\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[3]~feeder_combout\);

-- Location: FF_X15_Y33_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[3]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(3));

-- Location: FF_X14_Y30_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(3));

-- Location: LABCELL_X15_Y33_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[2]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~19\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[2]~feeder_combout\);

-- Location: FF_X15_Y33_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[2]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(2));

-- Location: FF_X14_Y30_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(2));

-- Location: MLABCELL_X14_Y30_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(2) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(2) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2_combout\);

-- Location: LABCELL_X15_Y33_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[4]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Mult0~21\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[4]~feeder_combout\);

-- Location: FF_X15_Y33_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(4));

-- Location: FF_X14_Y30_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(4));

-- Location: MLABCELL_X14_Y30_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(4))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~1_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~2_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~1_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(4),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~3_combout\);

-- Location: LABCELL_X15_Y30_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\);

-- Location: MLABCELL_X14_Y30_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(1) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(1) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(1),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~34\);

-- Location: MLABCELL_X14_Y30_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~26\);

-- Location: MLABCELL_X14_Y30_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~18\);

-- Location: MLABCELL_X14_Y30_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~22\);

-- Location: MLABCELL_X14_Y30_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~14\);

-- Location: MLABCELL_X14_Y30_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~6\);

-- Location: MLABCELL_X14_Y30_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~10\);

-- Location: MLABCELL_X14_Y30_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~2\);

-- Location: MLABCELL_X14_Y30_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~33_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~33_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2_combout\);

-- Location: MLABCELL_X14_Y30_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29_sumout\);

-- Location: MLABCELL_X14_Y30_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29_sumout\))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~25_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000000000000000000000000000000000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~29_sumout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~25_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3_combout\);

-- Location: MLABCELL_X14_Y30_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~21_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~21_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~17_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1_combout\);

-- Location: MLABCELL_X14_Y30_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~13_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~3_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~13_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X15_Y30_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~5_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~9_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~9_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~5_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X15_Y30_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~4_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Add1~1_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Add1~1_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X15_Y30_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|half_duty\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101101011111111010110101111111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_half_duty\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_Equal1~4_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|ALT_INV_pwm_out~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~6_combout\);

-- Location: FF_X15_Y30_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:1:pwm|pwm_out~q\);

-- Location: MLABCELL_X19_Y27_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\);

-- Location: LABCELL_X21_Y27_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~22_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~22_combout\);

-- Location: FF_X21_Y27_N35
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~22_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][0]~q\);

-- Location: LABCELL_X21_Y27_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~23_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~23_combout\);

-- Location: FF_X21_Y27_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~23_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][1]~q\);

-- Location: LABCELL_X21_Y27_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~24_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~24_combout\);

-- Location: FF_X21_Y27_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~24_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][2]~q\);

-- Location: LABCELL_X21_Y27_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~25_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~25_combout\);

-- Location: FF_X21_Y27_N31
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~25_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][3]~q\);

-- Location: LABCELL_X21_Y27_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~26_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~26_combout\);

-- Location: FF_X21_Y27_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~26_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][4]~q\);

-- Location: MLABCELL_X19_Y27_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~2_combout\ & (\ena~input_o\ & 
-- \reset_n~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~2_combout\,
	datac => \ALT_INV_ena~input_o\,
	datad => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\);

-- Location: MLABCELL_X19_Y27_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~28_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][5]~27_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[2][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~28_combout\);

-- Location: FF_X19_Y27_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~q\);

-- Location: MLABCELL_X19_Y27_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~feeder_combout\);

-- Location: FF_X19_Y27_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][6]~q\);

-- Location: MLABCELL_X19_Y27_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~feeder_combout\);

-- Location: FF_X19_Y27_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[2][7]~q\);

-- Location: DSP_X16_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X15_Y29_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[8]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~25\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[8]~feeder_combout\);

-- Location: FF_X15_Y29_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[8]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(8));

-- Location: FF_X17_Y29_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(8));

-- Location: LABCELL_X18_Y29_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~24\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[7]~feeder_combout\);

-- Location: FF_X18_Y29_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[7]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(7));

-- Location: FF_X17_Y29_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(7));

-- Location: FF_X17_Y29_N58
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~19\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(2));

-- Location: FF_X17_Y29_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(2));

-- Location: FF_X17_Y29_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~20\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(3));

-- Location: FF_X17_Y29_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(3));

-- Location: LABCELL_X17_Y29_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~2_combout\);

-- Location: LABCELL_X15_Y29_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[4]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~21\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[4]~feeder_combout\);

-- Location: FF_X15_Y29_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(4));

-- Location: FF_X17_Y29_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(4));

-- Location: LABCELL_X18_Y29_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[0]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~17\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~17\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[0]~feeder_combout\);

-- Location: FF_X18_Y29_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[0]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(0));

-- Location: FF_X17_Y29_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0));

-- Location: FF_X17_Y29_N29
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~18\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(1));

-- Location: FF_X17_Y29_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(1));

-- Location: LABCELL_X17_Y29_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000100100000000000000000000100100000000000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~1_combout\);

-- Location: LABCELL_X17_Y29_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~1_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(4) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~3_combout\);

-- Location: FF_X17_Y29_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~23\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(6));

-- Location: FF_X17_Y29_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(6));

-- Location: LABCELL_X18_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[5]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Mult0~22\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[5]~feeder_combout\);

-- Location: FF_X18_Y29_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(5));

-- Location: FF_X17_Y29_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(5));

-- Location: LABCELL_X17_Y29_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~0_combout\);

-- Location: LABCELL_X17_Y29_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~3_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~3_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4_combout\);

-- Location: LABCELL_X17_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~34\);

-- Location: LABCELL_X17_Y29_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~26\);

-- Location: LABCELL_X17_Y29_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~18\);

-- Location: LABCELL_X17_Y29_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~22\);

-- Location: LABCELL_X17_Y29_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~14\);

-- Location: LABCELL_X17_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~6\);

-- Location: LABCELL_X17_Y29_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~10\);

-- Location: LABCELL_X15_Y30_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5_sumout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9_sumout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~5_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011000000000000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~9_sumout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~5_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X17_Y29_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~2\);

-- Location: LABCELL_X17_Y29_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~17_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~21_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~21_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~17_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X17_Y29_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~33_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\);

-- Location: LABCELL_X17_Y29_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\);

-- Location: LABCELL_X17_Y29_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~25_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~29_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~2_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000010000000100100000001000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~25_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X17_Y29_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13_sumout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~13_sumout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~1_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~3_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X15_Y30_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~0_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Add1~1_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X15_Y30_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(8))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~q\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|half_duty\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110110000000001111011011110110111101101111011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_half_duty\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_Equal1~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|ALT_INV_pwm_out~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~6_combout\);

-- Location: FF_X15_Y30_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:2:pwm|pwm_out~q\);

-- Location: MLABCELL_X19_Y27_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\);

-- Location: LABCELL_X21_Y27_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~29_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~29_combout\);

-- Location: FF_X21_Y27_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~29_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][0]~q\);

-- Location: LABCELL_X21_Y27_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~30_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~30_combout\);

-- Location: FF_X21_Y27_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~30_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][1]~q\);

-- Location: LABCELL_X21_Y27_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~31_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~31_combout\);

-- Location: FF_X21_Y27_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~31_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][2]~q\);

-- Location: LABCELL_X21_Y27_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~32_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~32_combout\);

-- Location: FF_X21_Y27_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~32_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][3]~q\);

-- Location: LABCELL_X21_Y27_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~33_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~33_combout\);

-- Location: FF_X21_Y27_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~33_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][4]~q\);

-- Location: MLABCELL_X19_Y27_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\ = ( \reset_n~input_o\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( (\ena~input_o\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~3_combout\,
	datae => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\);

-- Location: MLABCELL_X19_Y27_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~35_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][5]~34_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[3][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~35_combout\);

-- Location: FF_X19_Y27_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~q\);

-- Location: MLABCELL_X19_Y27_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~feeder_combout\);

-- Location: FF_X19_Y27_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][6]~q\);

-- Location: MLABCELL_X19_Y27_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~feeder_combout\);

-- Location: FF_X19_Y27_N58
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[3][7]~q\);

-- Location: DSP_X24_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~8_RESULTA_bus\);

-- Location: FF_X25_Y27_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~20\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(3));

-- Location: FF_X19_Y31_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(3));

-- Location: FF_X19_Y31_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~19\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(2));

-- Location: FF_X19_Y31_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(2));

-- Location: MLABCELL_X25_Y27_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[1]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~18\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[1]~feeder_combout\);

-- Location: FF_X25_Y27_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(1));

-- Location: FF_X19_Y31_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(1));

-- Location: MLABCELL_X25_Y27_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[0]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~17\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~17\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[0]~feeder_combout\);

-- Location: FF_X25_Y27_N1
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[0]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(0));

-- Location: FF_X19_Y31_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0));

-- Location: MLABCELL_X19_Y31_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~34\);

-- Location: MLABCELL_X19_Y31_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~26\);

-- Location: MLABCELL_X19_Y31_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~18\);

-- Location: FF_X19_Y31_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~21\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(4));

-- Location: FF_X19_Y31_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(4));

-- Location: MLABCELL_X19_Y31_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~22\);

-- Location: MLABCELL_X19_Y31_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~21_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~17_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~21_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1_combout\);

-- Location: MLABCELL_X25_Y27_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[5]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~22\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[5]~feeder_combout\);

-- Location: FF_X25_Y27_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(5));

-- Location: FF_X19_Y31_N44
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(5));

-- Location: MLABCELL_X19_Y31_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~14\);

-- Location: MLABCELL_X19_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~33_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000110000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2_combout\);

-- Location: FF_X19_Y31_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~25\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(8));

-- Location: FF_X19_Y31_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(8));

-- Location: FF_X22_Y27_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(7));

-- Location: FF_X19_Y31_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(7));

-- Location: MLABCELL_X25_Y27_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Mult0~23\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[6]~feeder_combout\);

-- Location: FF_X25_Y27_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(6));

-- Location: FF_X19_Y31_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(6));

-- Location: MLABCELL_X19_Y31_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~6\);

-- Location: MLABCELL_X19_Y31_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~10\);

-- Location: MLABCELL_X19_Y31_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~2\);

-- Location: MLABCELL_X19_Y31_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29_sumout\);

-- Location: MLABCELL_X19_Y31_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~25_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~29_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000000000001000100000000000001000100000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~29_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~25_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X18_Y31_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~13_sumout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~3_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~1_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~13_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4_combout\);

-- Location: MLABCELL_X19_Y31_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~9_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~5_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~9_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X18_Y31_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Add1~1_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Add1~1_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\);

-- Location: MLABCELL_X19_Y31_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(3) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(2)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(3) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(2),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2_combout\);

-- Location: MLABCELL_X19_Y31_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(0) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1_combout\);

-- Location: MLABCELL_X19_Y31_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(4))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~1_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(4),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3_combout\);

-- Location: MLABCELL_X19_Y31_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0_combout\);

-- Location: MLABCELL_X19_Y31_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(7) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~3_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(7) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4_combout\);

-- Location: LABCELL_X18_Y31_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(8) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) & 
-- (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4_combout\ & ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|half_duty\(8) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|Equal1~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) & 
-- (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\)) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000111110101001100011111010100110010111110100011001011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~5_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_Equal1~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|ALT_INV_half_duty\(8),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~6_combout\);

-- Location: FF_X18_Y31_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:3:pwm|pwm_out~q\);

-- Location: LABCELL_X22_Y29_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\);

-- Location: LABCELL_X21_Y29_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~36_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~36_combout\);

-- Location: FF_X21_Y29_N5
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~36_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][0]~q\);

-- Location: LABCELL_X21_Y29_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~37_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~37_combout\);

-- Location: FF_X21_Y29_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~37_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][1]~q\);

-- Location: LABCELL_X21_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~38_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~38_combout\);

-- Location: FF_X21_Y29_N1
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~38_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][2]~q\);

-- Location: LABCELL_X21_Y29_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~39_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~39_combout\);

-- Location: FF_X21_Y29_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~39_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][3]~q\);

-- Location: LABCELL_X21_Y29_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~40_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~40_combout\);

-- Location: FF_X21_Y29_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~40_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][4]~q\);

-- Location: LABCELL_X21_Y29_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~4_combout\ & ( (\reset_n~input_o\ & (\ena~input_o\ & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_n~input_o\,
	datac => \ALT_INV_ena~input_o\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\);

-- Location: MLABCELL_X19_Y28_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~42_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001010000010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][5]~41_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[4][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~42_combout\);

-- Location: FF_X19_Y28_N58
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~q\);

-- Location: FF_X21_Y28_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][6]~q\);

-- Location: MLABCELL_X19_Y29_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~feeder_combout\);

-- Location: FF_X19_Y29_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[4][7]~q\);

-- Location: DSP_X16_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X17_Y30_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[6]~feeder_combout\ = \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~23\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~23\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[6]~feeder_combout\);

-- Location: FF_X17_Y30_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(6));

-- Location: FF_X17_Y30_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(6));

-- Location: LABCELL_X15_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[5]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~22\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[5]~feeder_combout\);

-- Location: FF_X15_Y29_N1
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(5));

-- Location: FF_X17_Y30_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(5));

-- Location: LABCELL_X17_Y31_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[4]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~21\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[4]~feeder_combout\);

-- Location: FF_X17_Y31_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(4));

-- Location: FF_X17_Y30_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(4));

-- Location: FF_X17_Y30_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~20\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(3));

-- Location: FF_X17_Y30_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(3));

-- Location: FF_X17_Y30_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~19\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(2));

-- Location: FF_X17_Y30_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(2));

-- Location: FF_X15_Y29_N31
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~18\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(1));

-- Location: FF_X17_Y30_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(1));

-- Location: FF_X17_Y30_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(0));

-- Location: FF_X17_Y30_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0));

-- Location: LABCELL_X17_Y30_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~34\);

-- Location: LABCELL_X17_Y30_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~26\);

-- Location: LABCELL_X17_Y30_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~18\);

-- Location: LABCELL_X17_Y30_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~22\);

-- Location: LABCELL_X17_Y30_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~14\);

-- Location: LABCELL_X17_Y30_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~6\);

-- Location: FF_X17_Y30_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(7));

-- Location: FF_X17_Y30_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(7));

-- Location: LABCELL_X17_Y30_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~10\);

-- Location: LABCELL_X15_Y30_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~0_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9_sumout\)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~5_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000110000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~5_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~9_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X18_Y29_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[8]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Mult0~25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Mult0~25\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[8]~feeder_combout\);

-- Location: FF_X18_Y29_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new[8]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(8));

-- Location: FF_X17_Y30_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(8));

-- Location: LABCELL_X17_Y30_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~2\);

-- Location: LABCELL_X17_Y30_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29_sumout\);

-- Location: LABCELL_X17_Y30_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~33_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~33_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~2_combout\);

-- Location: LABCELL_X17_Y30_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~25_sumout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~29_sumout\ $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001001100100000000100110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~25_sumout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~29_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X17_Y30_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~17_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~21_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~21_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~17_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X17_Y30_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~1_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~3_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~3_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~13_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X15_Y30_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~0_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Add1~1_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X17_Y30_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(6) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(5)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(6) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(5),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(6),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~0_combout\);

-- Location: LABCELL_X17_Y30_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(1))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(0) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1_combout\);

-- Location: LABCELL_X17_Y30_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(2)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2_combout\);

-- Location: LABCELL_X17_Y30_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~1_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~1_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~2_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~3_combout\);

-- Location: LABCELL_X17_Y30_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4_combout\);

-- Location: LABCELL_X15_Y30_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(8))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|half_duty\(8))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|Equal1~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~q\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100010010010110100001001001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~5_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_half_duty\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|ALT_INV_Equal1~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~6_combout\);

-- Location: FF_X15_Y30_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:4:pwm|pwm_out~q\);

-- Location: LABCELL_X22_Y29_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\);

-- Location: LABCELL_X22_Y29_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~43_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~43_combout\);

-- Location: FF_X22_Y29_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~43_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][0]~q\);

-- Location: LABCELL_X22_Y29_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~44_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~44_combout\);

-- Location: FF_X22_Y29_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~44_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][1]~q\);

-- Location: LABCELL_X22_Y29_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~45_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~45_combout\);

-- Location: FF_X22_Y29_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~45_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][2]~q\);

-- Location: LABCELL_X22_Y29_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~46_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][3]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~46_combout\);

-- Location: FF_X22_Y29_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~46_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][3]~q\);

-- Location: LABCELL_X22_Y29_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~47_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~47_combout\);

-- Location: FF_X22_Y29_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~47_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][4]~q\);

-- Location: LABCELL_X22_Y29_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & (\ena~input_o\ & 
-- \reset_n~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	datac => \ALT_INV_ena~input_o\,
	datad => \ALT_INV_reset_n~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\);

-- Location: LABCELL_X22_Y29_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~49_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[5][5]~48_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~49_combout\);

-- Location: FF_X22_Y29_N31
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~q\);

-- Location: FF_X21_Y28_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][6]~q\);

-- Location: FF_X21_Y28_N58
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][5]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[5][7]~q\);

-- Location: DSP_X24_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~8_RESULTA_bus\);

-- Location: FF_X25_Y29_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~25\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(8));

-- Location: FF_X21_Y30_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(8));

-- Location: MLABCELL_X25_Y29_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~23\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[6]~feeder_combout\);

-- Location: FF_X25_Y29_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(6));

-- Location: FF_X21_Y30_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(6));

-- Location: FF_X21_Y30_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~22\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(5));

-- Location: FF_X21_Y30_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(5));

-- Location: LABCELL_X21_Y30_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0_combout\);

-- Location: MLABCELL_X25_Y29_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[2]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~19\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[2]~feeder_combout\);

-- Location: FF_X25_Y29_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[2]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(2));

-- Location: FF_X21_Y30_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(2));

-- Location: FF_X21_Y30_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~20\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(3));

-- Location: FF_X21_Y30_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(3));

-- Location: LABCELL_X21_Y30_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(3) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(3) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2_combout\);

-- Location: FF_X25_Y29_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~21\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(4));

-- Location: FF_X21_Y30_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(4));

-- Location: MLABCELL_X25_Y29_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[0]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~17\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~17\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[0]~feeder_combout\);

-- Location: FF_X25_Y29_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[0]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(0));

-- Location: FF_X21_Y30_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0));

-- Location: FF_X21_Y30_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~18\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(1));

-- Location: FF_X21_Y30_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(1));

-- Location: LABCELL_X21_Y30_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1_combout\);

-- Location: LABCELL_X21_Y30_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3_combout\);

-- Location: MLABCELL_X25_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Mult0~24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Mult0~24\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[7]~feeder_combout\);

-- Location: FF_X25_Y29_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new[7]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(7));

-- Location: FF_X21_Y30_N50
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(7));

-- Location: LABCELL_X21_Y30_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(7) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(7) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~0_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~3_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(7),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4_combout\);

-- Location: LABCELL_X21_Y30_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~34\);

-- Location: LABCELL_X21_Y30_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~26\);

-- Location: LABCELL_X21_Y30_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~18\);

-- Location: LABCELL_X21_Y30_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~22\);

-- Location: LABCELL_X21_Y30_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~14\);

-- Location: LABCELL_X21_Y30_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~33_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001001000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(1),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~33_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\);

-- Location: LABCELL_X21_Y30_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~6\);

-- Location: LABCELL_X21_Y30_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~10\);

-- Location: LABCELL_X21_Y30_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~2\);

-- Location: LABCELL_X21_Y30_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\);

-- Location: LABCELL_X21_Y30_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\)) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\)) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~29_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~25_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000010000000100000000001000000010000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~2_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~29_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~25_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X21_Y30_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~21_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~21_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~17_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X21_Y30_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~1_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~3_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~3_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X22_Y30_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~9_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~5_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000001000100010001001000100010001000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~9_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~5_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X22_Y30_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~4_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Add1~1_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X22_Y30_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(8))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~q\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|half_duty\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110110000000001111011011110110111101101111011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_half_duty\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_Equal1~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|ALT_INV_pwm_out~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~6_combout\);

-- Location: FF_X22_Y30_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:5:pwm|pwm_out~q\);

-- Location: MLABCELL_X19_Y27_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\);

-- Location: LABCELL_X21_Y27_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~50_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~50_combout\);

-- Location: FF_X21_Y27_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~50_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][0]~q\);

-- Location: LABCELL_X21_Y27_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~51_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~51_combout\);

-- Location: FF_X21_Y27_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~51_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][1]~q\);

-- Location: LABCELL_X21_Y27_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~52_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~52_combout\);

-- Location: FF_X21_Y27_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~52_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][2]~q\);

-- Location: LABCELL_X21_Y27_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~53_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~53_combout\);

-- Location: FF_X21_Y27_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~53_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][3]~q\);

-- Location: LABCELL_X21_Y27_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~54_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]~q\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~54_combout\);

-- Location: FF_X21_Y27_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~54_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][4]~q\);

-- Location: MLABCELL_X19_Y27_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( (\reset_n~input_o\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~6_combout\ & \ena~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_n~input_o\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~6_combout\,
	datad => \ALT_INV_ena~input_o\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\);

-- Location: MLABCELL_X19_Y27_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~56_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][5]~55_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[6][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~56_combout\);

-- Location: FF_X19_Y27_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~q\);

-- Location: MLABCELL_X19_Y28_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~feeder_combout\);

-- Location: FF_X19_Y28_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][6]~q\);

-- Location: MLABCELL_X19_Y28_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~feeder_combout\);

-- Location: FF_X19_Y28_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][5]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[6][7]~q\);

-- Location: DSP_X16_Y25_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~8_RESULTA_bus\);

-- Location: FF_X14_Y29_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~25\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(8));

-- Location: FF_X14_Y29_N23
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(8));

-- Location: LABCELL_X15_Y29_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~23\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[6]~feeder_combout\);

-- Location: FF_X15_Y29_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(6));

-- Location: FF_X14_Y29_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(6));

-- Location: FF_X14_Y29_N53
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~22\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(5));

-- Location: FF_X14_Y29_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(5));

-- Location: LABCELL_X15_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[4]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~21\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[4]~feeder_combout\);

-- Location: FF_X15_Y29_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(4));

-- Location: FF_X14_Y29_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(4));

-- Location: LABCELL_X15_Y25_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[3]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~20\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[3]~feeder_combout\);

-- Location: FF_X15_Y25_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[3]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(3));

-- Location: FF_X14_Y29_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(3));

-- Location: LABCELL_X15_Y29_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[2]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~19\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[2]~feeder_combout\);

-- Location: FF_X15_Y29_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[2]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(2));

-- Location: FF_X14_Y29_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(2));

-- Location: LABCELL_X15_Y29_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[1]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~18\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[1]~feeder_combout\);

-- Location: FF_X15_Y29_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(1));

-- Location: FF_X14_Y29_N41
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(1));

-- Location: FF_X14_Y29_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(0));

-- Location: FF_X14_Y29_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0));

-- Location: MLABCELL_X14_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~34\);

-- Location: MLABCELL_X14_Y29_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~26\);

-- Location: MLABCELL_X14_Y29_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~18\);

-- Location: MLABCELL_X14_Y29_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~22\);

-- Location: MLABCELL_X14_Y29_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~14\);

-- Location: MLABCELL_X14_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~6\);

-- Location: LABCELL_X15_Y29_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Mult0~24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Mult0~24\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[7]~feeder_combout\);

-- Location: FF_X15_Y29_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new[7]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(7));

-- Location: FF_X14_Y29_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(7));

-- Location: MLABCELL_X14_Y29_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~10\);

-- Location: MLABCELL_X14_Y29_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~9_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~5_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~9_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~0_combout\);

-- Location: MLABCELL_X14_Y29_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~2\);

-- Location: MLABCELL_X14_Y29_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~17_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~21_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~21_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~17_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~1_combout\);

-- Location: MLABCELL_X14_Y29_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~33_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2_combout\);

-- Location: MLABCELL_X14_Y29_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29_sumout\);

-- Location: MLABCELL_X14_Y29_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25_sumout\))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~2_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000010010000100000000000000001000010010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~25_sumout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~2_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~3_combout\);

-- Location: MLABCELL_X14_Y29_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~1_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X15_Y29_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Add1~1_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5_combout\);

-- Location: MLABCELL_X14_Y29_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2_combout\);

-- Location: MLABCELL_X14_Y29_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(1))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(0) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1_combout\);

-- Location: MLABCELL_X14_Y29_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1_combout\)) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(4) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(4),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~3_combout\);

-- Location: MLABCELL_X14_Y29_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(5) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(5) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(5),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~0_combout\);

-- Location: LABCELL_X15_Y29_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~3_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~3_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\);

-- Location: LABCELL_X15_Y29_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|half_duty\(8) $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8)))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\ ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|Equal1~4_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000101000010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_half_duty\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~5_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|ALT_INV_Equal1~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~6_combout\);

-- Location: FF_X15_Y29_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:6:pwm|pwm_out~q\);

-- Location: LABCELL_X22_Y29_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\);

-- Location: LABCELL_X22_Y29_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~57_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][0]~q\)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000000100101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][0]~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~57_combout\);

-- Location: FF_X22_Y29_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~57_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][0]~q\);

-- Location: LABCELL_X22_Y29_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~58_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~58_combout\);

-- Location: FF_X22_Y29_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~58_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][1]~q\);

-- Location: LABCELL_X22_Y29_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~59_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][2]~q\)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000000100101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][2]~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~59_combout\);

-- Location: FF_X22_Y29_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~59_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][2]~q\);

-- Location: LABCELL_X22_Y29_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~60_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][3]~q\)))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000000100101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][3]~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~60_combout\);

-- Location: FF_X22_Y29_N58
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~60_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][3]~q\);

-- Location: LABCELL_X22_Y29_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~61_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~61_combout\);

-- Location: FF_X22_Y29_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~61_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][4]~q\);

-- Location: LABCELL_X22_Y29_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( (\reset_n~input_o\ & (\ena~input_o\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_n~input_o\,
	datac => \ALT_INV_ena~input_o\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~7_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\);

-- Location: LABCELL_X22_Y27_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~63_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\ ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][5]~62_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[7][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~63_combout\);

-- Location: FF_X22_Y27_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~q\);

-- Location: FF_X22_Y27_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][6]~q\);

-- Location: FF_X22_Y27_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][5]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[7][7]~q\);

-- Location: DSP_X24_Y25_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X23_Y26_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[5]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~22\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[5]~feeder_combout\);

-- Location: FF_X23_Y26_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(5));

-- Location: FF_X23_Y30_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(5));

-- Location: FF_X23_Y26_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~21\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(4));

-- Location: FF_X23_Y30_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(4));

-- Location: LABCELL_X23_Y26_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[3]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~20\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[3]~feeder_combout\);

-- Location: FF_X23_Y26_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[3]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(3));

-- Location: FF_X23_Y30_N8
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(3));

-- Location: FF_X23_Y30_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~19\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(2));

-- Location: FF_X23_Y30_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(2));

-- Location: FF_X23_Y26_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(0));

-- Location: FF_X23_Y30_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0));

-- Location: LABCELL_X23_Y26_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[1]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~18\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[1]~feeder_combout\);

-- Location: FF_X23_Y26_N1
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(1));

-- Location: FF_X23_Y30_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(1));

-- Location: LABCELL_X23_Y30_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(1) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(1) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(1),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~34\);

-- Location: LABCELL_X23_Y30_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~26\);

-- Location: LABCELL_X23_Y30_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~18\);

-- Location: LABCELL_X23_Y30_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~22\);

-- Location: LABCELL_X23_Y30_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~14\);

-- Location: LABCELL_X23_Y30_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~21_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~17_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~21_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X23_Y30_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~33_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~33_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\);

-- Location: FF_X23_Y30_N35
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~25\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(8));

-- Location: FF_X23_Y30_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(8));

-- Location: LABCELL_X22_Y26_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Mult0~24\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[7]~feeder_combout\);

-- Location: FF_X22_Y26_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[7]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(7));

-- Location: FF_X23_Y30_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(7));

-- Location: FF_X23_Y26_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Mult0~23\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(6));

-- Location: FF_X23_Y30_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(6));

-- Location: LABCELL_X23_Y30_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~6\);

-- Location: LABCELL_X23_Y30_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~10\);

-- Location: LABCELL_X23_Y30_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~2\);

-- Location: LABCELL_X23_Y30_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\);

-- Location: LABCELL_X23_Y30_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~25_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~29_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000010000000101000000010000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~25_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X23_Y30_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~1_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X22_Y30_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~9_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~5_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~9_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X22_Y30_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~4_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Add1~1_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X22_Y30_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(6) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(5)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(6) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(5),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(6),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~0_combout\);

-- Location: LABCELL_X23_Y30_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(3) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(2) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~2_combout\);

-- Location: LABCELL_X23_Y30_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(1))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000100000000100000000100000000100000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~1_combout\);

-- Location: LABCELL_X23_Y30_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~1_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(4),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~3_combout\);

-- Location: LABCELL_X22_Y30_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~0_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4_combout\);

-- Location: LABCELL_X22_Y30_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(8))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|half_duty\(8))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|Equal1~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~q\) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100010010010110100001001001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~5_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_half_duty\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|ALT_INV_Equal1~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~6_combout\);

-- Location: FF_X22_Y30_N56
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:7:pwm|pwm_out~q\);

-- Location: LABCELL_X22_Y29_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\);

-- Location: LABCELL_X21_Y29_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~64_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~64_combout\);

-- Location: FF_X21_Y29_N44
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~64_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][0]~q\);

-- Location: LABCELL_X21_Y29_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~65_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~65_combout\);

-- Location: FF_X21_Y29_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~65_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][1]~q\);

-- Location: LABCELL_X21_Y29_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~66_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~66_combout\);

-- Location: FF_X21_Y29_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~66_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][2]~q\);

-- Location: LABCELL_X21_Y29_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~67_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~67_combout\);

-- Location: FF_X21_Y29_N26
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~67_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][3]~q\);

-- Location: LABCELL_X21_Y29_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~68_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~68_combout\);

-- Location: FF_X21_Y29_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~68_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][4]~q\);

-- Location: LABCELL_X21_Y29_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~8_combout\ & ( (\reset_n~input_o\ & (\ena~input_o\ & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_n~input_o\,
	datac => \ALT_INV_ena~input_o\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\);

-- Location: LABCELL_X21_Y29_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~70_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[8][5]~69_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~70_combout\);

-- Location: FF_X21_Y29_N19
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~q\);

-- Location: LABCELL_X18_Y29_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][6]~13_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~feeder_combout\);

-- Location: FF_X18_Y29_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][6]~q\);

-- Location: MLABCELL_X19_Y29_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[0][7]~14_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~feeder_combout\);

-- Location: FF_X19_Y29_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][5]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[8][7]~q\);

-- Location: DSP_X16_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~8_RESULTA_bus\);

-- Location: FF_X17_Y31_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~25\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(8));

-- Location: FF_X15_Y31_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(8));

-- Location: FF_X15_Y31_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~23\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(6));

-- Location: FF_X15_Y31_N47
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(6));

-- Location: LABCELL_X17_Y31_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[5]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~22\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[5]~feeder_combout\);

-- Location: FF_X17_Y31_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(5));

-- Location: FF_X15_Y31_N41
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(5));

-- Location: LABCELL_X15_Y31_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0_combout\);

-- Location: FF_X15_Y31_N59
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~19\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(2));

-- Location: FF_X15_Y31_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(2));

-- Location: FF_X15_Y31_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~20\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(3));

-- Location: FF_X15_Y31_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(3));

-- Location: LABCELL_X15_Y31_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2_combout\);

-- Location: FF_X15_Y31_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(0));

-- Location: FF_X15_Y31_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0));

-- Location: LABCELL_X17_Y31_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[1]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~18\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[1]~feeder_combout\);

-- Location: FF_X17_Y31_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(1));

-- Location: FF_X15_Y31_N44
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(1));

-- Location: LABCELL_X15_Y31_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(1) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0) $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1_combout\);

-- Location: LABCELL_X17_Y31_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[4]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Mult0~21\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[4]~feeder_combout\);

-- Location: FF_X17_Y31_N11
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(4));

-- Location: LABCELL_X17_Y31_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[4]~feeder_combout\ = \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty_new\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[4]~feeder_combout\);

-- Location: FF_X17_Y31_N32
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[4]~feeder_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(4));

-- Location: LABCELL_X15_Y31_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(4))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~2_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~1_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~1_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(4),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3_combout\);

-- Location: FF_X15_Y31_N55
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(7));

-- Location: FF_X15_Y31_N49
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(7));

-- Location: LABCELL_X15_Y31_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(7))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7) & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~0_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~3_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~0_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~3_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4_combout\);

-- Location: LABCELL_X15_Y31_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~34\);

-- Location: LABCELL_X15_Y31_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~26\);

-- Location: LABCELL_X15_Y31_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~18\);

-- Location: LABCELL_X15_Y31_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~22\);

-- Location: LABCELL_X15_Y31_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~14\);

-- Location: LABCELL_X15_Y31_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~6\);

-- Location: LABCELL_X15_Y31_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~10\);

-- Location: LABCELL_X15_Y30_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~5_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~9_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~5_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~9_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X15_Y31_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~2\);

-- Location: LABCELL_X15_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17_sumout\))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(4) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~21_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~21_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~17_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(4),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X15_Y31_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33_sumout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0))))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~33_sumout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(0) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000110000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(0),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2_combout\);

-- Location: LABCELL_X15_Y31_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29_sumout\);

-- Location: LABCELL_X15_Y31_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~25_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~29_sumout\ $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000000100010000000000001000100000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~29_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~25_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X15_Y31_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~3_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~1_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[5]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~1_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~3_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X15_Y30_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~0_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Add1~1_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X15_Y30_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(8))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~q\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|half_duty\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110110000000001111011011110110111101101111011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_half_duty\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_Equal1~4_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|ALT_INV_pwm_out~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~6_combout\);

-- Location: FF_X15_Y30_N31
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:8:pwm|pwm_out~q\);

-- Location: MLABCELL_X19_Y27_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(0) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(1) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(2) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(1),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(2),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\);

-- Location: LABCELL_X22_Y30_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~71_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Equal0~1_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][0]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Equal0~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~71_combout\);

-- Location: FF_X22_Y30_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~71_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][0]~q\);

-- Location: LABCELL_X22_Y30_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~72_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~2_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][1]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~2_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~72_combout\);

-- Location: FF_X22_Y30_N43
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~72_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][1]~q\);

-- Location: LABCELL_X22_Y30_N36
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~73_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~4_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110000001100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][2]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~73_combout\);

-- Location: FF_X22_Y30_N37
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~73_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][2]~q\);

-- Location: LABCELL_X22_Y30_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~74_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~6_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][3]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~6_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~74_combout\);

-- Location: FF_X22_Y30_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~74_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][3]~q\);

-- Location: LABCELL_X22_Y30_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~75_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~8_combout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110000001100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][4]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~8_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~75_combout\);

-- Location: FF_X22_Y30_N31
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~75_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_count[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][4]~q\);

-- Location: MLABCELL_X19_Y27_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|state.calculate_duty_state~q\ & ( (\ena~input_o\ & (\reset_n~input_o\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ena~input_o\,
	datac => \ALT_INV_reset_n~input_o\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_Decoder0~9_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_state.calculate_duty_state~q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\);

-- Location: LABCELL_X22_Y29_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~77_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\ & 
-- ((\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~q\))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|process_0~2_combout\)) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value~10_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][5]~76_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_process_0~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value[9][5]~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|ALT_INV_duty_value~10_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~77_combout\);

-- Location: FF_X22_Y29_N46
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~q\);

-- Location: FF_X21_Y28_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][6]~13_combout\,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][6]~q\);

-- Location: FF_X21_Y28_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[0][7]~14_combout\,
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|duty_value[9][7]~q\);

-- Location: DSP_X24_Y33_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 10,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_AX_bus\,
	ay => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_AY_bus\,
	resulta => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~8_RESULTA_bus\);

-- Location: FF_X23_Y33_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(0));

-- Location: FF_X23_Y31_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0));

-- Location: LABCELL_X23_Y33_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[1]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~18\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[1]~feeder_combout\);

-- Location: FF_X23_Y33_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(1));

-- Location: FF_X25_Y31_N2
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(1));

-- Location: LABCELL_X23_Y31_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1_combout\ = ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(1))))) # 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(1),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1_combout\);

-- Location: LABCELL_X23_Y33_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[2]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~19\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[2]~feeder_combout\);

-- Location: FF_X23_Y33_N52
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[2]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(2));

-- Location: FF_X23_Y31_N4
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(2));

-- Location: FF_X23_Y31_N34
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~20\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(3));

-- Location: FF_X23_Y31_N7
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(3),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(3));

-- Location: LABCELL_X23_Y31_N42
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(2) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(2) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(2),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(3),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2_combout\);

-- Location: FF_X23_Y31_N25
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~21\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(4));

-- Location: FF_X23_Y31_N10
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(4),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(4));

-- Location: LABCELL_X23_Y31_N45
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1_combout\ & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(4))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~1_combout\ & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~2_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~1_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~2_combout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(4),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~3_combout\);

-- Location: LABCELL_X23_Y33_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[7]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~24\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[7]~feeder_combout\);

-- Location: FF_X23_Y33_N16
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[7]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(7));

-- Location: FF_X23_Y31_N20
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(7));

-- Location: LABCELL_X23_Y33_N57
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[5]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~22\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[5]~feeder_combout\);

-- Location: FF_X23_Y33_N58
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(5));

-- Location: FF_X23_Y31_N14
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(5));

-- Location: LABCELL_X23_Y33_N27
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[6]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~23\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[6]~feeder_combout\);

-- Location: FF_X23_Y33_N28
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(6));

-- Location: FF_X23_Y31_N17
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(6));

-- Location: LABCELL_X22_Y31_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(5) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(5) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(6) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(5),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(6),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(5),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~0_combout\);

-- Location: LABCELL_X22_Y31_N33
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~0_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~3_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(7) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~3_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(7),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~0_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4_combout\);

-- Location: LABCELL_X23_Y33_N39
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[8]~feeder_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Mult0~25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Mult0~25\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[8]~feeder_combout\);

-- Location: FF_X23_Y33_N40
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new[8]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(8));

-- Location: FF_X23_Y31_N22
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty_new\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|half_duty[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(8));

-- Location: LABCELL_X23_Y31_N0
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(1) ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~34\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0) ) + ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(1),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~34\);

-- Location: LABCELL_X23_Y31_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~34\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~26\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(2) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(2),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~34\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~26\);

-- Location: LABCELL_X23_Y31_N6
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~26\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~18\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(3) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(3),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~26\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~18\);

-- Location: LABCELL_X23_Y31_N9
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~18\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~22\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(4) ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(4),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~18\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~22\);

-- Location: LABCELL_X23_Y31_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~13_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~22\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~14\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(5) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(5),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~22\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~13_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~14\);

-- Location: LABCELL_X23_Y31_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~14\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~6\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(6) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(6),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~14\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~6\);

-- Location: LABCELL_X23_Y31_N18
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~6\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~10\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(7) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(7),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~6\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~10\);

-- Location: LABCELL_X23_Y31_N21
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~1_sumout\ = SUM(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~10\ ))
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~2\ = CARRY(( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(8) ) + ( VCC ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(8),
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~10\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~1_sumout\,
	cout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~2\);

-- Location: LABCELL_X22_Y30_N3
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~0_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\ & ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~9_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~5_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(6) & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000010100000101001010000010100000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(6),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(7),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~9_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~5_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~0_combout\);

-- Location: LABCELL_X23_Y31_N30
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\ = (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33_sumout\)))) # (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(0) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(0) & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[1]~DUPLICATE_q\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000110000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(0),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~33_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(0),
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\);

-- Location: LABCELL_X23_Y31_N24
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~2\,
	sumout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\);

-- Location: LABCELL_X23_Y31_N54
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~3_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\ & \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\ & ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) ) # ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\ & ( 
-- !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\ & 
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~25_sumout\ & ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~29_sumout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(9) & (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~2_combout\ & !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000010000000100100000001000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(9),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~2_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(2),
	datae => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~25_sumout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~29_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~3_combout\);

-- Location: LABCELL_X23_Y31_N48
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~1_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21_sumout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~21_sumout\ & ( 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count[4]~DUPLICATE_q\ & (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~17_sumout\ $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~17_sumout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(3),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count[4]~DUPLICATE_q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~21_sumout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~1_combout\);

-- Location: LABCELL_X23_Y31_N51
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~4_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~1_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~3_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(5) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(5),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~13_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~3_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~1_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~4_combout\);

-- Location: LABCELL_X22_Y30_N15
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~4_combout\ & ( (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Add1~1_sumout\,
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~0_combout\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~4_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5_combout\);

-- Location: LABCELL_X22_Y30_N12
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~6_combout\ = ( \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5_combout\ & ( (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4_combout\) # 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(8))) ) ) # ( !\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~5_combout\ & ( 
-- (\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~q\ & ((!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|Equal1~4_combout\) # (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|count\(8) $ 
-- (!\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|half_duty\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011110000000001101111011011110110111101101111011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:0:pwm|ALT_INV_count\(8),
	datab => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_Equal1~4_combout\,
	datac => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_half_duty\(8),
	datad => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~q\,
	dataf => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|ALT_INV_pwm_out~5_combout\,
	combout => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~6_combout\);

-- Location: FF_X22_Y30_N13
\chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|chenillard_pwm_entity|pwms:9:pwm|pwm_out~q\);

-- Location: FF_X50_Y11_N59
\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(11),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\);

-- Location: FF_X51_Y11_N47
\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(10),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\);

-- Location: MLABCELL_X50_Y11_N27
\duty_value[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[2]~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \duty_value[2]~0_combout\);

-- Location: FF_X51_Y11_N14
\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(9),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\);

-- Location: FF_X50_Y11_N11
\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(7),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\);

-- Location: FF_X50_Y11_N44
\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(6),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y12_N18
\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(4),
	combout => \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1feeder_combout\);

-- Location: FF_X51_Y12_N20
\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1feeder_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\);

-- Location: FF_X50_Y11_N38
\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(5),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y12_N36
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = (!\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	combout => \LessThan4~0_combout\);

-- Location: FF_X51_Y11_N5
\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(2),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\);

-- Location: FF_X51_Y11_N41
\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(1),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\);

-- Location: FF_X51_Y11_N35
\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(0),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\);

-- Location: MLABCELL_X50_Y12_N33
\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|rx_data\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_rx_data\(3),
	combout => \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1feeder_combout\);

-- Location: FF_X50_Y12_N35
\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1feeder_combout\,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y11_N51
\chenillard_pwm_adc_entity|adc_entity|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\);

-- Location: FF_X50_Y11_N23
\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|rx_data\(8),
	sload => VCC,
	ena => \chenillard_pwm_adc_entity|adc_entity|outputs[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\);

-- Location: LABCELL_X54_Y12_N39
\chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( (\LessThan4~0_combout\ & !\chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan4~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan11~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\);

-- Location: LABCELL_X53_Y13_N39
\chenillard_pwm_adc_entity|adc_entity|leds_output~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output[3]~0_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\);

-- Location: LABCELL_X54_Y12_N42
\chenillard_pwm_adc_entity|adc_entity|leds_output~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ ) # ( !\chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ & ( !\duty_value[2]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_duty_value[2]~0_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output~2_combout\);

-- Location: LABCELL_X48_Y14_N36
\chenillard_pwm_adc_entity|adc_entity|leds_output~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( ((\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output[3]~0_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output~3_combout\);

-- Location: LABCELL_X53_Y13_N9
\chenillard_pwm_adc_entity|adc_entity|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan9~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan9~0_combout\);

-- Location: LABCELL_X48_Y14_N45
\chenillard_pwm_adc_entity|adc_entity|leds_output[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output[3]~0_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~6_combout\);

-- Location: MLABCELL_X50_Y11_N48
\chenillard_pwm_adc_entity|adc_entity|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\);

-- Location: LABCELL_X51_Y11_N9
\chenillard_pwm_adc_entity|adc_entity|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\);

-- Location: LABCELL_X48_Y12_N9
\chenillard_pwm_adc_entity|adc_entity|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ 
-- & (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~0_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\);

-- Location: LABCELL_X48_Y12_N39
\chenillard_pwm_adc_entity|adc_entity|leds_output[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output[4]~4_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( ((\chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|Equal4~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output~1_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output[4]~4_combout\);

-- Location: LABCELL_X48_Y14_N33
\chenillard_pwm_adc_entity|adc_entity|leds_output~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|leds_output~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|leds_output[3]~0_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output[3]~0_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|leds_output~5_combout\);

-- Location: LABCELL_X54_Y12_N15
\chenillard_pwm_adc_entity|adc_entity|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan5~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|leds_output~1_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_leds_output~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan5~0_combout\);

-- Location: LABCELL_X46_Y9_N39
\chenillard_pwm_adc_entity|adc_entity|convst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|convst~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|convst~q\ & ( \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\) # 
-- (!\reset_n~input_o\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|convst~q\ & ( \chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|LessThan0~7_combout\ & \reset_n~input_o\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|convst~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|state.start_conversion~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001100000011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan0~7_combout\,
	datac => \ALT_INV_reset_n~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_convst~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.start_conversion~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|convst~0_combout\);

-- Location: FF_X46_Y9_N40
\chenillard_pwm_adc_entity|adc_entity|convst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|convst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|convst~q\);

-- Location: FF_X47_Y11_N53
\chenillard_pwm_adc_entity|adc_entity|state.initial\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \chenillard_pwm_adc_entity|adc_entity|state~10_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|state.initial~q\);

-- Location: LABCELL_X46_Y10_N24
\chenillard_pwm_adc_entity|adc_entity|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[2]~q\) # 
-- (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[0]~q\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[1]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[3]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[2]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[3]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[0]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[1]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\);

-- Location: LABCELL_X46_Y11_N36
\chenillard_pwm_adc_entity|adc_entity|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector0~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|MAIN~0_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ ) ) ) 
-- # ( \chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|Selector0~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN~7_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|MAIN:bit_count[31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN:bit_count[31]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~0_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~7_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector0~1_combout\);

-- Location: MLABCELL_X47_Y11_N24
\chenillard_pwm_adc_entity|adc_entity|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Selector0~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|send_sck~q\ & ( (\chenillard_pwm_adc_entity|adc_entity|state.initial~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|send_sck~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ 
-- & (\chenillard_pwm_adc_entity|adc_entity|state.initial~q\)) # (\chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|Equal1~6_combout\ & 
-- ( !\chenillard_pwm_adc_entity|adc_entity|send_sck~q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|MAIN~6_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|Selector0~1_combout\ & \chenillard_pwm_adc_entity|adc_entity|state.wait_while_busy~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000001010101110011000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.initial~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_MAIN~6_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_state.wait_while_busy~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal1~6_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_send_sck~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|Selector0~2_combout\);

-- Location: LABCELL_X43_Y12_N12
\chenillard_pwm_adc_entity|adc_entity|send_sck~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|send_sck~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Selector0~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Selector0~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|send_sck~feeder_combout\);

-- Location: FF_X43_Y12_N14
\chenillard_pwm_adc_entity|adc_entity|send_sck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \chenillard_pwm_adc_entity|adc_entity|send_sck~feeder_combout\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\);

-- Location: MLABCELL_X42_Y12_N0
\chenillard_pwm_adc_entity|adc_entity|Add5~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~125_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~126\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[0]~q\,
	cin => GND,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~125_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~126\);

-- Location: MLABCELL_X42_Y12_N3
\chenillard_pwm_adc_entity|adc_entity|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~5_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~126\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~6\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[1]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~126\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~5_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~6\);

-- Location: MLABCELL_X42_Y12_N6
\chenillard_pwm_adc_entity|adc_entity|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~1_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~6\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~2\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[2]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~6\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~1_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~2\);

-- Location: FF_X42_Y12_N26
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~1_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\);

-- Location: MLABCELL_X42_Y12_N9
\chenillard_pwm_adc_entity|adc_entity|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~29_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~2\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~30\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[3]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~2\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~29_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~30\);

-- Location: FF_X42_Y12_N50
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~29_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]~q\);

-- Location: MLABCELL_X42_Y12_N12
\chenillard_pwm_adc_entity|adc_entity|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~25_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~30\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~26\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[4]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~30\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~25_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~26\);

-- Location: FF_X42_Y12_N8
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~25_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]~q\);

-- Location: MLABCELL_X42_Y12_N15
\chenillard_pwm_adc_entity|adc_entity|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~21_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~26\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~22\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[5]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~26\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~21_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~22\);

-- Location: FF_X42_Y12_N23
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~21_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]~q\);

-- Location: MLABCELL_X42_Y12_N18
\chenillard_pwm_adc_entity|adc_entity|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~17_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~22\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~18\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[6]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~22\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~17_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~18\);

-- Location: FF_X42_Y12_N29
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~17_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]~q\);

-- Location: MLABCELL_X42_Y12_N21
\chenillard_pwm_adc_entity|adc_entity|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~13_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~18\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~14\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[7]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~18\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~13_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~14\);

-- Location: FF_X42_Y12_N2
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~13_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]~q\);

-- Location: MLABCELL_X42_Y12_N24
\chenillard_pwm_adc_entity|adc_entity|Add5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~57_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~14\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~58\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[8]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~14\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~57_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~58\);

-- Location: LABCELL_X43_Y12_N57
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~57_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~feeder_combout\);

-- Location: FF_X43_Y12_N59
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~q\);

-- Location: MLABCELL_X42_Y12_N27
\chenillard_pwm_adc_entity|adc_entity|Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~53_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~58\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~54\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[9]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~58\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~53_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~54\);

-- Location: FF_X42_Y12_N5
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~53_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]~q\);

-- Location: MLABCELL_X42_Y12_N30
\chenillard_pwm_adc_entity|adc_entity|Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~49_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~54\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~50\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[10]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~54\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~49_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~50\);

-- Location: LABCELL_X43_Y12_N9
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~49_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~feeder_combout\);

-- Location: FF_X43_Y12_N11
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~q\);

-- Location: MLABCELL_X42_Y12_N33
\chenillard_pwm_adc_entity|adc_entity|Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~45_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~50\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~46\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[11]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~50\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~45_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~46\);

-- Location: FF_X42_Y12_N17
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~45_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]~q\);

-- Location: MLABCELL_X42_Y12_N36
\chenillard_pwm_adc_entity|adc_entity|Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~41_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~46\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~42\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[12]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~46\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~41_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~42\);

-- Location: LABCELL_X43_Y12_N36
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~41_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~feeder_combout\);

-- Location: FF_X43_Y12_N38
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~q\);

-- Location: MLABCELL_X42_Y12_N39
\chenillard_pwm_adc_entity|adc_entity|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~37_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~42\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~38\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[13]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~42\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~37_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~38\);

-- Location: LABCELL_X43_Y12_N3
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~37_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~feeder_combout\);

-- Location: FF_X43_Y12_N5
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~q\);

-- Location: MLABCELL_X42_Y12_N42
\chenillard_pwm_adc_entity|adc_entity|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~33_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~38\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~34\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[14]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~38\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~33_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~34\);

-- Location: LABCELL_X43_Y11_N15
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~33_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~feeder_combout\);

-- Location: FF_X43_Y11_N17
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~q\);

-- Location: MLABCELL_X42_Y12_N45
\chenillard_pwm_adc_entity|adc_entity|Add5~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~77_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~34\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~78\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[15]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~34\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~77_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~78\);

-- Location: FF_X42_Y12_N56
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~77_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]~q\);

-- Location: MLABCELL_X42_Y12_N48
\chenillard_pwm_adc_entity|adc_entity|Add5~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~73_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~78\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~74\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[16]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~78\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~73_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~74\);

-- Location: FF_X42_Y12_N53
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~73_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]~q\);

-- Location: MLABCELL_X42_Y12_N51
\chenillard_pwm_adc_entity|adc_entity|Add5~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~69_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~74\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~70\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[17]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~74\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~69_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~70\);

-- Location: FF_X43_Y11_N20
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~69_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]~q\);

-- Location: MLABCELL_X42_Y12_N54
\chenillard_pwm_adc_entity|adc_entity|Add5~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~65_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~70\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~66\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[18]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~70\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~65_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~66\);

-- Location: FF_X42_Y12_N44
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~65_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]~q\);

-- Location: MLABCELL_X42_Y12_N57
\chenillard_pwm_adc_entity|adc_entity|Add5~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~105_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~DUPLICATE_q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~66\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~106\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~DUPLICATE_q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[19]~DUPLICATE_q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~66\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~105_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~106\);

-- Location: LABCELL_X43_Y11_N39
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~105_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~feeder_combout\);

-- Location: FF_X43_Y11_N40
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y11_N0
\chenillard_pwm_adc_entity|adc_entity|Add5~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~121_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~DUPLICATE_q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~106\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~122\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~DUPLICATE_q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[20]~DUPLICATE_q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~106\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~121_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~122\);

-- Location: MLABCELL_X42_Y11_N54
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~121_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~121_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~feeder_combout\);

-- Location: FF_X42_Y11_N56
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y11_N3
\chenillard_pwm_adc_entity|adc_entity|Add5~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~117_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~122\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~118\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[21]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~122\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~117_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~118\);

-- Location: FF_X42_Y11_N53
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~117_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]~q\);

-- Location: MLABCELL_X42_Y11_N6
\chenillard_pwm_adc_entity|adc_entity|Add5~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~113_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~118\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~114\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[22]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~118\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~113_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~114\);

-- Location: FF_X42_Y11_N47
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~113_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]~q\);

-- Location: MLABCELL_X42_Y11_N9
\chenillard_pwm_adc_entity|adc_entity|Add5~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~109_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~114\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~110\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[23]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~114\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~109_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~110\);

-- Location: FF_X42_Y11_N38
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~109_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]~q\);

-- Location: FF_X42_Y11_N55
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~q\);

-- Location: MLABCELL_X42_Y11_N12
\chenillard_pwm_adc_entity|adc_entity|Add5~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~85_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~110\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~86\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[24]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~110\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~85_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~86\);

-- Location: FF_X42_Y11_N43
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~85_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\);

-- Location: MLABCELL_X42_Y11_N15
\chenillard_pwm_adc_entity|adc_entity|Add5~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~81_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~86\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~82\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[25]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~86\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~81_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~82\);

-- Location: MLABCELL_X42_Y11_N48
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~feeder_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Add5~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Add5~81_sumout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~feeder_combout\);

-- Location: FF_X42_Y11_N49
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~q\);

-- Location: MLABCELL_X42_Y11_N18
\chenillard_pwm_adc_entity|adc_entity|Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~61_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~82\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~62\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[26]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~82\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~61_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~62\);

-- Location: FF_X42_Y11_N29
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~61_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]~q\);

-- Location: MLABCELL_X42_Y11_N21
\chenillard_pwm_adc_entity|adc_entity|Add5~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~101_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~62\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~102\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[27]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~62\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~101_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~102\);

-- Location: FF_X42_Y11_N59
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~101_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]~q\);

-- Location: FF_X43_Y11_N41
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~feeder_combout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~q\);

-- Location: MLABCELL_X42_Y11_N45
\chenillard_pwm_adc_entity|adc_entity|LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan4~4_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[22]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[19]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[23]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[20]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[27]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[23]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[20]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[27]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[21]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[22]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[19]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan4~4_combout\);

-- Location: LABCELL_X43_Y11_N42
\chenillard_pwm_adc_entity|adc_entity|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan4~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[5]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[6]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[4]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[14]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[7]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[4]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[14]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[7]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[3]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[5]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[6]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan4~0_combout\);

-- Location: MLABCELL_X42_Y11_N24
\chenillard_pwm_adc_entity|adc_entity|Add5~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~97_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~102\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~98\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[28]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~102\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~97_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~98\);

-- Location: FF_X42_Y11_N14
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~97_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\);

-- Location: MLABCELL_X42_Y11_N27
\chenillard_pwm_adc_entity|adc_entity|Add5~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~93_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~98\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~94\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[29]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~98\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~93_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~94\);

-- Location: FF_X42_Y11_N41
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~93_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\);

-- Location: MLABCELL_X42_Y11_N30
\chenillard_pwm_adc_entity|adc_entity|Add5~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~89_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~94\ ))
-- \chenillard_pwm_adc_entity|adc_entity|Add5~90\ = CARRY(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[30]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~94\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~89_sumout\,
	cout => \chenillard_pwm_adc_entity|adc_entity|Add5~90\);

-- Location: FF_X42_Y11_N2
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~89_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\);

-- Location: MLABCELL_X42_Y11_N39
\chenillard_pwm_adc_entity|adc_entity|LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan4~3_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\ & ( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[29]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[28]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[24]~q\ & !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[1]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[28]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[24]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[30]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[29]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[2]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan4~3_combout\);

-- Location: MLABCELL_X42_Y11_N33
\chenillard_pwm_adc_entity|adc_entity|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|Add5~9_sumout\ = SUM(( \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\ ) + ( GND ) + ( \chenillard_pwm_adc_entity|adc_entity|Add5~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[31]~q\,
	cin => \chenillard_pwm_adc_entity|adc_entity|Add5~90\,
	sumout => \chenillard_pwm_adc_entity|adc_entity|Add5~9_sumout\);

-- Location: FF_X42_Y11_N11
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~9_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\);

-- Location: LABCELL_X43_Y12_N42
\chenillard_pwm_adc_entity|adc_entity|LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[8]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[11]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[13]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[10]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[12]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[13]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[10]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[12]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[9]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[8]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[11]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\);

-- Location: LABCELL_X43_Y11_N51
\chenillard_pwm_adc_entity|adc_entity|LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[18]~q\ & ( !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[15]~q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[17]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[26]~q\ & (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[25]~q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[16]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[17]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[26]~q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[25]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[16]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[18]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[15]~q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\);

-- Location: LABCELL_X43_Y11_N30
\chenillard_pwm_adc_entity|adc_entity|LessThan4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\ & ((!\chenillard_pwm_adc_entity|adc_entity|LessThan4~4_combout\) # ((!\chenillard_pwm_adc_entity|adc_entity|LessThan4~0_combout\) # 
-- (!\chenillard_pwm_adc_entity|adc_entity|LessThan4~3_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\ ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|LessThan4~1_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|LessThan4~2_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~4_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~3_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[31]~q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~2_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\);

-- Location: FF_X42_Y12_N41
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~125_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]~q\);

-- Location: FF_X42_Y12_N32
\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	asdata => \chenillard_pwm_adc_entity|adc_entity|Add5~5_sumout\,
	sclr => \chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\);

-- Location: LABCELL_X43_Y12_N24
\chenillard_pwm_adc_entity|adc_entity|adc_sdi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|adc_sdi~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|LessThan4~5_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[1]~q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[2]~q\) # (!\chenillard_pwm_adc_entity|adc_entity|DATA_SEND:send_counter[0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[1]~q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[2]~q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_DATA_SEND:send_counter[0]~q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan4~5_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|adc_sdi~0_combout\);

-- Location: FF_X43_Y12_N25
\chenillard_pwm_adc_entity|adc_entity|adc_sdi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \chenillard_pwm_adc_entity|adc_entity|send_sck~q\,
	d => \chenillard_pwm_adc_entity|adc_entity|adc_sdi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chenillard_pwm_adc_entity|adc_entity|adc_sdi~q\);

-- Location: IOIBUF_X12_Y0_N52
\select_duty~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_select_duty,
	o => \select_duty~input_o\);

-- Location: LABCELL_X51_Y12_N30
\LessThan12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	combout => \LessThan12~0_combout\);

-- Location: LABCELL_X51_Y12_N33
\LessThan12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \LessThan12~1_combout\);

-- Location: LABCELL_X51_Y12_N15
\LessThan12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ( \LessThan12~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & (!\LessThan12~0_combout\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ( 
-- \LessThan12~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101010101111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datab => \ALT_INV_LessThan12~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan12~1_combout\,
	combout => \LessThan12~2_combout\);

-- Location: IOIBUF_X68_Y14_N44
\duty[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_duty(0),
	o => \duty[0]~input_o\);

-- Location: MLABCELL_X50_Y11_N51
\duty_value[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~9_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	combout => \duty_value[0]~9_combout\);

-- Location: MLABCELL_X50_Y12_N24
\duty_value[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~10_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011000000000011101100000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	combout => \duty_value[1]~10_combout\);

-- Location: LABCELL_X51_Y12_N39
\duty_value[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~11_combout\ = ( \duty_value[1]~10_combout\ & ( (!\duty_value[0]~9_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) ) ) # ( !\duty_value[1]~10_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((!\duty_value[0]~9_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datac => \ALT_INV_duty_value[0]~9_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_duty_value[1]~10_combout\,
	combout => \duty_value[1]~11_combout\);

-- Location: MLABCELL_X50_Y11_N3
\duty_value[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	combout => \duty_value[0]~1_combout\);

-- Location: LABCELL_X51_Y11_N54
\LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~2_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	combout => \LessThan10~2_combout\);

-- Location: LABCELL_X51_Y11_N36
\duty_value[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~2_combout\ = ( \LessThan10~2_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\ & ( ((\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((!\duty_value[0]~1_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) ) # ( !\LessThan10~2_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\ & ( 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((!\duty_value[0]~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) ) # ( 
-- \LessThan10~2_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\ & ( ((\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & !\duty_value[0]~1_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) ) # ( !\LessThan10~2_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\ & ( ((\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & 
-- ((!\duty_value[0]~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110111011101110011001101110111001101110111011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datad => \ALT_INV_duty_value[0]~1_combout\,
	datae => \ALT_INV_LessThan10~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan11~0_combout\,
	combout => \duty_value[0]~2_combout\);

-- Location: MLABCELL_X50_Y11_N33
\LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	combout => \LessThan4~1_combout\);

-- Location: MLABCELL_X50_Y11_N24
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000000000111010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	combout => \LessThan3~0_combout\);

-- Location: MLABCELL_X50_Y11_N18
\duty_value[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~7_combout\ = (!\LessThan4~1_combout\) # ((!\LessThan3~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111110101111111111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan4~1_combout\,
	datac => \ALT_INV_LessThan3~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	combout => \duty_value[0]~7_combout\);

-- Location: LABCELL_X51_Y11_N48
\LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (((\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	combout => \LessThan5~0_combout\);

-- Location: LABCELL_X51_Y11_N15
\duty_value[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~8_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan5~0_combout\ & ( (\LessThan4~1_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan5~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( !\LessThan5~0_combout\ & ( (\LessThan4~1_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\)) ) ) ) 
-- # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( !\LessThan5~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\LessThan4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000001100000000000010101010101010100011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datab => \ALT_INV_LessThan4~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan5~0_combout\,
	combout => \duty_value[0]~8_combout\);

-- Location: LABCELL_X51_Y11_N45
\LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	combout => \LessThan2~0_combout\);

-- Location: LABCELL_X51_Y11_N24
\duty_value[0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~33_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((((\duty_value[0]~8_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & (((\duty_value[0]~8_combout\) # (\duty_value[0]~7_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & 
-- (!\LessThan2~0_combout\ & ((\duty_value[0]~8_combout\) # (\duty_value[0]~7_combout\)))))) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- ((((\duty_value[0]~8_combout\))))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|LessThan11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110010000000010000000111111110111111101100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_LessThan11~0_combout\,
	datad => \ALT_INV_duty_value[0]~7_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_duty_value[0]~8_combout\,
	datag => \ALT_INV_LessThan2~0_combout\,
	combout => \duty_value[0]~33_combout\);

-- Location: MLABCELL_X50_Y11_N54
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan3~0_combout\ ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan3~0_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( !\LessThan3~0_combout\ ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( 
-- !\LessThan3~0_combout\ & ( ((\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan3~0_combout\,
	combout => \LessThan0~0_combout\);

-- Location: MLABCELL_X50_Y11_N6
\LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~0_combout\ = (!\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	combout => \LessThan8~0_combout\);

-- Location: LABCELL_X51_Y11_N42
\duty_value[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\) # 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	combout => \duty_value[0]~3_combout\);

-- Location: LABCELL_X51_Y11_N57
\duty_value[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~4_combout\ = ( \duty_value[0]~3_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((!\LessThan8~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) ) ) # ( 
-- !\duty_value[0]~3_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (((!\LessThan8~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datab => \ALT_INV_LessThan8~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_duty_value[0]~3_combout\,
	combout => \duty_value[0]~4_combout\);

-- Location: MLABCELL_X50_Y11_N39
\LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	combout => \LessThan10~0_combout\);

-- Location: MLABCELL_X50_Y11_N30
\LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~1_combout\ = ( \LessThan10~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) ) ) # ( !\LessThan10~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan10~0_combout\,
	combout => \LessThan10~1_combout\);

-- Location: LABCELL_X51_Y12_N48
\LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ( (((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	combout => \LessThan6~0_combout\);

-- Location: LABCELL_X51_Y11_N6
\LessThan6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~1_combout\ = ( \LessThan6~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) ) ) # ( !\LessThan6~0_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & !\LessThan8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datad => \ALT_INV_LessThan8~0_combout\,
	dataf => \ALT_INV_LessThan6~0_combout\,
	combout => \LessThan6~1_combout\);

-- Location: MLABCELL_X50_Y12_N42
\LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	combout => \LessThan8~1_combout\);

-- Location: MLABCELL_X50_Y12_N9
\duty_value[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~5_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( \LessThan8~0_combout\ & ( (!\LessThan8~1_combout\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( !\LessThan8~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan8~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan8~0_combout\,
	combout => \duty_value[1]~5_combout\);

-- Location: LABCELL_X51_Y11_N0
\duty_value[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~6_combout\ = ( \duty_value[0]~2_combout\ & ( \duty_value[1]~5_combout\ & ( !\LessThan6~1_combout\ ) ) ) # ( !\duty_value[0]~2_combout\ & ( \duty_value[1]~5_combout\ & ( (!\LessThan6~1_combout\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & !\LessThan10~1_combout\)) # (\duty_value[0]~4_combout\))) ) ) ) # ( \duty_value[0]~2_combout\ & ( !\duty_value[1]~5_combout\ & ( (\duty_value[0]~4_combout\ & !\LessThan6~1_combout\) ) 
-- ) ) # ( !\duty_value[0]~2_combout\ & ( !\duty_value[1]~5_combout\ & ( (\duty_value[0]~4_combout\ & !\LessThan6~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000010110011000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datab => \ALT_INV_duty_value[0]~4_combout\,
	datac => \ALT_INV_LessThan10~1_combout\,
	datad => \ALT_INV_LessThan6~1_combout\,
	datae => \ALT_INV_duty_value[0]~2_combout\,
	dataf => \ALT_INV_duty_value[1]~5_combout\,
	combout => \duty_value[0]~6_combout\);

-- Location: LABCELL_X51_Y11_N18
\duty_value[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~29_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & (((!\LessThan10~1_combout\)) # (\duty_value[0]~2_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((((\duty_value[0]~6_combout\))))) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & 
-- (((\duty_value[0]~33_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((((!\LessThan0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010001010100010010111110000101011110111111101110101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datab => \ALT_INV_duty_value[0]~2_combout\,
	datac => \ALT_INV_duty_value[0]~33_combout\,
	datad => \ALT_INV_LessThan0~0_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	dataf => \ALT_INV_duty_value[0]~6_combout\,
	datag => \ALT_INV_LessThan10~1_combout\,
	combout => \duty_value[0]~29_combout\);

-- Location: LABCELL_X51_Y11_N30
\duty_value[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[0]~12_combout\ = ( \duty_value[1]~11_combout\ & ( \duty_value[0]~29_combout\ & ( (\duty[0]~input_o\) # (\select_duty~input_o\) ) ) ) # ( !\duty_value[1]~11_combout\ & ( \duty_value[0]~29_combout\ & ( (!\select_duty~input_o\ & 
-- (((\duty[0]~input_o\)))) # (\select_duty~input_o\ & ((!\duty_value[2]~0_combout\) # ((\LessThan12~2_combout\)))) ) ) ) # ( \duty_value[1]~11_combout\ & ( !\duty_value[0]~29_combout\ & ( (!\select_duty~input_o\ & \duty[0]~input_o\) ) ) ) # ( 
-- !\duty_value[1]~11_combout\ & ( !\duty_value[0]~29_combout\ & ( (!\select_duty~input_o\ & (((\duty[0]~input_o\)))) # (\select_duty~input_o\ & (\duty_value[2]~0_combout\ & (\LessThan12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000001010101001000101111011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_duty~input_o\,
	datab => \ALT_INV_duty_value[2]~0_combout\,
	datac => \ALT_INV_LessThan12~2_combout\,
	datad => \ALT_INV_duty[0]~input_o\,
	datae => \ALT_INV_duty_value[1]~11_combout\,
	dataf => \ALT_INV_duty_value[0]~29_combout\,
	combout => \duty_value[0]~12_combout\);

-- Location: IOIBUF_X68_Y37_N38
\duty[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_duty(1),
	o => \duty[1]~input_o\);

-- Location: LABCELL_X51_Y12_N57
\duty_value[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~19_combout\ = ( \LessThan8~1_combout\ & ( \LessThan6~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) ) ) ) # ( !\LessThan8~1_combout\ & ( 
-- \LessThan6~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- ((\LessThan8~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))) ) ) ) # ( \LessThan8~1_combout\ & ( !\LessThan6~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\LessThan8~0_combout\)) ) ) ) # ( 
-- !\LessThan8~1_combout\ & ( !\LessThan6~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ $ (((\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & !\LessThan8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010111110000101001011010000010100101111101011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \ALT_INV_LessThan8~0_combout\,
	datae => \ALT_INV_LessThan8~1_combout\,
	dataf => \ALT_INV_LessThan6~0_combout\,
	combout => \duty_value[1]~19_combout\);

-- Location: LABCELL_X51_Y12_N0
\duty_value[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~18_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & ( \LessThan2~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- ((!\LessThan4~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & ( \LessThan2~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\LessThan4~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & ( !\LessThan2~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\LessThan4~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\ & ( !\LessThan2~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\LessThan4~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|Equal4~1_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100000111100001110000011110000111000001111000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan4~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~1_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~0_combout\,
	dataf => \ALT_INV_LessThan2~0_combout\,
	combout => \duty_value[1]~18_combout\);

-- Location: LABCELL_X51_Y12_N42
\duty_value[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~20_combout\ = ( \duty_value[1]~18_combout\ & ( \LessThan0~0_combout\ & ( ((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((!\LessThan10~1_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & (!\duty_value[1]~19_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) ) ) ) # ( !\duty_value[1]~18_combout\ & ( \LessThan0~0_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & (((!\LessThan10~1_combout\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & 
-- ((!\duty_value[1]~19_combout\) # ((\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)))) ) ) ) # ( \duty_value[1]~18_combout\ & ( !\LessThan0~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & 
-- (((!\LessThan10~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & (!\duty_value[1]~19_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)))) ) ) ) # ( !\duty_value[1]~18_combout\ & ( !\LessThan0~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((!\LessThan10~1_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & (!\duty_value[1]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001001010101011100100010101011110010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datab => \ALT_INV_duty_value[1]~19_combout\,
	datac => \ALT_INV_LessThan10~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datae => \ALT_INV_duty_value[1]~18_combout\,
	dataf => \ALT_INV_LessThan0~0_combout\,
	combout => \duty_value[1]~20_combout\);

-- Location: LABCELL_X51_Y12_N24
\duty_value[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~21_combout\ = ( \duty_value[2]~0_combout\ & ( \duty_value[1]~20_combout\ & ( (!\select_duty~input_o\ & (((\duty[1]~input_o\)))) # (\select_duty~input_o\ & ((!\LessThan12~2_combout\) # ((\duty_value[1]~11_combout\)))) ) ) ) # ( 
-- !\duty_value[2]~0_combout\ & ( \duty_value[1]~20_combout\ & ( (\duty[1]~input_o\) # (\select_duty~input_o\) ) ) ) # ( \duty_value[2]~0_combout\ & ( !\duty_value[1]~20_combout\ & ( (!\select_duty~input_o\ & (((\duty[1]~input_o\)))) # (\select_duty~input_o\ 
-- & (!\LessThan12~2_combout\ & ((!\duty_value[1]~11_combout\)))) ) ) ) # ( !\duty_value[2]~0_combout\ & ( !\duty_value[1]~20_combout\ & ( (!\select_duty~input_o\ & \duty[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010011100000101001011111010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_duty~input_o\,
	datab => \ALT_INV_LessThan12~2_combout\,
	datac => \ALT_INV_duty[1]~input_o\,
	datad => \ALT_INV_duty_value[1]~11_combout\,
	datae => \ALT_INV_duty_value[2]~0_combout\,
	dataf => \ALT_INV_duty_value[1]~20_combout\,
	combout => \duty_value[1]~21_combout\);

-- Location: IOIBUF_X68_Y40_N44
\duty[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_duty(2),
	o => \duty[2]~input_o\);

-- Location: MLABCELL_X50_Y11_N0
\duty_value[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[2]~13_combout\ = ( \LessThan2~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|Equal4~0_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) # ( !\LessThan2~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_Equal4~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan2~0_combout\,
	combout => \duty_value[2]~13_combout\);

-- Location: MLABCELL_X50_Y11_N45
\duty_value[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[2]~14_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan10~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & \duty_value[2]~0_combout\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( !\LessThan10~0_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\duty_value[2]~0_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001010100000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datad => \ALT_INV_duty_value[2]~0_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan10~0_combout\,
	combout => \duty_value[2]~14_combout\);

-- Location: LABCELL_X51_Y12_N6
\duty_value[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[2]~15_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( \LessThan6~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( !\LessThan6~0_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # (((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (\LessThan8~0_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111011111100000000000000001111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \ALT_INV_LessThan8~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan6~0_combout\,
	combout => \duty_value[2]~15_combout\);

-- Location: MLABCELL_X50_Y11_N15
\duty_value[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[2]~22_combout\ = ( \duty_value[2]~14_combout\ & ( \duty_value[2]~15_combout\ & ( (\select_duty~input_o\) # (\duty[2]~input_o\) ) ) ) # ( !\duty_value[2]~14_combout\ & ( \duty_value[2]~15_combout\ & ( (\select_duty~input_o\) # 
-- (\duty[2]~input_o\) ) ) ) # ( \duty_value[2]~14_combout\ & ( !\duty_value[2]~15_combout\ & ( (\select_duty~input_o\) # (\duty[2]~input_o\) ) ) ) # ( !\duty_value[2]~14_combout\ & ( !\duty_value[2]~15_combout\ & ( (!\select_duty~input_o\ & 
-- (\duty[2]~input_o\)) # (\select_duty~input_o\ & ((\duty_value[2]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty[2]~input_o\,
	datac => \ALT_INV_select_duty~input_o\,
	datad => \ALT_INV_duty_value[2]~13_combout\,
	datae => \ALT_INV_duty_value[2]~14_combout\,
	dataf => \ALT_INV_duty_value[2]~15_combout\,
	combout => \duty_value[2]~22_combout\);

-- Location: IOIBUF_X68_Y37_N55
\duty[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_duty(3),
	o => \duty[3]~input_o\);

-- Location: LABCELL_X53_Y11_N51
\duty_value[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[3]~17_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan6~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( \LessThan6~0_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( !\LessThan6~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) # (\LessThan8~0_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( 
-- !\LessThan6~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101000101010101010101010101010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datac => \ALT_INV_LessThan8~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan6~0_combout\,
	combout => \duty_value[3]~17_combout\);

-- Location: LABCELL_X53_Y11_N57
\duty_value[3]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[3]~24_combout\ = ( \duty_value[3]~17_combout\ & ( (\select_duty~input_o\) # (\duty[3]~input_o\) ) ) # ( !\duty_value[3]~17_combout\ & ( (\duty[3]~input_o\ & !\select_duty~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty[3]~input_o\,
	datad => \ALT_INV_select_duty~input_o\,
	dataf => \ALT_INV_duty_value[3]~17_combout\,
	combout => \duty_value[3]~24_combout\);

-- Location: IOIBUF_X68_Y40_N61
\duty[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_duty(4),
	o => \duty[4]~input_o\);

-- Location: LABCELL_X53_Y11_N36
\duty_value[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[4]~23_combout\ = ( \duty[4]~input_o\ & ( \duty_value[3]~17_combout\ & ( !\select_duty~input_o\ ) ) ) # ( \duty[4]~input_o\ & ( !\duty_value[3]~17_combout\ ) ) # ( !\duty[4]~input_o\ & ( !\duty_value[3]~17_combout\ & ( \select_duty~input_o\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_select_duty~input_o\,
	datae => \ALT_INV_duty[4]~input_o\,
	dataf => \ALT_INV_duty_value[3]~17_combout\,
	combout => \duty_value[4]~23_combout\);

-- Location: DSP_X52_Y11_N0
\servo2_entity|servo_parallel_input|pwm_1|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 20,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 7,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_AX_bus\,
	ay => \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_AY_bus\,
	resulta => \servo2_entity|servo_parallel_input|pwm_1|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X53_Y11_N3
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[18]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~35\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~35\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[18]~feeder_combout\);

-- Location: FF_X53_Y11_N4
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[18]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(18));

-- Location: LABCELL_X56_Y10_N0
\servo2_entity|servo_incremental_input|pwm_1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~65_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(0) ) + ( VCC ) + ( !VCC ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~66\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0),
	cin => GND,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~65_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~66\);

-- Location: MLABCELL_X55_Y9_N6
\servo2_entity|servo_parallel_input|pwm_1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal0~0_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(2) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(0) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(7) & (\servo2_entity|servo_incremental_input|pwm_1|count\(9) & \servo2_entity|servo_incremental_input|pwm_1|count\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal0~0_combout\);

-- Location: MLABCELL_X55_Y11_N54
\servo2_entity|servo_parallel_input|pwm_1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal0~2_combout\ = ( !\servo2_entity|servo_incremental_input|pwm_1|count\(10) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(14) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(16) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(12) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(11) & !\servo2_entity|servo_incremental_input|pwm_1|count\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal0~2_combout\);

-- Location: FF_X56_Y10_N16
\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~33_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\);

-- Location: MLABCELL_X55_Y9_N24
\servo2_entity|servo_parallel_input|pwm_1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(4) & ( \servo2_entity|servo_parallel_input|pwm_1|Equal0~1_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Equal0~0_combout\ & 
-- (\servo2_entity|servo_parallel_input|pwm_1|Equal0~2_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~0_combout\,
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~2_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\,
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~1_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\);

-- Location: FF_X56_Y10_N1
\servo2_entity|servo_incremental_input|pwm_1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~65_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(0));

-- Location: LABCELL_X56_Y10_N3
\servo2_entity|servo_incremental_input|pwm_1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~69_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(1) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~66\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~70\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(1) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~66\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~69_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~70\);

-- Location: FF_X56_Y10_N4
\servo2_entity|servo_incremental_input|pwm_1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~69_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(1));

-- Location: LABCELL_X56_Y10_N6
\servo2_entity|servo_incremental_input|pwm_1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~57_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(2) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~70\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~58\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(2) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~70\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~57_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~58\);

-- Location: FF_X56_Y10_N8
\servo2_entity|servo_incremental_input|pwm_1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~57_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(2));

-- Location: LABCELL_X56_Y10_N9
\servo2_entity|servo_incremental_input|pwm_1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~41_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(3) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~58\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~42\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(3) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~58\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~41_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~42\);

-- Location: FF_X56_Y10_N10
\servo2_entity|servo_incremental_input|pwm_1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~41_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(3));

-- Location: LABCELL_X56_Y10_N12
\servo2_entity|servo_incremental_input|pwm_1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~45_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(4) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~42\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~46\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(4) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~42\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~45_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~46\);

-- Location: FF_X56_Y10_N13
\servo2_entity|servo_incremental_input|pwm_1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~45_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(4));

-- Location: LABCELL_X56_Y10_N15
\servo2_entity|servo_incremental_input|pwm_1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~33_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(5) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~46\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~34\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(5) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(5),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~46\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~33_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~34\);

-- Location: FF_X56_Y10_N17
\servo2_entity|servo_incremental_input|pwm_1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~33_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(5));

-- Location: LABCELL_X56_Y10_N18
\servo2_entity|servo_incremental_input|pwm_1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~13_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(6) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~34\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~14\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(6) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~34\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~13_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~14\);

-- Location: FF_X56_Y10_N19
\servo2_entity|servo_incremental_input|pwm_1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~13_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(6));

-- Location: LABCELL_X56_Y10_N21
\servo2_entity|servo_incremental_input|pwm_1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~17_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(7) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~14\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~18\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(7) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~14\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~17_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~18\);

-- Location: FF_X56_Y10_N22
\servo2_entity|servo_incremental_input|pwm_1|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~17_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(7));

-- Location: LABCELL_X56_Y10_N24
\servo2_entity|servo_incremental_input|pwm_1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~5_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(8) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~18\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~6\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(8) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~18\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~5_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~6\);

-- Location: FF_X56_Y10_N25
\servo2_entity|servo_incremental_input|pwm_1|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~5_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(8));

-- Location: LABCELL_X56_Y10_N27
\servo2_entity|servo_incremental_input|pwm_1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~73_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(9) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~6\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~74\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(9) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~6\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~73_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~74\);

-- Location: FF_X56_Y10_N28
\servo2_entity|servo_incremental_input|pwm_1|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~73_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(9));

-- Location: LABCELL_X56_Y10_N30
\servo2_entity|servo_incremental_input|pwm_1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~77_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(10) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~74\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~78\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(10) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~74\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~77_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~78\);

-- Location: FF_X56_Y10_N31
\servo2_entity|servo_incremental_input|pwm_1|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~77_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(10));

-- Location: LABCELL_X56_Y10_N33
\servo2_entity|servo_incremental_input|pwm_1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~61_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(11) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~78\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~62\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(11) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~78\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~61_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~62\);

-- Location: FF_X56_Y10_N34
\servo2_entity|servo_incremental_input|pwm_1|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~61_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(11));

-- Location: LABCELL_X56_Y10_N36
\servo2_entity|servo_incremental_input|pwm_1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~49_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(12) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~62\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~50\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(12) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~62\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~49_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~50\);

-- Location: FF_X56_Y10_N37
\servo2_entity|servo_incremental_input|pwm_1|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~49_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(12));

-- Location: LABCELL_X56_Y10_N39
\servo2_entity|servo_incremental_input|pwm_1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~53_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(13) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~50\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~54\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(13) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~50\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~53_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~54\);

-- Location: FF_X56_Y10_N40
\servo2_entity|servo_incremental_input|pwm_1|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~53_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(13));

-- Location: LABCELL_X56_Y10_N42
\servo2_entity|servo_incremental_input|pwm_1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~37_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(14) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~54\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~38\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(14) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~54\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~37_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~38\);

-- Location: FF_X56_Y10_N43
\servo2_entity|servo_incremental_input|pwm_1|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~37_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(14));

-- Location: LABCELL_X56_Y10_N45
\servo2_entity|servo_incremental_input|pwm_1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~29_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(15) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~38\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~30\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(15) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~38\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~29_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~30\);

-- Location: FF_X56_Y10_N47
\servo2_entity|servo_incremental_input|pwm_1|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~29_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(15));

-- Location: LABCELL_X56_Y10_N48
\servo2_entity|servo_incremental_input|pwm_1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~21_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(16) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~30\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~22\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(16) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~30\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~21_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~22\);

-- Location: FF_X56_Y10_N49
\servo2_entity|servo_incremental_input|pwm_1|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~21_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(16));

-- Location: LABCELL_X56_Y10_N51
\servo2_entity|servo_incremental_input|pwm_1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~25_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(17) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~22\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~26\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(17) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~22\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~25_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~26\);

-- Location: FF_X56_Y10_N52
\servo2_entity|servo_incremental_input|pwm_1|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~25_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(17));

-- Location: LABCELL_X56_Y10_N54
\servo2_entity|servo_incremental_input|pwm_1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~9_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(18) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~26\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~10\ = CARRY(( \servo2_entity|servo_incremental_input|pwm_1|count\(18) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~26\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~9_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add0~10\);

-- Location: FF_X56_Y10_N55
\servo2_entity|servo_incremental_input|pwm_1|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~9_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(18));

-- Location: LABCELL_X56_Y10_N57
\servo2_entity|servo_incremental_input|pwm_1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add0~1_sumout\ = SUM(( \servo2_entity|servo_incremental_input|pwm_1|count\(19) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add0~10\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add0~1_sumout\);

-- Location: FF_X56_Y10_N58
\servo2_entity|servo_incremental_input|pwm_1|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~1_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count\(19));

-- Location: LABCELL_X58_Y9_N33
\servo2_entity|servo_parallel_input|pwm_1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal0~1_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(17) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(18) & 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(19) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(15) & !\servo2_entity|servo_incremental_input|pwm_1|count\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal0~1_combout\);

-- Location: MLABCELL_X55_Y9_N18
\servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\ & ( \servo2_entity|servo_parallel_input|pwm_1|Equal0~0_combout\ & ( 
-- (\servo2_entity|servo_parallel_input|pwm_1|Equal0~1_combout\ & (\reset_n~input_o\ & (\servo2_entity|servo_parallel_input|pwm_1|Equal0~2_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_reset_n~input_o\,
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~2_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal0~0_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\);

-- Location: FF_X54_Y11_N52
\servo2_entity|servo_parallel_input|pwm_1|half_duty[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(18),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(18));

-- Location: FF_X53_Y11_N56
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~34\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(17));

-- Location: FF_X54_Y11_N49
\servo2_entity|servo_parallel_input|pwm_1|half_duty[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(17),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(17));

-- Location: MLABCELL_X55_Y11_N12
\servo2_entity|servo_parallel_input|pwm_1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~0_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|half_duty\(17) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(17) & (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(18) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(18)))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(17) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(17) & (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(18) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(18),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(17),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~0_combout\);

-- Location: FF_X53_Y11_N7
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~33\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(16));

-- Location: FF_X54_Y11_N47
\servo2_entity|servo_parallel_input|pwm_1|half_duty[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(16),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(16));

-- Location: FF_X53_Y11_N13
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~32\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(15));

-- Location: FF_X54_Y11_N43
\servo2_entity|servo_parallel_input|pwm_1|half_duty[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(15),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(15));

-- Location: FF_X54_Y11_N58
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~31\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(14));

-- Location: FF_X54_Y11_N41
\servo2_entity|servo_parallel_input|pwm_1|half_duty[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(14),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(14));

-- Location: LABCELL_X53_Y11_N9
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[13]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~30\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~30\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[13]~feeder_combout\);

-- Location: FF_X53_Y11_N10
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[13]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(13));

-- Location: FF_X54_Y11_N38
\servo2_entity|servo_parallel_input|pwm_1|half_duty[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(13),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(13));

-- Location: LABCELL_X53_Y11_N33
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[12]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~29\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~29\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[12]~feeder_combout\);

-- Location: FF_X53_Y11_N34
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[12]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(12));

-- Location: FF_X54_Y11_N34
\servo2_entity|servo_parallel_input|pwm_1|half_duty[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(12),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(12));

-- Location: FF_X53_Y11_N31
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~28\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(11));

-- Location: FF_X54_Y11_N31
\servo2_entity|servo_parallel_input|pwm_1|half_duty[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(11),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(11));

-- Location: LABCELL_X53_Y11_N24
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[10]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~27\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~27\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[10]~feeder_combout\);

-- Location: FF_X53_Y11_N25
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[10]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(10));

-- Location: FF_X54_Y11_N29
\servo2_entity|servo_parallel_input|pwm_1|half_duty[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(10),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(10));

-- Location: FF_X53_Y11_N53
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~26\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(9));

-- Location: FF_X54_Y11_N26
\servo2_entity|servo_parallel_input|pwm_1|half_duty[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(9),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(9));

-- Location: LABCELL_X53_Y11_N42
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[8]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~25\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[8]~feeder_combout\);

-- Location: FF_X53_Y11_N43
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[8]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(8));

-- Location: FF_X54_Y11_N22
\servo2_entity|servo_parallel_input|pwm_1|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(8),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(8));

-- Location: FF_X53_Y11_N49
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(7));

-- Location: FF_X54_Y11_N19
\servo2_entity|servo_parallel_input|pwm_1|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(7),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(7));

-- Location: LABCELL_X53_Y11_N15
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[6]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~23\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[6]~feeder_combout\);

-- Location: FF_X53_Y11_N17
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(6));

-- Location: FF_X54_Y11_N16
\servo2_entity|servo_parallel_input|pwm_1|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(6),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(6));

-- Location: LABCELL_X53_Y11_N45
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[5]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~22\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[5]~feeder_combout\);

-- Location: FF_X53_Y11_N46
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(5));

-- Location: FF_X54_Y11_N14
\servo2_entity|servo_parallel_input|pwm_1|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(5),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(5));

-- Location: LABCELL_X53_Y11_N27
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[4]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~21\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[4]~feeder_combout\);

-- Location: FF_X53_Y11_N28
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(4));

-- Location: FF_X54_Y11_N10
\servo2_entity|servo_parallel_input|pwm_1|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(4),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(4));

-- Location: LABCELL_X53_Y11_N0
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[3]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~20\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[3]~feeder_combout\);

-- Location: FF_X53_Y11_N1
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[3]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(3));

-- Location: FF_X54_Y11_N7
\servo2_entity|servo_parallel_input|pwm_1|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(3),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(3));

-- Location: LABCELL_X53_Y11_N18
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[2]~feeder_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Mult0~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Mult0~19\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[2]~feeder_combout\);

-- Location: FF_X53_Y11_N20
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new[2]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(2));

-- Location: FF_X54_Y11_N4
\servo2_entity|servo_parallel_input|pwm_1|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(2),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(2));

-- Location: FF_X51_Y11_N53
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~18\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(1));

-- Location: FF_X51_Y9_N19
\servo2_entity|servo_parallel_input|pwm_1|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(1),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(1));

-- Location: FF_X53_Y11_N41
\servo2_entity|servo_parallel_input|pwm_1|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|Mult0~17\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(0));

-- Location: FF_X54_Y11_N2
\servo2_entity|servo_parallel_input|pwm_1|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_parallel_input|pwm_1|half_duty_new\(0),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|half_duty\(0));

-- Location: LABCELL_X54_Y11_N0
\servo2_entity|servo_parallel_input|pwm_1|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) ) + ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(1) ) + ( !VCC ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~66\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) ) + ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(1),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~66\);

-- Location: LABCELL_X54_Y11_N3
\servo2_entity|servo_parallel_input|pwm_1|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(2) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~66\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~58\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(2) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(2),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~66\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~58\);

-- Location: LABCELL_X54_Y11_N6
\servo2_entity|servo_parallel_input|pwm_1|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~41_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(3) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~58\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~42\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(3) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(3),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~58\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~41_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~42\);

-- Location: LABCELL_X54_Y11_N9
\servo2_entity|servo_parallel_input|pwm_1|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~45_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(4) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~42\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~46\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(4) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(4),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~42\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~45_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~46\);

-- Location: LABCELL_X54_Y11_N12
\servo2_entity|servo_parallel_input|pwm_1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~33_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(5) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~46\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~34\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(5) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(5),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~46\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~33_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~34\);

-- Location: LABCELL_X54_Y11_N15
\servo2_entity|servo_parallel_input|pwm_1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~13_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(6) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~34\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~14\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(6) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(6),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~34\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~13_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~14\);

-- Location: LABCELL_X54_Y11_N18
\servo2_entity|servo_parallel_input|pwm_1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~17_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(7) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~14\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~18\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(7) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(7),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~14\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~17_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~18\);

-- Location: LABCELL_X54_Y11_N21
\servo2_entity|servo_parallel_input|pwm_1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~5_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(8) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~18\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~6\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(8) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(8),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~18\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~5_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~6\);

-- Location: LABCELL_X54_Y11_N24
\servo2_entity|servo_parallel_input|pwm_1|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~69_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(9) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~6\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~70\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(9) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(9),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~6\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~69_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~70\);

-- Location: LABCELL_X54_Y11_N27
\servo2_entity|servo_parallel_input|pwm_1|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~73_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(10) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~70\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~74\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(10) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(10),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~70\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~73_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~74\);

-- Location: LABCELL_X54_Y11_N30
\servo2_entity|servo_parallel_input|pwm_1|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(11) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~74\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~62\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(11) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(11),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~74\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~62\);

-- Location: LABCELL_X54_Y11_N33
\servo2_entity|servo_parallel_input|pwm_1|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~49_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(12) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~62\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~50\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(12) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(12),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~62\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~49_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~50\);

-- Location: LABCELL_X54_Y11_N36
\servo2_entity|servo_parallel_input|pwm_1|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~53_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(13) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~50\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~54\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(13) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(13),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~50\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~53_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~54\);

-- Location: LABCELL_X54_Y11_N39
\servo2_entity|servo_parallel_input|pwm_1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~37_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(14) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~54\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~38\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(14) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(14),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~54\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~37_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~38\);

-- Location: LABCELL_X54_Y11_N42
\servo2_entity|servo_parallel_input|pwm_1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~29_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(15) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~38\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~30\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(15) ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(15),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~38\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~29_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~30\);

-- Location: LABCELL_X54_Y11_N45
\servo2_entity|servo_parallel_input|pwm_1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(16) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~30\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~22\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(16) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(16),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~30\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~22\);

-- Location: LABCELL_X54_Y11_N48
\servo2_entity|servo_parallel_input|pwm_1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(17) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~22\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~26\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(17) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(17),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~22\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~26\);

-- Location: LABCELL_X54_Y11_N51
\servo2_entity|servo_parallel_input|pwm_1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~9_sumout\ = SUM(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(18) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~26\ ))
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~10\ = CARRY(( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(18) ) + ( VCC ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(18),
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~26\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~9_sumout\,
	cout => \servo2_entity|servo_parallel_input|pwm_1|Add1~10\);

-- Location: LABCELL_X54_Y11_N54
\servo2_entity|servo_parallel_input|pwm_1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Add1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \servo2_entity|servo_parallel_input|pwm_1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \servo2_entity|servo_parallel_input|pwm_1|Add1~10\,
	sumout => \servo2_entity|servo_parallel_input|pwm_1|Add1~1_sumout\);

-- Location: FF_X56_Y10_N14
\servo2_entity|servo_incremental_input|pwm_1|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|Add0~45_sumout\,
	clrn => \reset_n~input_o\,
	sclr => \servo2_entity|servo_parallel_input|pwm_1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|count[4]~DUPLICATE_q\);

-- Location: MLABCELL_X55_Y11_N36
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~3_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count[4]~DUPLICATE_q\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Add1~45_sumout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(3) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~41_sumout\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count[4]~DUPLICATE_q\ & ( (!\servo2_entity|servo_parallel_input|pwm_1|Add1~45_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(3) $ (\servo2_entity|servo_parallel_input|pwm_1|Add1~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010010000010100000110000010100000100100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~45_sumout\,
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~41_sumout\,
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[4]~DUPLICATE_q\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~3_combout\);

-- Location: MLABCELL_X55_Y11_N30
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~4_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~37_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(14) & (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~3_combout\ & 
-- (!\servo2_entity|servo_parallel_input|pwm_1|Add1~33_sumout\ $ (\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\)))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~37_sumout\ & ( 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(14) & (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~3_combout\ & (!\servo2_entity|servo_parallel_input|pwm_1|Add1~33_sumout\ $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000100000000001000010000000000001000010000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~33_sumout\,
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\,
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~3_combout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~37_sumout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~4_combout\);

-- Location: MLABCELL_X55_Y11_N15
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~7_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~69_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(9) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(10) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~73_sumout\))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~69_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(9) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(10) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~73_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~73_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~69_sumout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~7_combout\);

-- Location: LABCELL_X51_Y9_N15
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(1) & 
-- \servo2_entity|servo_incremental_input|pwm_1|count\(0)) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(1) & 
-- \servo2_entity|servo_incremental_input|pwm_1|count\(0)) ) ) ) # ( \servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\ & ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(1) & 
-- !\servo2_entity|servo_incremental_input|pwm_1|count\(0)) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~65_sumout\ & ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(1) & 
-- !\servo2_entity|servo_incremental_input|pwm_1|count\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000010101010000000000000000101010100000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0),
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~65_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(0),
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\);

-- Location: LABCELL_X56_Y9_N57
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~6_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(11) & 
-- (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(2))) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\ & ( 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(11) & (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\ & !\servo2_entity|servo_incremental_input|pwm_1|count\(2))) ) ) ) # ( \servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\ & ( 
-- !\servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(11) & (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(2))) ) ) ) # ( 
-- !\servo2_entity|servo_parallel_input|pwm_1|Add1~57_sumout\ & ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~61_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(11) & (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~5_combout\ & 
-- !\servo2_entity|servo_incremental_input|pwm_1|count\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000101000000101000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~5_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2),
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~57_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~61_sumout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~6_combout\);

-- Location: MLABCELL_X55_Y11_N6
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~8_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~49_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~6_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(12) & 
-- (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~7_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(13) $ (\servo2_entity|servo_parallel_input|pwm_1|Add1~53_sumout\)))) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~49_sumout\ 
-- & ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~6_combout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(12) & (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~7_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(13) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~53_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~53_sumout\,
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~7_combout\,
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~49_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~6_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~8_combout\);

-- Location: MLABCELL_X55_Y11_N51
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~9_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~8_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~4_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(15) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~29_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~4_combout\,
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~29_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~8_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~9_combout\);

-- Location: LABCELL_X54_Y10_N45
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~0_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~13_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(6) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(7) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~17_sumout\))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~13_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(6) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(7) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|Add1~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~17_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~13_sumout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~0_combout\);

-- Location: LABCELL_X54_Y10_N24
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~1_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~0_combout\ & ( \servo2_entity|servo_parallel_input|pwm_1|Add1~9_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(18) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) $ (\servo2_entity|servo_parallel_input|pwm_1|Add1~5_sumout\))) ) ) ) # ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~0_combout\ & ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~9_sumout\ & 
-- ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(18) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) $ (\servo2_entity|servo_parallel_input|pwm_1|Add1~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100001001000010000000000000000000010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~5_sumout\,
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~0_combout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~9_sumout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~1_combout\);

-- Location: MLABCELL_X55_Y11_N42
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~2_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(17) & 
-- \servo2_entity|servo_incremental_input|pwm_1|count\(16)) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\ & ( \servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(17) & 
-- \servo2_entity|servo_incremental_input|pwm_1|count\(16)) ) ) ) # ( \servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\ & ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(17) & 
-- !\servo2_entity|servo_incremental_input|pwm_1|count\(16)) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~25_sumout\ & ( !\servo2_entity|servo_parallel_input|pwm_1|Add1~21_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(17) & 
-- !\servo2_entity|servo_incremental_input|pwm_1|count\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16),
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~25_sumout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~21_sumout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~2_combout\);

-- Location: MLABCELL_X55_Y11_N18
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~10_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~1_combout\ & ( \servo2_entity|servo_parallel_input|pwm_1|pwm_out~2_combout\ & ( 
-- (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~9_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(19) $ (!\servo2_entity|servo_parallel_input|pwm_1|Add1~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19),
	datab => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Add1~1_sumout\,
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~9_combout\,
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~1_combout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~2_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~10_combout\);

-- Location: MLABCELL_X55_Y11_N48
\servo2_entity|servo_parallel_input|pwm_1|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~2_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(12) & ( (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(12) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(11) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(11)))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(12) & ( (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(12) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(11) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(11),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(12),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~2_combout\);

-- Location: MLABCELL_X55_Y9_N51
\servo2_entity|servo_parallel_input|pwm_1|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~3_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|half_duty\(8) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(8) & (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(9) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(9)))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(8) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) & (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(9) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(9),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(8),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~3_combout\);

-- Location: MLABCELL_X55_Y9_N57
\servo2_entity|servo_parallel_input|pwm_1|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~4_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(6) & ( (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(6) & (!\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\ $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(5)))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(6) & ( (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(6) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\ $ (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(6),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(5),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~4_combout\);

-- Location: LABCELL_X56_Y9_N39
\servo2_entity|servo_parallel_input|pwm_1|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~6_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(2) & ( (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(3) & 
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty\(2)) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(2) & ( (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(3) & 
-- \servo2_entity|servo_parallel_input|pwm_1|half_duty\(2)) ) ) ) # ( \servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(2) & ( (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(3) & 
-- !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(2)) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(2) & ( (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(3) & 
-- !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(3),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(2),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~6_combout\);

-- Location: LABCELL_X51_Y9_N18
\servo2_entity|servo_parallel_input|pwm_1|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~5_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|half_duty\(1) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(19) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(1) & 
-- (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) $ (\servo2_entity|servo_incremental_input|pwm_1|count\(0)))) ) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(1) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(19) & ( 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(1) & (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(0) $ (\servo2_entity|servo_incremental_input|pwm_1|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010010000010100000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1),
	datab => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(0),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0),
	datae => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(1),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~5_combout\);

-- Location: MLABCELL_X55_Y9_N39
\servo2_entity|servo_parallel_input|pwm_1|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~7_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Equal1~5_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Equal1~6_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(4) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~6_combout\,
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(4),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~5_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~7_combout\);

-- Location: MLABCELL_X55_Y9_N48
\servo2_entity|servo_parallel_input|pwm_1|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~8_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Equal1~7_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Equal1~4_combout\ & (!\servo2_entity|servo_parallel_input|pwm_1|half_duty\(7) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~4_combout\,
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(7),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~7_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~8_combout\);

-- Location: MLABCELL_X55_Y9_N54
\servo2_entity|servo_parallel_input|pwm_1|Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~9_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Equal1~8_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Equal1~3_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(10) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~3_combout\,
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(10),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~8_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~9_combout\);

-- Location: MLABCELL_X55_Y11_N3
\servo2_entity|servo_parallel_input|pwm_1|Equal1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~10_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Equal1~9_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Equal1~2_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(13) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~2_combout\,
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(13),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~9_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~10_combout\);

-- Location: MLABCELL_X55_Y11_N33
\servo2_entity|servo_parallel_input|pwm_1|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~1_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|half_duty\(15) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(15) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(14) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(14)))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|half_duty\(15) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(15) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(14) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(14),
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(15),
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~1_combout\);

-- Location: MLABCELL_X55_Y11_N27
\servo2_entity|servo_parallel_input|pwm_1|Equal1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|Equal1~11_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Equal1~1_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|Equal1~10_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(16) $ 
-- (\servo2_entity|servo_parallel_input|pwm_1|half_duty\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16),
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_half_duty\(16),
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~10_combout\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~1_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|Equal1~11_combout\);

-- Location: MLABCELL_X55_Y11_N24
\servo2_entity|servo_parallel_input|pwm_1|pwm_out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|pwm_1|pwm_out~11_combout\ = ( \servo2_entity|servo_parallel_input|pwm_1|Equal1~11_combout\ & ( (!\servo2_entity|servo_parallel_input|pwm_1|Equal1~0_combout\ & ((\servo2_entity|servo_parallel_input|pwm_1|pwm_out~q\) # 
-- (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~10_combout\))) ) ) # ( !\servo2_entity|servo_parallel_input|pwm_1|Equal1~11_combout\ & ( (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~q\) # 
-- (\servo2_entity|servo_parallel_input|pwm_1|pwm_out~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~0_combout\,
	datac => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~10_combout\,
	datad => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_pwm_out~q\,
	dataf => \servo2_entity|servo_parallel_input|pwm_1|ALT_INV_Equal1~11_combout\,
	combout => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~11_combout\);

-- Location: FF_X55_Y11_N25
\servo2_entity|servo_parallel_input|pwm_1|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~11_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_parallel_input|pwm_1|pwm_out~q\);

-- Location: FF_X47_Y12_N11
\servo2_entity|servo_incremental_input|clk_div_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~1_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(26));

-- Location: MLABCELL_X47_Y13_N0
\servo2_entity|servo_incremental_input|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~109_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(0) ) + ( VCC ) + ( !VCC ))
-- \servo2_entity|servo_incremental_input|Add0~110\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(0),
	cin => GND,
	sumout => \servo2_entity|servo_incremental_input|Add0~109_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~110\);

-- Location: FF_X47_Y13_N2
\servo2_entity|servo_incremental_input|clk_div_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~109_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(0));

-- Location: MLABCELL_X47_Y13_N3
\servo2_entity|servo_incremental_input|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~113_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(1) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~110\ ))
-- \servo2_entity|servo_incremental_input|Add0~114\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(1) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(1),
	cin => \servo2_entity|servo_incremental_input|Add0~110\,
	sumout => \servo2_entity|servo_incremental_input|Add0~113_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~114\);

-- Location: FF_X47_Y13_N5
\servo2_entity|servo_incremental_input|clk_div_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~113_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(1));

-- Location: MLABCELL_X47_Y13_N6
\servo2_entity|servo_incremental_input|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~117_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(2) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~114\ ))
-- \servo2_entity|servo_incremental_input|Add0~118\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(2) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(2),
	cin => \servo2_entity|servo_incremental_input|Add0~114\,
	sumout => \servo2_entity|servo_incremental_input|Add0~117_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~118\);

-- Location: FF_X47_Y13_N8
\servo2_entity|servo_incremental_input|clk_div_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~117_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(2));

-- Location: MLABCELL_X47_Y13_N9
\servo2_entity|servo_incremental_input|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~121_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(3) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~118\ ))
-- \servo2_entity|servo_incremental_input|Add0~122\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(3) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(3),
	cin => \servo2_entity|servo_incremental_input|Add0~118\,
	sumout => \servo2_entity|servo_incremental_input|Add0~121_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~122\);

-- Location: FF_X47_Y13_N11
\servo2_entity|servo_incremental_input|clk_div_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~121_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(3));

-- Location: MLABCELL_X47_Y13_N12
\servo2_entity|servo_incremental_input|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~125_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(4) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~122\ ))
-- \servo2_entity|servo_incremental_input|Add0~126\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(4) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(4),
	cin => \servo2_entity|servo_incremental_input|Add0~122\,
	sumout => \servo2_entity|servo_incremental_input|Add0~125_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~126\);

-- Location: FF_X47_Y13_N14
\servo2_entity|servo_incremental_input|clk_div_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~125_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(4));

-- Location: MLABCELL_X47_Y13_N15
\servo2_entity|servo_incremental_input|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~89_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(5) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~126\ ))
-- \servo2_entity|servo_incremental_input|Add0~90\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(5) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(5),
	cin => \servo2_entity|servo_incremental_input|Add0~126\,
	sumout => \servo2_entity|servo_incremental_input|Add0~89_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~90\);

-- Location: FF_X47_Y13_N17
\servo2_entity|servo_incremental_input|clk_div_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~89_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(5));

-- Location: MLABCELL_X47_Y13_N18
\servo2_entity|servo_incremental_input|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~49_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(6) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~90\ ))
-- \servo2_entity|servo_incremental_input|Add0~50\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(6) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(6),
	cin => \servo2_entity|servo_incremental_input|Add0~90\,
	sumout => \servo2_entity|servo_incremental_input|Add0~49_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~50\);

-- Location: FF_X47_Y13_N20
\servo2_entity|servo_incremental_input|clk_div_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~49_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(6));

-- Location: MLABCELL_X47_Y13_N21
\servo2_entity|servo_incremental_input|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~53_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(7) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~50\ ))
-- \servo2_entity|servo_incremental_input|Add0~54\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(7) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(7),
	cin => \servo2_entity|servo_incremental_input|Add0~50\,
	sumout => \servo2_entity|servo_incremental_input|Add0~53_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~54\);

-- Location: FF_X47_Y13_N23
\servo2_entity|servo_incremental_input|clk_div_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~53_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(7));

-- Location: MLABCELL_X47_Y13_N24
\servo2_entity|servo_incremental_input|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~57_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(8) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~54\ ))
-- \servo2_entity|servo_incremental_input|Add0~58\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(8) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(8),
	cin => \servo2_entity|servo_incremental_input|Add0~54\,
	sumout => \servo2_entity|servo_incremental_input|Add0~57_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~58\);

-- Location: FF_X47_Y13_N26
\servo2_entity|servo_incremental_input|clk_div_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~57_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(8));

-- Location: MLABCELL_X47_Y13_N27
\servo2_entity|servo_incremental_input|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~61_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(9) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~58\ ))
-- \servo2_entity|servo_incremental_input|Add0~62\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(9) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(9),
	cin => \servo2_entity|servo_incremental_input|Add0~58\,
	sumout => \servo2_entity|servo_incremental_input|Add0~61_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~62\);

-- Location: FF_X47_Y13_N29
\servo2_entity|servo_incremental_input|clk_div_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~61_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(9));

-- Location: MLABCELL_X47_Y13_N30
\servo2_entity|servo_incremental_input|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~65_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(10) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~62\ ))
-- \servo2_entity|servo_incremental_input|Add0~66\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(10) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(10),
	cin => \servo2_entity|servo_incremental_input|Add0~62\,
	sumout => \servo2_entity|servo_incremental_input|Add0~65_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~66\);

-- Location: FF_X47_Y13_N32
\servo2_entity|servo_incremental_input|clk_div_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~65_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(10));

-- Location: MLABCELL_X47_Y13_N33
\servo2_entity|servo_incremental_input|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~93_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(11) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~66\ ))
-- \servo2_entity|servo_incremental_input|Add0~94\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(11) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(11),
	cin => \servo2_entity|servo_incremental_input|Add0~66\,
	sumout => \servo2_entity|servo_incremental_input|Add0~93_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~94\);

-- Location: FF_X47_Y13_N35
\servo2_entity|servo_incremental_input|clk_div_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~93_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(11));

-- Location: MLABCELL_X47_Y13_N36
\servo2_entity|servo_incremental_input|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~97_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(12) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~94\ ))
-- \servo2_entity|servo_incremental_input|Add0~98\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(12) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(12),
	cin => \servo2_entity|servo_incremental_input|Add0~94\,
	sumout => \servo2_entity|servo_incremental_input|Add0~97_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~98\);

-- Location: FF_X47_Y13_N38
\servo2_entity|servo_incremental_input|clk_div_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~97_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(12));

-- Location: MLABCELL_X47_Y13_N39
\servo2_entity|servo_incremental_input|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~101_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(13) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~98\ ))
-- \servo2_entity|servo_incremental_input|Add0~102\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(13) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(13),
	cin => \servo2_entity|servo_incremental_input|Add0~98\,
	sumout => \servo2_entity|servo_incremental_input|Add0~101_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~102\);

-- Location: FF_X47_Y13_N41
\servo2_entity|servo_incremental_input|clk_div_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~101_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(13));

-- Location: MLABCELL_X47_Y13_N42
\servo2_entity|servo_incremental_input|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~105_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(14) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~102\ ))
-- \servo2_entity|servo_incremental_input|Add0~106\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(14) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(14),
	cin => \servo2_entity|servo_incremental_input|Add0~102\,
	sumout => \servo2_entity|servo_incremental_input|Add0~105_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~106\);

-- Location: FF_X47_Y13_N44
\servo2_entity|servo_incremental_input|clk_div_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~105_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(14));

-- Location: MLABCELL_X47_Y13_N45
\servo2_entity|servo_incremental_input|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~33_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(15) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~106\ ))
-- \servo2_entity|servo_incremental_input|Add0~34\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(15) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(15),
	cin => \servo2_entity|servo_incremental_input|Add0~106\,
	sumout => \servo2_entity|servo_incremental_input|Add0~33_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~34\);

-- Location: FF_X47_Y13_N47
\servo2_entity|servo_incremental_input|clk_div_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~33_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(15));

-- Location: MLABCELL_X47_Y13_N48
\servo2_entity|servo_incremental_input|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~69_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(16) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~34\ ))
-- \servo2_entity|servo_incremental_input|Add0~70\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(16) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(16),
	cin => \servo2_entity|servo_incremental_input|Add0~34\,
	sumout => \servo2_entity|servo_incremental_input|Add0~69_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~70\);

-- Location: FF_X47_Y13_N50
\servo2_entity|servo_incremental_input|clk_div_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~69_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(16));

-- Location: MLABCELL_X47_Y13_N51
\servo2_entity|servo_incremental_input|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~37_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(17) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~70\ ))
-- \servo2_entity|servo_incremental_input|Add0~38\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(17) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(17),
	cin => \servo2_entity|servo_incremental_input|Add0~70\,
	sumout => \servo2_entity|servo_incremental_input|Add0~37_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~38\);

-- Location: FF_X47_Y13_N53
\servo2_entity|servo_incremental_input|clk_div_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~37_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(17));

-- Location: MLABCELL_X47_Y13_N54
\servo2_entity|servo_incremental_input|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~41_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(18) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~38\ ))
-- \servo2_entity|servo_incremental_input|Add0~42\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(18) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(18),
	cin => \servo2_entity|servo_incremental_input|Add0~38\,
	sumout => \servo2_entity|servo_incremental_input|Add0~41_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~42\);

-- Location: FF_X47_Y13_N56
\servo2_entity|servo_incremental_input|clk_div_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~41_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(18));

-- Location: MLABCELL_X47_Y13_N57
\servo2_entity|servo_incremental_input|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~45_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(19) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~42\ ))
-- \servo2_entity|servo_incremental_input|Add0~46\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(19) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(19),
	cin => \servo2_entity|servo_incremental_input|Add0~42\,
	sumout => \servo2_entity|servo_incremental_input|Add0~45_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~46\);

-- Location: FF_X47_Y13_N59
\servo2_entity|servo_incremental_input|clk_div_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~45_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(19));

-- Location: MLABCELL_X47_Y12_N0
\servo2_entity|servo_incremental_input|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~13_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(20) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~46\ ))
-- \servo2_entity|servo_incremental_input|Add0~14\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(20) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(20),
	cin => \servo2_entity|servo_incremental_input|Add0~46\,
	sumout => \servo2_entity|servo_incremental_input|Add0~13_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~14\);

-- Location: FF_X47_Y12_N44
\servo2_entity|servo_incremental_input|clk_div_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~13_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(20));

-- Location: MLABCELL_X47_Y12_N3
\servo2_entity|servo_incremental_input|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~73_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(21) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~14\ ))
-- \servo2_entity|servo_incremental_input|Add0~74\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(21) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(21),
	cin => \servo2_entity|servo_incremental_input|Add0~14\,
	sumout => \servo2_entity|servo_incremental_input|Add0~73_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~74\);

-- Location: FF_X47_Y12_N38
\servo2_entity|servo_incremental_input|clk_div_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~73_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(21));

-- Location: MLABCELL_X47_Y12_N6
\servo2_entity|servo_incremental_input|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~77_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(22) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~74\ ))
-- \servo2_entity|servo_incremental_input|Add0~78\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(22) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(22),
	cin => \servo2_entity|servo_incremental_input|Add0~74\,
	sumout => \servo2_entity|servo_incremental_input|Add0~77_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~78\);

-- Location: FF_X47_Y12_N50
\servo2_entity|servo_incremental_input|clk_div_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~77_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(22));

-- Location: MLABCELL_X47_Y12_N9
\servo2_entity|servo_incremental_input|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~81_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(23) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~78\ ))
-- \servo2_entity|servo_incremental_input|Add0~82\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(23) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(23),
	cin => \servo2_entity|servo_incremental_input|Add0~78\,
	sumout => \servo2_entity|servo_incremental_input|Add0~81_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~82\);

-- Location: FF_X47_Y12_N46
\servo2_entity|servo_incremental_input|clk_div_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~81_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(23));

-- Location: MLABCELL_X47_Y12_N12
\servo2_entity|servo_incremental_input|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~85_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(24) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~82\ ))
-- \servo2_entity|servo_incremental_input|Add0~86\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(24) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(24),
	cin => \servo2_entity|servo_incremental_input|Add0~82\,
	sumout => \servo2_entity|servo_incremental_input|Add0~85_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~86\);

-- Location: FF_X47_Y12_N40
\servo2_entity|servo_incremental_input|clk_div_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~85_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(24));

-- Location: MLABCELL_X47_Y12_N15
\servo2_entity|servo_incremental_input|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~17_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(25) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~86\ ))
-- \servo2_entity|servo_incremental_input|Add0~18\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(25) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(25),
	cin => \servo2_entity|servo_incremental_input|Add0~86\,
	sumout => \servo2_entity|servo_incremental_input|Add0~17_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~18\);

-- Location: FF_X47_Y12_N52
\servo2_entity|servo_incremental_input|clk_div_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~17_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(25));

-- Location: MLABCELL_X47_Y12_N18
\servo2_entity|servo_incremental_input|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~1_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(26) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~18\ ))
-- \servo2_entity|servo_incremental_input|Add0~2\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(26) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(26),
	cin => \servo2_entity|servo_incremental_input|Add0~18\,
	sumout => \servo2_entity|servo_incremental_input|Add0~1_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~2\);

-- Location: FF_X47_Y12_N35
\servo2_entity|servo_incremental_input|clk_div_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|Add0~9_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(31));

-- Location: MLABCELL_X47_Y12_N21
\servo2_entity|servo_incremental_input|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~21_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(27) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~2\ ))
-- \servo2_entity|servo_incremental_input|Add0~22\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(27) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(27),
	cin => \servo2_entity|servo_incremental_input|Add0~2\,
	sumout => \servo2_entity|servo_incremental_input|Add0~21_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~22\);

-- Location: FF_X47_Y12_N4
\servo2_entity|servo_incremental_input|clk_div_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~21_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(27));

-- Location: MLABCELL_X47_Y12_N24
\servo2_entity|servo_incremental_input|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~25_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(28) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~22\ ))
-- \servo2_entity|servo_incremental_input|Add0~26\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(28) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(28),
	cin => \servo2_entity|servo_incremental_input|Add0~22\,
	sumout => \servo2_entity|servo_incremental_input|Add0~25_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~26\);

-- Location: FF_X47_Y12_N22
\servo2_entity|servo_incremental_input|clk_div_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~25_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(28));

-- Location: MLABCELL_X47_Y12_N27
\servo2_entity|servo_incremental_input|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~29_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(29) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~26\ ))
-- \servo2_entity|servo_incremental_input|Add0~30\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(29) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(29),
	cin => \servo2_entity|servo_incremental_input|Add0~26\,
	sumout => \servo2_entity|servo_incremental_input|Add0~29_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~30\);

-- Location: FF_X47_Y12_N16
\servo2_entity|servo_incremental_input|clk_div_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~29_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(29));

-- Location: MLABCELL_X47_Y12_N30
\servo2_entity|servo_incremental_input|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~5_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(30) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~30\ ))
-- \servo2_entity|servo_incremental_input|Add0~6\ = CARRY(( \servo2_entity|servo_incremental_input|clk_div_count\(30) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(30),
	cin => \servo2_entity|servo_incremental_input|Add0~30\,
	sumout => \servo2_entity|servo_incremental_input|Add0~5_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add0~6\);

-- Location: FF_X47_Y12_N29
\servo2_entity|servo_incremental_input|clk_div_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|Add0~5_sumout\,
	sclr => \servo2_entity|servo_incremental_input|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|clk_div_count\(30));

-- Location: MLABCELL_X47_Y12_N33
\servo2_entity|servo_incremental_input|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add0~9_sumout\ = SUM(( \servo2_entity|servo_incremental_input|clk_div_count\(31) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_clk_div_count\(31),
	cin => \servo2_entity|servo_incremental_input|Add0~6\,
	sumout => \servo2_entity|servo_incremental_input|Add0~9_sumout\);

-- Location: LABCELL_X48_Y13_N42
\servo2_entity|servo_incremental_input|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~3_combout\ = ( !\servo2_entity|servo_incremental_input|Add0~121_sumout\ & ( (!\servo2_entity|servo_incremental_input|Add0~109_sumout\ & (!\servo2_entity|servo_incremental_input|Add0~113_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|Add0~117_sumout\ & !\servo2_entity|servo_incremental_input|Add0~125_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_Add0~109_sumout\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_Add0~113_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~117_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Add0~125_sumout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Add0~121_sumout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~3_combout\);

-- Location: LABCELL_X48_Y13_N36
\servo2_entity|servo_incremental_input|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~4_combout\ = ( \servo2_entity|servo_incremental_input|Add0~105_sumout\ & ( !\servo2_entity|servo_incremental_input|Add0~101_sumout\ & ( (!\servo2_entity|servo_incremental_input|Add0~89_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|Add0~93_sumout\ & (!\servo2_entity|servo_incremental_input|Add0~97_sumout\ & \servo2_entity|servo_incremental_input|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_Add0~89_sumout\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_Add0~93_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~97_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~3_combout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_Add0~105_sumout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Add0~101_sumout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~4_combout\);

-- Location: MLABCELL_X47_Y12_N45
\servo2_entity|servo_incremental_input|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~5_combout\ = ( !\servo2_entity|servo_incremental_input|Add0~81_sumout\ & ( \servo2_entity|servo_incremental_input|Equal0~4_combout\ & ( (\servo2_entity|servo_incremental_input|Add0~69_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|Add0~77_sumout\ & (!\servo2_entity|servo_incremental_input|Add0~85_sumout\ & !\servo2_entity|servo_incremental_input|Add0~73_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_Add0~69_sumout\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_Add0~77_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~85_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Add0~73_sumout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_Add0~81_sumout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~4_combout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~5_combout\);

-- Location: LABCELL_X46_Y13_N39
\servo2_entity|servo_incremental_input|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~0_combout\ = ( \servo2_entity|servo_incremental_input|Add0~61_sumout\ & ( !\servo2_entity|servo_incremental_input|Add0~57_sumout\ & ( (!\servo2_entity|servo_incremental_input|Add0~53_sumout\ & 
-- (\servo2_entity|servo_incremental_input|Add0~49_sumout\ & !\servo2_entity|servo_incremental_input|Add0~65_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_Add0~53_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~49_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Add0~65_sumout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_Add0~61_sumout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Add0~57_sumout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~0_combout\);

-- Location: MLABCELL_X47_Y12_N39
\servo2_entity|servo_incremental_input|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~1_combout\ = ( \servo2_entity|servo_incremental_input|Add0~37_sumout\ & ( \servo2_entity|servo_incremental_input|Equal0~0_combout\ & ( (\servo2_entity|servo_incremental_input|Add0~45_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|Add0~33_sumout\ & \servo2_entity|servo_incremental_input|Add0~41_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|ALT_INV_Add0~45_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~33_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Add0~41_sumout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_Add0~37_sumout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~0_combout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~1_combout\);

-- Location: MLABCELL_X47_Y12_N51
\servo2_entity|servo_incremental_input|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~2_combout\ = ( !\servo2_entity|servo_incremental_input|Add0~21_sumout\ & ( \servo2_entity|servo_incremental_input|Equal0~1_combout\ & ( (!\servo2_entity|servo_incremental_input|Add0~13_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|Add0~17_sumout\ & (!\servo2_entity|servo_incremental_input|Add0~29_sumout\ & !\servo2_entity|servo_incremental_input|Add0~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_Add0~13_sumout\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_Add0~17_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~29_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Add0~25_sumout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_Add0~21_sumout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~1_combout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~2_combout\);

-- Location: MLABCELL_X47_Y12_N54
\servo2_entity|servo_incremental_input|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Equal0~6_combout\ = ( \servo2_entity|servo_incremental_input|Equal0~5_combout\ & ( \servo2_entity|servo_incremental_input|Equal0~2_combout\ & ( (!\servo2_entity|servo_incremental_input|Add0~1_sumout\ & 
-- (!\servo2_entity|servo_incremental_input|Add0~9_sumout\ & !\servo2_entity|servo_incremental_input|Add0~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_Add0~1_sumout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Add0~9_sumout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_Add0~5_sumout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~5_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~2_combout\,
	combout => \servo2_entity|servo_incremental_input|Equal0~6_combout\);

-- Location: LABCELL_X48_Y12_N24
\servo2_entity|servo_incremental_input|slow_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|slow_clk~0_combout\ = ( \servo2_entity|servo_incremental_input|slow_clk~q\ & ( !\servo2_entity|servo_incremental_input|Equal0~6_combout\ ) ) # ( !\servo2_entity|servo_incremental_input|slow_clk~q\ & ( 
-- \servo2_entity|servo_incremental_input|Equal0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \servo2_entity|servo_incremental_input|ALT_INV_Equal0~6_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_slow_clk~q\,
	combout => \servo2_entity|servo_incremental_input|slow_clk~0_combout\);

-- Location: LABCELL_X48_Y12_N45
\servo2_entity|servo_incremental_input|slow_clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|slow_clk~feeder_combout\ = ( \servo2_entity|servo_incremental_input|slow_clk~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_slow_clk~0_combout\,
	combout => \servo2_entity|servo_incremental_input|slow_clk~feeder_combout\);

-- Location: FF_X48_Y12_N47
\servo2_entity|servo_incremental_input|slow_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \servo2_entity|servo_incremental_input|slow_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|slow_clk~q\);

-- Location: IOIBUF_X21_Y0_N18
\changeup~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_changeup,
	o => \changeup~input_o\);

-- Location: IOIBUF_X46_Y0_N1
\changedown~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_changedown,
	o => \changedown~input_o\);

-- Location: LABCELL_X51_Y10_N45
\servo2_entity|servo_incremental_input|lastChangeup~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|lastChangeup~0_combout\ = ( !\changeup~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_changeup~input_o\,
	combout => \servo2_entity|servo_incremental_input|lastChangeup~0_combout\);

-- Location: FF_X51_Y10_N47
\servo2_entity|servo_incremental_input|lastChangeup\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	d => \servo2_entity|servo_incremental_input|lastChangeup~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|lastChangeup~q\);

-- Location: LABCELL_X49_Y10_N39
\servo2_entity|servo_incremental_input|lastChangedown~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|lastChangedown~0_combout\ = ( !\changedown~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_changedown~input_o\,
	combout => \servo2_entity|servo_incremental_input|lastChangedown~0_combout\);

-- Location: FF_X49_Y10_N41
\servo2_entity|servo_incremental_input|lastChangedown\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	d => \servo2_entity|servo_incremental_input|lastChangedown~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|lastChangedown~q\);

-- Location: MLABCELL_X50_Y10_N9
\servo2_entity|servo_incremental_input|duty_value[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\ = ( \servo2_entity|servo_incremental_input|lastChangedown~q\ & ( (!\changeup~input_o\ & !\servo2_entity|servo_incremental_input|lastChangeup~q\) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|lastChangedown~q\ & ( (!\changedown~input_o\) # ((!\changeup~input_o\ & !\servo2_entity|servo_incremental_input|lastChangeup~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111111001111000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_changeup~input_o\,
	datac => \ALT_INV_changedown~input_o\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_lastChangedown~q\,
	combout => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\);

-- Location: FF_X51_Y10_N56
\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~1_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N0
\servo2_entity|servo_incremental_input|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~1_sumout\ = SUM(( \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ ) + ( VCC ) + ( !VCC ))
-- \servo2_entity|servo_incremental_input|Add1~2\ = CARRY(( \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	cin => GND,
	sumout => \servo2_entity|servo_incremental_input|Add1~1_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~2\);

-- Location: FF_X51_Y10_N29
\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~5_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N3
\servo2_entity|servo_incremental_input|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~5_sumout\ = SUM(( \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ ) + ( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~2\ ))
-- \servo2_entity|servo_incremental_input|Add1~6\ = CARRY(( \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ ) + ( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_changeup~input_o\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	cin => \servo2_entity|servo_incremental_input|Add1~2\,
	sumout => \servo2_entity|servo_incremental_input|Add1~5_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~6\);

-- Location: FF_X51_Y10_N32
\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~9_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N6
\servo2_entity|servo_incremental_input|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~9_sumout\ = SUM(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~6\ ))
-- \servo2_entity|servo_incremental_input|Add1~10\ = CARRY(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_changeup~input_o\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	cin => \servo2_entity|servo_incremental_input|Add1~6\,
	sumout => \servo2_entity|servo_incremental_input|Add1~9_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~10\);

-- Location: FF_X51_Y10_N59
\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~13_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N9
\servo2_entity|servo_incremental_input|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~13_sumout\ = SUM(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~10\ ))
-- \servo2_entity|servo_incremental_input|Add1~14\ = CARRY(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_changeup~input_o\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	cin => \servo2_entity|servo_incremental_input|Add1~10\,
	sumout => \servo2_entity|servo_incremental_input|Add1~13_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~14\);

-- Location: FF_X51_Y10_N53
\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~17_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N12
\servo2_entity|servo_incremental_input|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~17_sumout\ = SUM(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~14\ ))
-- \servo2_entity|servo_incremental_input|Add1~18\ = CARRY(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_changeup~input_o\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	cin => \servo2_entity|servo_incremental_input|Add1~14\,
	sumout => \servo2_entity|servo_incremental_input|Add1~17_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~18\);

-- Location: FF_X51_Y10_N41
\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~21_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N15
\servo2_entity|servo_incremental_input|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~21_sumout\ = SUM(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~18\ ))
-- \servo2_entity|servo_incremental_input|Add1~22\ = CARRY(( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_changeup~input_o\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	cin => \servo2_entity|servo_incremental_input|Add1~18\,
	sumout => \servo2_entity|servo_incremental_input|Add1~21_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~22\);

-- Location: FF_X51_Y10_N38
\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~29_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N18
\servo2_entity|servo_incremental_input|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~29_sumout\ = SUM(( \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ ) + ( (\changeup~input_o\) # (\servo2_entity|servo_incremental_input|lastChangeup~q\) ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~22\ ))
-- \servo2_entity|servo_incremental_input|Add1~30\ = CARRY(( \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ ) + ( (\changeup~input_o\) # (\servo2_entity|servo_incremental_input|lastChangeup~q\) ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	datac => \ALT_INV_changeup~input_o\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	cin => \servo2_entity|servo_incremental_input|Add1~22\,
	sumout => \servo2_entity|servo_incremental_input|Add1~29_sumout\,
	cout => \servo2_entity|servo_incremental_input|Add1~30\);

-- Location: FF_X51_Y10_N26
\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \servo2_entity|servo_incremental_input|slow_clk~q\,
	asdata => \servo2_entity|servo_incremental_input|Add1~25_sumout\,
	sload => VCC,
	ena => \servo2_entity|servo_incremental_input|duty_value[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\);

-- Location: LABCELL_X51_Y10_N21
\servo2_entity|servo_incremental_input|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|Add1~25_sumout\ = SUM(( \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ ) + ( (\servo2_entity|servo_incremental_input|lastChangeup~q\) # (\changeup~input_o\) ) + ( 
-- \servo2_entity|servo_incremental_input|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_changeup~input_o\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_lastChangeup~q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	cin => \servo2_entity|servo_incremental_input|Add1~30\,
	sumout => \servo2_entity|servo_incremental_input|Add1~25_sumout\);

-- Location: DSP_X52_Y9_N0
\servo2_entity|servo_incremental_input|pwm_1|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 20,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 8,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_ACLR_bus\,
	clk => \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_CLK_bus\,
	ena => \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_ENA_bus\,
	ax => \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_AX_bus\,
	ay => \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_AY_bus\,
	resulta => \servo2_entity|servo_incremental_input|pwm_1|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X53_Y9_N36
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[15]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~32\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~32\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[15]~feeder_combout\);

-- Location: FF_X53_Y9_N37
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[15]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(15));

-- Location: FF_X54_Y9_N43
\servo2_entity|servo_incremental_input|pwm_1|half_duty[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(15),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(15));

-- Location: LABCELL_X53_Y9_N33
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[14]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~31\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~31\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[14]~feeder_combout\);

-- Location: FF_X53_Y9_N34
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[14]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(14));

-- Location: FF_X54_Y9_N40
\servo2_entity|servo_incremental_input|pwm_1|half_duty[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(14),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(14));

-- Location: LABCELL_X56_Y9_N21
\servo2_entity|servo_incremental_input|pwm_1|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~1_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|half_duty\(14) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(14) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(15) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(15)))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(14) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(14) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(15) 
-- $ (\servo2_entity|servo_incremental_input|pwm_1|count\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(15),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(14),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~1_combout\);

-- Location: LABCELL_X53_Y9_N21
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[16]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~33\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~33\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[16]~feeder_combout\);

-- Location: FF_X53_Y9_N22
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[16]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(16));

-- Location: FF_X54_Y9_N46
\servo2_entity|servo_incremental_input|pwm_1|half_duty[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(16),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(16));

-- Location: FF_X53_Y9_N16
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|Mult0~29\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(12));

-- Location: FF_X54_Y9_N35
\servo2_entity|servo_incremental_input|pwm_1|half_duty[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(12),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(12));

-- Location: LABCELL_X53_Y9_N54
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[11]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~28\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~28\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[11]~feeder_combout\);

-- Location: FF_X53_Y9_N55
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[11]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(11));

-- Location: FF_X54_Y9_N32
\servo2_entity|servo_incremental_input|pwm_1|half_duty[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(11),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(11));

-- Location: LABCELL_X56_Y9_N51
\servo2_entity|servo_incremental_input|pwm_1|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~2_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|half_duty\(11) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(11) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(12) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(12)))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(11) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(11) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(12) 
-- $ (\servo2_entity|servo_incremental_input|pwm_1|count\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(12),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(11),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~2_combout\);

-- Location: LABCELL_X53_Y9_N24
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[13]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~30\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~30\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[13]~feeder_combout\);

-- Location: FF_X53_Y9_N25
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[13]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(13));

-- Location: FF_X54_Y9_N37
\servo2_entity|servo_incremental_input|pwm_1|half_duty[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(13),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(13));

-- Location: LABCELL_X51_Y9_N36
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[10]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~27\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~27\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[10]~feeder_combout\);

-- Location: FF_X51_Y9_N37
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[10]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(10));

-- Location: FF_X54_Y9_N28
\servo2_entity|servo_incremental_input|pwm_1|half_duty[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(10),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(10));

-- Location: LABCELL_X53_Y9_N0
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[8]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~25\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[8]~feeder_combout\);

-- Location: FF_X53_Y9_N1
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[8]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(8));

-- Location: FF_X54_Y9_N22
\servo2_entity|servo_incremental_input|pwm_1|half_duty[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(8),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(8));

-- Location: LABCELL_X53_Y9_N3
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[9]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~26\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~26\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[9]~feeder_combout\);

-- Location: FF_X53_Y9_N4
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[9]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(9));

-- Location: FF_X54_Y9_N25
\servo2_entity|servo_incremental_input|pwm_1|half_duty[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(9),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(9));

-- Location: MLABCELL_X55_Y9_N42
\servo2_entity|servo_incremental_input|pwm_1|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~3_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|half_duty\(9) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(9) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(8)))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(9) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(9) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(8),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(9),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~3_combout\);

-- Location: FF_X53_Y9_N43
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|Mult0~24\,
	sclr => \ALT_INV_ena~input_o\,
	sload => VCC,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(7));

-- Location: FF_X54_Y9_N19
\servo2_entity|servo_incremental_input|pwm_1|half_duty[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(7),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(7));

-- Location: LABCELL_X53_Y9_N27
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[5]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~22\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[5]~feeder_combout\);

-- Location: FF_X53_Y9_N28
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[5]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(5));

-- Location: FF_X54_Y9_N13
\servo2_entity|servo_incremental_input|pwm_1|half_duty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(5),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(5));

-- Location: LABCELL_X53_Y9_N18
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[6]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~23\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[6]~feeder_combout\);

-- Location: FF_X53_Y9_N19
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[6]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(6));

-- Location: FF_X54_Y9_N16
\servo2_entity|servo_incremental_input|pwm_1|half_duty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(6),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(6));

-- Location: MLABCELL_X55_Y9_N36
\servo2_entity|servo_incremental_input|pwm_1|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~4_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|half_duty\(6) & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(6) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(5) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(6) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(6) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(5) $ (\servo2_entity|servo_incremental_input|pwm_1|count[5]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(5),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count[5]~DUPLICATE_q\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(6),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~4_combout\);

-- Location: LABCELL_X53_Y9_N48
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[4]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~21\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[4]~feeder_combout\);

-- Location: FF_X53_Y9_N49
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[4]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(4));

-- Location: FF_X54_Y9_N11
\servo2_entity|servo_incremental_input|pwm_1|half_duty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(4),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(4));

-- Location: LABCELL_X53_Y9_N57
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[2]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~19\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[2]~feeder_combout\);

-- Location: FF_X53_Y9_N58
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[2]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(2));

-- Location: FF_X54_Y9_N4
\servo2_entity|servo_incremental_input|pwm_1|half_duty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(2),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(2));

-- Location: LABCELL_X53_Y9_N9
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[3]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~20\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[3]~feeder_combout\);

-- Location: FF_X53_Y9_N10
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[3]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(3));

-- Location: FF_X54_Y9_N7
\servo2_entity|servo_incremental_input|pwm_1|half_duty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(3),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(3));

-- Location: MLABCELL_X55_Y9_N12
\servo2_entity|servo_incremental_input|pwm_1|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~6_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(3) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(2) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(2)))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(3) & ( (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(3) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(2) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(2),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(3),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~6_combout\);

-- Location: LABCELL_X53_Y9_N39
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[0]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~17\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~17\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[0]~feeder_combout\);

-- Location: FF_X53_Y9_N40
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[0]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(0));

-- Location: FF_X54_Y9_N2
\servo2_entity|servo_incremental_input|pwm_1|half_duty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(0),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(0));

-- Location: LABCELL_X51_Y9_N57
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[1]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~18\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[1]~feeder_combout\);

-- Location: FF_X51_Y9_N59
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[1]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(1));

-- Location: FF_X51_Y9_N31
\servo2_entity|servo_incremental_input|pwm_1|half_duty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(1),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(1));

-- Location: LABCELL_X51_Y9_N30
\servo2_entity|servo_incremental_input|pwm_1|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~5_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|half_duty\(1) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(1) & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(19) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(0) $ (\servo2_entity|servo_incremental_input|pwm_1|count\(0)))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(1) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(1) & ( 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(19) & (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(0) $ (\servo2_entity|servo_incremental_input|pwm_1|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000000000000000000000000000000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(0),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(1),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~5_combout\);

-- Location: MLABCELL_X55_Y9_N15
\servo2_entity|servo_incremental_input|pwm_1|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~7_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Equal1~5_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|Equal1~6_combout\ & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(4) $ (\servo2_entity|servo_incremental_input|pwm_1|count\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(4),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~6_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~5_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~7_combout\);

-- Location: MLABCELL_X55_Y9_N0
\servo2_entity|servo_incremental_input|pwm_1|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~8_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Equal1~7_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|Equal1~4_combout\ & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(7) $ (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(7),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~4_combout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~7_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~8_combout\);

-- Location: MLABCELL_X55_Y9_N45
\servo2_entity|servo_incremental_input|pwm_1|Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~9_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(10) & ( (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(10) & (\servo2_entity|servo_incremental_input|pwm_1|Equal1~3_combout\ & 
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~8_combout\)) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(10) & ( (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(10) & 
-- (\servo2_entity|servo_incremental_input|pwm_1|Equal1~3_combout\ & \servo2_entity|servo_incremental_input|pwm_1|Equal1~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(10),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~3_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~8_combout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~9_combout\);

-- Location: LABCELL_X56_Y9_N30
\servo2_entity|servo_incremental_input|pwm_1|Equal1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~10_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|half_duty\(13) & ( \servo2_entity|servo_incremental_input|pwm_1|Equal1~9_combout\ & ( 
-- (\servo2_entity|servo_incremental_input|pwm_1|Equal1~2_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(13)) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(13) & ( 
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~9_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|Equal1~2_combout\ & !\servo2_entity|servo_incremental_input|pwm_1|count\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~2_combout\,
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(13),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~9_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~10_combout\);

-- Location: LABCELL_X56_Y9_N48
\servo2_entity|servo_incremental_input|pwm_1|Equal1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~11_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Equal1~10_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|Equal1~1_combout\ & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(16) $ (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~1_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(16),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~10_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~11_combout\);

-- Location: LABCELL_X53_Y9_N12
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[18]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~35\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~35\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[18]~feeder_combout\);

-- Location: FF_X53_Y9_N13
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[18]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(18));

-- Location: FF_X54_Y9_N52
\servo2_entity|servo_incremental_input|pwm_1|half_duty[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(18),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(18));

-- Location: LABCELL_X53_Y9_N30
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[17]~feeder_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Mult0~34\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Mult0~34\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[17]~feeder_combout\);

-- Location: FF_X53_Y9_N31
\servo2_entity|servo_incremental_input|pwm_1|half_duty_new[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new[17]~feeder_combout\,
	sclr => \ALT_INV_ena~input_o\,
	ena => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(17));

-- Location: FF_X54_Y9_N49
\servo2_entity|servo_incremental_input|pwm_1|half_duty[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \servo2_entity|servo_incremental_input|pwm_1|half_duty_new\(17),
	sload => VCC,
	ena => \servo2_entity|servo_parallel_input|pwm_1|half_duty[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|half_duty\(17));

-- Location: LABCELL_X58_Y9_N48
\servo2_entity|servo_incremental_input|pwm_1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Equal1~0_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(17) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(18) & ( (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(18) & 
-- \servo2_entity|servo_incremental_input|pwm_1|half_duty\(17)) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(17) & ( \servo2_entity|servo_incremental_input|pwm_1|count\(18) & ( (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(18) & 
-- !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(17)) ) ) ) # ( \servo2_entity|servo_incremental_input|pwm_1|count\(17) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(18) & ( (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(18) 
-- & \servo2_entity|servo_incremental_input|pwm_1|half_duty\(17)) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(17) & ( !\servo2_entity|servo_incremental_input|pwm_1|count\(18) & ( 
-- (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(18) & !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000011000000110000110000001100000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(18),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(17),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18),
	combout => \servo2_entity|servo_incremental_input|pwm_1|Equal1~0_combout\);

-- Location: LABCELL_X54_Y9_N0
\servo2_entity|servo_incremental_input|pwm_1|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~65_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(0) ) + ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(1) ) + ( !VCC ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~66\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(0) ) + ( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(1),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(0),
	cin => GND,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~65_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~66\);

-- Location: LABCELL_X54_Y9_N3
\servo2_entity|servo_incremental_input|pwm_1|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(2) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~66\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~58\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(2) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(2),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~66\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~58\);

-- Location: LABCELL_X54_Y9_N6
\servo2_entity|servo_incremental_input|pwm_1|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~41_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(3) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~58\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~42\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(3) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(3),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~58\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~41_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~42\);

-- Location: LABCELL_X54_Y9_N9
\servo2_entity|servo_incremental_input|pwm_1|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~45_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(4) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~42\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~46\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(4) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(4),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~42\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~45_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~46\);

-- Location: LABCELL_X54_Y9_N12
\servo2_entity|servo_incremental_input|pwm_1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(5) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~46\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~34\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(5) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(5),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~46\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~34\);

-- Location: LABCELL_X54_Y9_N15
\servo2_entity|servo_incremental_input|pwm_1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~13_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(6) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~34\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~14\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(6) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(6),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~34\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~13_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~14\);

-- Location: LABCELL_X54_Y9_N18
\servo2_entity|servo_incremental_input|pwm_1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~17_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(7) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~14\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~18\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(7) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(7),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~14\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~17_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~18\);

-- Location: LABCELL_X54_Y9_N21
\servo2_entity|servo_incremental_input|pwm_1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~5_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(8) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~18\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~6\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(8) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(8),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~18\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~5_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~6\);

-- Location: LABCELL_X54_Y9_N24
\servo2_entity|servo_incremental_input|pwm_1|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~69_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(9) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~6\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~70\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(9) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(9),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~6\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~69_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~70\);

-- Location: LABCELL_X54_Y9_N27
\servo2_entity|servo_incremental_input|pwm_1|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~73_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(10) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~70\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~74\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(10) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(10),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~70\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~73_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~74\);

-- Location: LABCELL_X54_Y9_N30
\servo2_entity|servo_incremental_input|pwm_1|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(11) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~74\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~62\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(11) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(11),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~74\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~62\);

-- Location: LABCELL_X54_Y9_N33
\servo2_entity|servo_incremental_input|pwm_1|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~49_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(12) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~62\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~50\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(12) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(12),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~62\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~49_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~50\);

-- Location: LABCELL_X54_Y9_N36
\servo2_entity|servo_incremental_input|pwm_1|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~53_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(13) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~50\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~54\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(13) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(13),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~50\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~53_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~54\);

-- Location: LABCELL_X54_Y9_N39
\servo2_entity|servo_incremental_input|pwm_1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(14) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~54\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~38\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(14) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(14),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~54\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~38\);

-- Location: LABCELL_X54_Y9_N42
\servo2_entity|servo_incremental_input|pwm_1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~29_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(15) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~38\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~30\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(15) ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(15),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~38\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~29_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~30\);

-- Location: MLABCELL_X55_Y9_N3
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~7_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(10) & ( (\servo2_entity|servo_incremental_input|pwm_1|Add1~73_sumout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(9) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~69_sumout\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(10) & ( (!\servo2_entity|servo_incremental_input|pwm_1|Add1~73_sumout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(9) 
-- $ (\servo2_entity|servo_incremental_input|pwm_1|Add1~69_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(9),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~73_sumout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~69_sumout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(10),
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~7_combout\);

-- Location: LABCELL_X51_Y9_N51
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(0) & ( (\servo2_entity|servo_incremental_input|pwm_1|half_duty\(0) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(1) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~65_sumout\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(0) & ( (!\servo2_entity|servo_incremental_input|pwm_1|half_duty\(0) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(1) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~65_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000000000001001100110011001000000000000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(1),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~65_sumout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(0),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(0),
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\);

-- Location: LABCELL_X56_Y9_N6
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~6_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\ & ( \servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(2) & 
-- (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(11))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\ & ( 
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(2) & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(11))) ) ) ) 
-- # ( \servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\ & ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(2) & 
-- (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\ & !\servo2_entity|servo_incremental_input|pwm_1|count\(11))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~57_sumout\ & ( 
-- !\servo2_entity|servo_incremental_input|pwm_1|Add1~61_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(2) & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~5_combout\ & !\servo2_entity|servo_incremental_input|pwm_1|count\(11))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000100000001000000000010000000100000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(2),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~5_combout\,
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(11),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~57_sumout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~61_sumout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~6_combout\);

-- Location: LABCELL_X56_Y9_N0
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~8_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|count\(12) & ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~6_combout\ & ( 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~49_sumout\ & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~7_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|Add1~53_sumout\ $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(13))))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|count\(12) & ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~6_combout\ & ( 
-- (!\servo2_entity|servo_incremental_input|pwm_1|Add1~49_sumout\ & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~7_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|Add1~53_sumout\ $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|count\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~53_sumout\,
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(13),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~49_sumout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~7_combout\,
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(12),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~6_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~8_combout\);

-- Location: MLABCELL_X55_Y9_N30
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Add1~41_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(3) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(4) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~45_sumout\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~41_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(3) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(4) 
-- $ (\servo2_entity|servo_incremental_input|pwm_1|Add1~45_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010010001000001000110001000001000100100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(3),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(4),
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~45_sumout\,
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~41_sumout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\);

-- Location: LABCELL_X56_Y9_N24
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~4_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\ & ( \servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(14) 
-- & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(5))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\ & ( 
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(14) & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\ & \servo2_entity|servo_incremental_input|pwm_1|count\(5))) ) ) ) 
-- # ( \servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\ & ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(14) & 
-- (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\ & !\servo2_entity|servo_incremental_input|pwm_1|count\(5))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~37_sumout\ & ( 
-- !\servo2_entity|servo_incremental_input|pwm_1|Add1~33_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(14) & (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~3_combout\ & !\servo2_entity|servo_incremental_input|pwm_1|count\(5))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000001010000000000000000000010100000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(14),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~3_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(5),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~37_sumout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~33_sumout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~4_combout\);

-- Location: LABCELL_X56_Y9_N15
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~9_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~4_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~8_combout\ & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(15) $ (\servo2_entity|servo_incremental_input|pwm_1|Add1~29_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(15),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~29_sumout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~8_combout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~4_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~9_combout\);

-- Location: LABCELL_X54_Y9_N45
\servo2_entity|servo_incremental_input|pwm_1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~21_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(16) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~30\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~22\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(16) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(16),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~30\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~21_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~22\);

-- Location: LABCELL_X54_Y9_N48
\servo2_entity|servo_incremental_input|pwm_1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~25_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(17) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~22\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~26\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(17) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(17),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~22\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~25_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~26\);

-- Location: LABCELL_X54_Y9_N51
\servo2_entity|servo_incremental_input|pwm_1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~9_sumout\ = SUM(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(18) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~26\ ))
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~10\ = CARRY(( !\servo2_entity|servo_incremental_input|pwm_1|half_duty\(18) ) + ( VCC ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_half_duty\(18),
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~26\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~9_sumout\,
	cout => \servo2_entity|servo_incremental_input|pwm_1|Add1~10\);

-- Location: LABCELL_X54_Y9_N54
\servo2_entity|servo_incremental_input|pwm_1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|Add1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \servo2_entity|servo_incremental_input|pwm_1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \servo2_entity|servo_incremental_input|pwm_1|Add1~10\,
	sumout => \servo2_entity|servo_incremental_input|pwm_1|Add1~1_sumout\);

-- Location: LABCELL_X54_Y10_N42
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~0_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Add1~17_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(7) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(6) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~13_sumout\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~17_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(7) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(6) 
-- $ (\servo2_entity|servo_incremental_input|pwm_1|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010100000101000001001000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(7),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(6),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~13_sumout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~17_sumout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~0_combout\);

-- Location: LABCELL_X54_Y10_N54
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~1_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Add1~5_sumout\ & ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~0_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(8) 
-- & (!\servo2_entity|servo_incremental_input|pwm_1|Add1~9_sumout\ $ (\servo2_entity|servo_incremental_input|pwm_1|count\(18)))) ) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~5_sumout\ & ( 
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~0_combout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(8) & (!\servo2_entity|servo_incremental_input|pwm_1|Add1~9_sumout\ $ (\servo2_entity|servo_incremental_input|pwm_1|count\(18)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000100100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~9_sumout\,
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(18),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(8),
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~5_sumout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~0_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~1_combout\);

-- Location: LABCELL_X56_Y9_N18
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~2_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|Add1~25_sumout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|count\(17) & (!\servo2_entity|servo_incremental_input|pwm_1|count\(16) $ 
-- (\servo2_entity|servo_incremental_input|pwm_1|Add1~21_sumout\))) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|Add1~25_sumout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|count\(17) & 
-- (!\servo2_entity|servo_incremental_input|pwm_1|count\(16) $ (\servo2_entity|servo_incremental_input|pwm_1|Add1~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(16),
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~21_sumout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(17),
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~25_sumout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~2_combout\);

-- Location: LABCELL_X56_Y9_N42
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~10_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~1_combout\ & ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~2_combout\ & ( 
-- (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~9_combout\ & (!\servo2_entity|servo_incremental_input|pwm_1|count\(19) $ (!\servo2_entity|servo_incremental_input|pwm_1|Add1~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_count\(19),
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~9_combout\,
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Add1~1_sumout\,
	datae => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~1_combout\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~2_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~10_combout\);

-- Location: LABCELL_X56_Y9_N12
\servo2_entity|servo_incremental_input|pwm_1|pwm_out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|pwm_1|pwm_out~11_combout\ = ( \servo2_entity|servo_incremental_input|pwm_1|pwm_out~10_combout\ & ( (!\servo2_entity|servo_incremental_input|pwm_1|Equal1~11_combout\) # 
-- (!\servo2_entity|servo_incremental_input|pwm_1|Equal1~0_combout\) ) ) # ( !\servo2_entity|servo_incremental_input|pwm_1|pwm_out~10_combout\ & ( (\servo2_entity|servo_incremental_input|pwm_1|pwm_out~q\ & 
-- ((!\servo2_entity|servo_incremental_input|pwm_1|Equal1~11_combout\) # (!\servo2_entity|servo_incremental_input|pwm_1|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~11_combout\,
	datac => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_Equal1~0_combout\,
	datad => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~q\,
	dataf => \servo2_entity|servo_incremental_input|pwm_1|ALT_INV_pwm_out~10_combout\,
	combout => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~11_combout\);

-- Location: FF_X56_Y9_N13
\servo2_entity|servo_incremental_input|pwm_1|pwm_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~11_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \servo2_entity|servo_incremental_input|pwm_1|pwm_out~q\);

-- Location: IOIBUF_X10_Y0_N58
\select_display~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_select_display,
	o => \select_display~input_o\);

-- Location: LABCELL_X48_Y14_N12
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100100100100010001011010001010100010010110011001101001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\);

-- Location: LABCELL_X48_Y12_N33
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ (((\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110101001011110100101011000010110000001001000000110101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\);

-- Location: LABCELL_X48_Y14_N18
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010000010001000000001100000011000000001000100000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\);

-- Location: LABCELL_X49_Y13_N51
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\))))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & (((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ $ (((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\))))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\))))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010011010010001111100001001000101101111100100111111001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\);

-- Location: LABCELL_X49_Y13_N33
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ $ 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ $ (((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010000100001101101000010000010110110011000001011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\);

-- Location: LABCELL_X49_Y13_N30
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (((\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001010101010010100101010101010010100100101001001010010010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\);

-- Location: LABCELL_X49_Y13_N42
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ $ 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000010010001100001100001000100110000010110001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\);

-- Location: LABCELL_X49_Y13_N12
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011110100110111010000110100011011110100100000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\);

-- Location: LABCELL_X49_Y13_N6
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ $ (((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\ $ (((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101011000101001110101000000111011001001000100100010010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\);

-- Location: MLABCELL_X50_Y11_N21
\duty_value[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[2]~16_combout\ = (!\duty_value[2]~15_combout\ & (!\duty_value[2]~14_combout\ & !\duty_value[2]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_duty_value[2]~15_combout\,
	datac => \ALT_INV_duty_value[2]~14_combout\,
	datad => \ALT_INV_duty_value[2]~13_combout\,
	combout => \duty_value[2]~16_combout\);

-- Location: LABCELL_X54_Y12_N54
\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ = ( \select_duty~input_o\ & ( \duty[3]~input_o\ & ( (\duty_value[2]~16_combout\ & !\duty_value[3]~17_combout\) ) ) ) # ( \select_duty~input_o\ & ( !\duty[3]~input_o\ & ( 
-- (\duty_value[2]~16_combout\ & !\duty_value[3]~17_combout\) ) ) ) # ( !\select_duty~input_o\ & ( !\duty[3]~input_o\ & ( (\duty[4]~input_o\ & !\duty[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010001000100010000000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[2]~16_combout\,
	datab => \ALT_INV_duty_value[3]~17_combout\,
	datac => \ALT_INV_duty[4]~input_o\,
	datad => \ALT_INV_duty[2]~input_o\,
	datae => \ALT_INV_select_duty~input_o\,
	dataf => \ALT_INV_duty[3]~input_o\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\);

-- Location: LABCELL_X54_Y10_N0
\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( \duty_value[2]~22_combout\ & ( !\duty_value[1]~21_combout\ $ (!\duty_value[4]~23_combout\) ) ) ) # ( 
-- !\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( \duty_value[2]~22_combout\ & ( (!\duty_value[4]~23_combout\ & ((!\duty_value[3]~24_combout\) # (\duty_value[1]~21_combout\))) ) ) ) # ( 
-- \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( !\duty_value[2]~22_combout\ & ( !\duty_value[1]~21_combout\ $ (((\duty_value[4]~23_combout\ & \duty_value[3]~24_combout\))) ) ) ) # ( 
-- !\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( !\duty_value[2]~22_combout\ & ( (\duty_value[4]~23_combout\ & \duty_value[3]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011101010011010100111000100110001000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[1]~21_combout\,
	datab => \ALT_INV_duty_value[4]~23_combout\,
	datac => \ALT_INV_duty_value[3]~24_combout\,
	datae => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	dataf => \ALT_INV_duty_value[2]~22_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\);

-- Location: LABCELL_X54_Y12_N48
\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ = ( \duty[3]~input_o\ & ( (!\select_duty~input_o\ & (((!\duty[4]~input_o\)) # (\duty[2]~input_o\))) # (\select_duty~input_o\ & (((\duty_value[3]~17_combout\)))) ) ) # ( 
-- !\duty[3]~input_o\ & ( (\duty_value[3]~17_combout\ & \select_duty~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty[2]~input_o\,
	datab => \ALT_INV_duty_value[3]~17_combout\,
	datac => \ALT_INV_duty[4]~input_o\,
	datad => \ALT_INV_select_duty~input_o\,
	dataf => \ALT_INV_duty[3]~input_o\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\);

-- Location: LABCELL_X54_Y12_N30
\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\ = ( \select_duty~input_o\ & ( \duty[3]~input_o\ & ( (!\duty_value[2]~16_combout\ & \duty_value[3]~17_combout\) ) ) ) # ( !\select_duty~input_o\ & ( \duty[3]~input_o\ & ( !\duty[4]~input_o\ 
-- $ (!\duty[2]~input_o\) ) ) ) # ( \select_duty~input_o\ & ( !\duty[3]~input_o\ & ( (!\duty_value[2]~16_combout\ & \duty_value[3]~17_combout\) ) ) ) # ( !\select_duty~input_o\ & ( !\duty[3]~input_o\ & ( (!\duty[4]~input_o\ & \duty[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001000100010001000001111111100000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[2]~16_combout\,
	datab => \ALT_INV_duty_value[3]~17_combout\,
	datac => \ALT_INV_duty[4]~input_o\,
	datad => \ALT_INV_duty[2]~input_o\,
	datae => \ALT_INV_select_duty~input_o\,
	dataf => \ALT_INV_duty[3]~input_o\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\);

-- Location: LABCELL_X54_Y10_N33
\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\ & ( (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ & 
-- \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\ & ( (!\duty_value[1]~21_combout\ & (\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\)) 
-- # (\duty_value[1]~21_combout\ & (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ & \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000100110000011000000110000100110001001100000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[1]~21_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~0_combout\,
	datac => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datae => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\);

-- Location: LABCELL_X54_Y12_N3
\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ = ( !\duty_value[1]~21_combout\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ & ( (\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\) 
-- # (\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\) ) ) ) # ( \duty_value[1]~21_combout\ & ( !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ & ( 
-- !\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ ) ) ) # ( !\duty_value[1]~21_combout\ & ( !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001011111010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datae => \ALT_INV_duty_value[1]~21_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~0_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\);

-- Location: MLABCELL_X55_Y12_N33
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ = ( !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\ & 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ $ (!\duty_value[0]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	datac => \ALT_INV_duty_value[0]~12_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~3_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\);

-- Location: MLABCELL_X55_Y12_N54
\HEX0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~15_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ & ( !\select_display~input_o\ ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ & ( (!\select_display~input_o\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ & ( (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000000000000000000000010101110111010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux6~0_combout\,
	combout => \HEX0~15_combout\);

-- Location: MLABCELL_X55_Y12_N0
\HEX0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~11_combout\ = ( !\select_display~input_o\ & ( ((\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ & (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ $ ((!\duty_value[0]~12_combout\))))) ) ) # ( 
-- \select_display~input_o\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100001100000001010000010100000011000011000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datad => \ALT_INV_duty_value[0]~12_combout\,
	datae => \ALT_INV_select_display~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datag => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	combout => \HEX0~11_combout\);

-- Location: MLABCELL_X55_Y12_N18
\HEX0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~7_combout\ = ( !\select_display~input_o\ & ( ((\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ & (!\duty_value[0]~12_combout\)))) ) ) # ( 
-- \select_display~input_o\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000000000000010100000101000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \ALT_INV_duty_value[0]~12_combout\,
	datae => \ALT_INV_select_display~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datag => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	combout => \HEX0~7_combout\);

-- Location: MLABCELL_X55_Y12_N39
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( (\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ & 
-- (\duty_value[0]~12_combout\ & !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\)) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\ & (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ $ (!\duty_value[0]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	datac => \ALT_INV_duty_value[0]~12_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~3_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\);

-- Location: MLABCELL_X55_Y12_N48
\HEX0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~6_combout\ = ( \select_display~input_o\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\select_display~input_o\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ ) ) # ( \select_display~input_o\ & ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ $ 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001000010011111111111111110000100010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datae => \ALT_INV_select_display~input_o\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux3~0_combout\,
	combout => \HEX0~6_combout\);

-- Location: MLABCELL_X55_Y12_N24
\HEX0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~2_combout\ = ( !\select_display~input_o\ & ( (((!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & (\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\))) # (\duty_value[0]~12_combout\)) ) ) # ( 
-- \select_display~input_o\ & ( ((((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110011111111000010100000101000001100111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \ALT_INV_duty_value[0]~12_combout\,
	datae => \ALT_INV_select_display~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datag => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	combout => \HEX0~2_combout\);

-- Location: MLABCELL_X55_Y12_N30
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\ & 
-- ((!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\) # (\duty_value[0]~12_combout\))) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ & (\duty_value[0]~12_combout\ & !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	datab => \ALT_INV_duty_value[0]~12_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~3_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\);

-- Location: MLABCELL_X55_Y12_N6
\HEX0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ & ( (!\select_display~input_o\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ & ( (!\select_display~input_o\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ & ( (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ & ( (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\ & \chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000010000000100010010101010111010101110101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux1~0_combout\,
	combout => \HEX0~1_combout\);

-- Location: MLABCELL_X55_Y12_N36
\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( (\duty_value[0]~12_combout\ & 
-- (\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ & !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\)) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[1]~1_combout\ & ( 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[2]~2_combout\ & !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_duty_value[0]~12_combout\,
	datac => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[2]~2_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~3_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[1]~1_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\);

-- Location: MLABCELL_X55_Y12_N12
\HEX0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX0~0_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( (\select_display~input_o\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\))) ) ) ) # ( 
-- !\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( (!\select_display~input_o\) # 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[0]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\)) ) ) ) # ( 
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( (\select_display~input_o\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\))) ) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[1]~0_combout\ & ( (!\select_display~input_o\) # ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[2]~1_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit1[3]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111000101010001010111111111111110110101010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[0]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_parallel_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux0~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	combout => \HEX0~0_combout\);

-- Location: LABCELL_X49_Y13_N0
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & (((!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\))))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\) # 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[1]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000111010001110100111110011000001110001010100010000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[1]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\);

-- Location: LABCELL_X48_Y14_N24
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # ((!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111101000010001000111100010011000011000000001100001100011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\);

-- Location: LABCELL_X49_Y13_N18
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111111110000101011111111010001001000000011000100100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\);

-- Location: LABCELL_X48_Y14_N48
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ $ (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000001100111000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\);

-- Location: LABCELL_X48_Y14_N54
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (((\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\) # (!\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111110000111110011110011000000000000111100000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\);

-- Location: LABCELL_X49_Y13_N21
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ $ 
-- (((\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010000111100001111000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\);

-- Location: LABCELL_X49_Y13_N24
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\) # 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\) # ((\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[5]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[4]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~2_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011110011100011111000011110111000101110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[4]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~2_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[5]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~1_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\);

-- Location: LABCELL_X53_Y10_N6
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ $ ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ $ (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ $ ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001001100110011010010010100001101100001000100010110010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\);

-- Location: LABCELL_X49_Y13_N54
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\)) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ 
-- (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~3_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[2]~_Duplicate_1_q\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[3]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~4_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan21~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001010101010110100101010101011010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~4_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan21~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~3_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[2]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[3]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\);

-- Location: LABCELL_X53_Y10_N0
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111001000100010001011011000101000001101110111011100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\);

-- Location: LABCELL_X53_Y10_N24
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000001110100011000000010010001000100010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~6_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\);

-- Location: LABCELL_X53_Y10_N18
\HEX1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\) 
-- # ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( 
-- (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\) # (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101011000000001101011100000000111011110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \HEX1~0_combout\);

-- Location: LABCELL_X54_Y12_N6
\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ = ( \select_duty~input_o\ & ( \duty[3]~input_o\ & ( (!\duty_value[2]~16_combout\ & !\duty_value[3]~17_combout\) ) ) ) # ( !\select_duty~input_o\ & ( \duty[3]~input_o\ & ( 
-- \duty[4]~input_o\ ) ) ) # ( \select_duty~input_o\ & ( !\duty[3]~input_o\ & ( (!\duty_value[2]~16_combout\ & !\duty_value[3]~17_combout\) ) ) ) # ( !\select_duty~input_o\ & ( !\duty[3]~input_o\ & ( (\duty[4]~input_o\ & \duty[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111100010001000100000001111000011111000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[2]~16_combout\,
	datab => \ALT_INV_duty_value[3]~17_combout\,
	datac => \ALT_INV_duty[4]~input_o\,
	datad => \ALT_INV_duty[2]~input_o\,
	datae => \ALT_INV_select_duty~input_o\,
	dataf => \ALT_INV_duty[3]~input_o\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\);

-- Location: LABCELL_X54_Y12_N21
\duty_value[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~26_combout\ = ( \duty[1]~input_o\ & ( (!\select_duty~input_o\) # (!\LessThan12~2_combout\) ) ) # ( !\duty[1]~input_o\ & ( (\select_duty~input_o\ & !\LessThan12~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_select_duty~input_o\,
	datac => \ALT_INV_LessThan12~2_combout\,
	dataf => \ALT_INV_duty[1]~input_o\,
	combout => \duty_value[1]~26_combout\);

-- Location: LABCELL_X54_Y12_N24
\duty_value[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[1]~25_combout\ = ( \duty_value[0]~9_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ( (\select_duty~input_o\ & ((!\duty_value[2]~0_combout\) # ((\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- !\duty_value[1]~10_combout\)))) ) ) ) # ( !\duty_value[0]~9_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ( (\select_duty~input_o\ & ((!\duty_value[2]~0_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))) ) ) ) # ( \duty_value[0]~9_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ( (!\duty_value[2]~0_combout\ & \select_duty~input_o\) ) ) ) # ( 
-- !\duty_value[0]~9_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\ & ( (\select_duty~input_o\ & ((!\duty_value[2]~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000100010001000100011001000110010001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[2]~0_combout\,
	datab => \ALT_INV_select_duty~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \ALT_INV_duty_value[1]~10_combout\,
	datae => \ALT_INV_duty_value[0]~9_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	combout => \duty_value[1]~25_combout\);

-- Location: MLABCELL_X55_Y12_N42
\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ = ( \duty_value[1]~26_combout\ & ( \duty_value[1]~25_combout\ & ( (\duty_value[3]~24_combout\ & ((!\duty_value[2]~22_combout\ & (\duty_value[1]~20_combout\ & 
-- !\duty_value[4]~23_combout\)) # (\duty_value[2]~22_combout\ & ((!\duty_value[4]~23_combout\) # (\duty_value[1]~20_combout\))))) ) ) ) # ( !\duty_value[1]~26_combout\ & ( \duty_value[1]~25_combout\ & ( (\duty_value[3]~24_combout\ & 
-- ((!\duty_value[2]~22_combout\ & (\duty_value[1]~20_combout\ & !\duty_value[4]~23_combout\)) # (\duty_value[2]~22_combout\ & ((!\duty_value[4]~23_combout\) # (\duty_value[1]~20_combout\))))) ) ) ) # ( \duty_value[1]~26_combout\ & ( 
-- !\duty_value[1]~25_combout\ & ( (\duty_value[3]~24_combout\ & ((!\duty_value[4]~23_combout\) # (\duty_value[2]~22_combout\))) ) ) ) # ( !\duty_value[1]~26_combout\ & ( !\duty_value[1]~25_combout\ & ( (\duty_value[2]~22_combout\ & 
-- (\duty_value[3]~24_combout\ & !\duty_value[4]~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000001100110001000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_duty_value[2]~22_combout\,
	datab => \ALT_INV_duty_value[3]~24_combout\,
	datac => \ALT_INV_duty_value[1]~20_combout\,
	datad => \ALT_INV_duty_value[4]~23_combout\,
	datae => \ALT_INV_duty_value[1]~26_combout\,
	dataf => \ALT_INV_duty_value[1]~25_combout\,
	combout => \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\);

-- Location: LABCELL_X54_Y10_N36
\HEX1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~1_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ & ( ((!\select_display~input_o\ & ((\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\) # 
-- (\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\)))) # (\HEX1~0_combout\) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ & ( ((!\select_display~input_o\ & 
-- ((!\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\) # (\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\)))) # (\HEX1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110101111100011111010111100101111101011110010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \ALT_INV_HEX1~0_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan5~0_combout\,
	combout => \HEX1~1_combout\);

-- Location: LABCELL_X53_Y10_N54
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|second_segment7|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|second_segment7|Mux5~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\)) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & 
-- ( (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) 
-- # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001001010000000000000010100000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|second_segment7|Mux5~0_combout\);

-- Location: LABCELL_X53_Y10_N48
\HEX1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & 
-- ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\))) ) 
-- ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000001000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \HEX1~2_combout\);

-- Location: LABCELL_X54_Y10_N39
\HEX1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~3_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ & ( ((!\select_display~input_o\ & (\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & 
-- \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\))) # (\HEX1~2_combout\) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ & ( ((!\select_display~input_o\ & 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\))) # (\HEX1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001111000011111000111100001111001011110000111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \ALT_INV_HEX1~2_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	dataf => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan5~0_combout\,
	combout => \HEX1~3_combout\);

-- Location: LABCELL_X53_Y10_N30
\HEX1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~4_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ 
-- & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (\select_display~input_o\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ 
-- $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( 
-- (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\))) 
-- # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000000110100000000000000101000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \HEX1~4_combout\);

-- Location: LABCELL_X54_Y10_N6
\HEX1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~5_combout\ = ( \select_display~input_o\ & ( \HEX1~4_combout\ ) ) # ( !\select_display~input_o\ & ( ((!\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ & 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ $ (!\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\)))) # (\HEX1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111100001111011011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan5~0_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \ALT_INV_HEX1~4_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	dataf => \ALT_INV_select_display~input_o\,
	combout => \HEX1~5_combout\);

-- Location: LABCELL_X53_Y10_N36
\HEX1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & \select_display~input_o\) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & \select_display~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000111110100000000010101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \HEX1~6_combout\);

-- Location: LABCELL_X54_Y10_N48
\HEX1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~7_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( \duty_value[1]~21_combout\ & ( ((!\select_display~input_o\ & !\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\)) # (\HEX1~6_combout\) ) ) ) 
-- # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( \duty_value[1]~21_combout\ & ( ((!\select_display~input_o\ & \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\)) # (\HEX1~6_combout\) ) ) ) # ( 
-- \servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( !\duty_value[1]~21_combout\ & ( ((!\select_display~input_o\ & ((!\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\) # 
-- (!\servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\)))) # (\HEX1~6_combout\) ) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\ & ( !\duty_value[1]~21_combout\ & ( 
-- ((\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~0_combout\ & (!\select_display~input_o\ & \servo2_entity|servo_parallel_input|quad_segment7_1|digit1[3]~0_combout\))) # (\HEX1~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110101111101011101010101010101111101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_HEX1~6_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datac => \ALT_INV_select_display~input_o\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_digit1[3]~0_combout\,
	datae => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	dataf => \ALT_INV_duty_value[1]~21_combout\,
	combout => \HEX1~7_combout\);

-- Location: LABCELL_X53_Y10_N42
\HEX1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~8_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & 
-- ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (\select_display~input_o\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( 
-- (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\))))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ 
-- & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\) # 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010100000000000100001100000000000101000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \HEX1~8_combout\);

-- Location: LABCELL_X54_Y10_N9
\HEX1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~9_combout\ = ( \select_display~input_o\ & ( \HEX1~8_combout\ ) ) # ( !\select_display~input_o\ & ( ((!\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan5~0_combout\ $ (!\servo2_entity|servo_parallel_input|quad_segment7_1|bcd~1_combout\)) # 
-- (\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\)) # (\HEX1~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111111111111011011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan5~0_combout\,
	datab => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \ALT_INV_HEX1~8_combout\,
	datad => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	dataf => \ALT_INV_select_display~input_o\,
	combout => \HEX1~9_combout\);

-- Location: LABCELL_X53_Y10_N12
\HEX1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~10_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\))))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit2[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \select_display~input_o\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ & ( (\select_display~input_o\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000100000000000000001101000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	combout => \HEX1~10_combout\);

-- Location: LABCELL_X54_Y12_N51
\duty_value[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[3]~27_combout\ = ( !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	combout => \duty_value[3]~27_combout\);

-- Location: LABCELL_X54_Y12_N18
\duty_value[3]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \duty_value[3]~28_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & ( (\select_duty~input_o\ & ((!\LessThan4~1_combout\) # ((!\duty_value[3]~27_combout\) # (\LessThan5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110010001100110011001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan4~1_combout\,
	datab => \ALT_INV_select_duty~input_o\,
	datac => \ALT_INV_duty_value[3]~27_combout\,
	datad => \ALT_INV_LessThan5~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	combout => \duty_value[3]~28_combout\);

-- Location: LABCELL_X54_Y10_N18
\HEX1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX1~11_combout\ = ( \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ & ( \select_display~input_o\ & ( \HEX1~10_combout\ ) ) ) # ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ & ( 
-- \select_display~input_o\ & ( \HEX1~10_combout\ ) ) ) # ( \servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ & ( !\select_display~input_o\ & ( ((\duty_value[3]~28_combout\ & !\duty_value[2]~22_combout\)) # (\HEX1~10_combout\) ) ) ) # 
-- ( !\servo2_entity|servo_parallel_input|quad_segment7_1|LessThan3~0_combout\ & ( !\select_display~input_o\ & ( ((!\duty_value[3]~28_combout\) # (!\duty_value[2]~22_combout\)) # (\HEX1~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111101011101010111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_HEX1~10_combout\,
	datab => \ALT_INV_duty_value[3]~28_combout\,
	datac => \ALT_INV_duty_value[2]~22_combout\,
	datae => \servo2_entity|servo_parallel_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	dataf => \ALT_INV_select_display~input_o\,
	combout => \HEX1~11_combout\);

-- Location: LABCELL_X54_Y10_N12
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~12_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~14_combout\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~5_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011010100110101001101010011010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~14_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~5_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~13_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~12_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\);

-- Location: LABCELL_X51_Y10_N57
\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( 
-- (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\) # 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\) # 
-- ((!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) ) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( 
-- \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)) # (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- (\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) ) ) ) # ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)) # 
-- (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & 
-- \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)) # (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\)) # (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\))))) # (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100111011001000110110001101000010110001101100010011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\);

-- Location: MLABCELL_X50_Y10_N24
\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ $ (((!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) ) # ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- !\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)) # (\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)) ) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & ( 
-- (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101001001000010010010110000101100001101001011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\);

-- Location: LABCELL_X51_Y10_N42
\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)) # 
-- (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & !\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ $ (((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\) # 
-- (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\))))) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ $ (((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\))))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\) # 
-- (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100111000100001110011100010001000010001110010100001000111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\);

-- Location: LABCELL_X51_Y10_N30
\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ((\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\)))) # 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ((!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)) # 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & (\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & !\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( !\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ $ (((!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\)) # (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & 
-- \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001101001011110000110100101100001111000000110000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\);

-- Location: LABCELL_X51_Y10_N33
\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ((!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\) # (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\)))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\)) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & ( 
-- (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ((!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\) # 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\)))) # (\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001101010101001000110101010111000100101010101100010010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\);

-- Location: MLABCELL_X50_Y10_N18
\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ((\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) # 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ $ 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\)))) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ((!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\)))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ $ 
-- (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000110001000110000011001100001110000000110000111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\);

-- Location: LABCELL_X30_Y10_N51
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\)) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\);

-- Location: LABCELL_X48_Y14_N0
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( (!\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & (\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[6]~_Duplicate_1_q\)))) # (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & !\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ( \chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[6]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	datae => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\);

-- Location: LABCELL_X30_Y10_N30
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ $ (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ $ (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\))))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100100000010011110010000001011011011001000101101101100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\);

-- Location: LABCELL_X30_Y10_N15
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\))))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\))))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\)))) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ $ (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~6_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\ $ 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100101100001100110010111100110001000011000111000101101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~7_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~6_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\);

-- Location: LABCELL_X48_Y14_N42
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- \chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|outputs[9]~_Duplicate_1_q\ & ( (\chenillard_pwm_adc_entity|adc_entity|outputs[11]~_Duplicate_1_q\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|outputs[10]~_Duplicate_1_q\ & ((\chenillard_pwm_adc_entity|adc_entity|outputs[8]~_Duplicate_1_q\) # (\chenillard_pwm_adc_entity|adc_entity|outputs[7]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[11]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[10]~_Duplicate_1_q\,
	datac => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[7]~_Duplicate_1_q\,
	datad => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[8]~_Duplicate_1_q\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|ALT_INV_outputs[9]~_Duplicate_1_q\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\);

-- Location: LABCELL_X30_Y10_N33
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~11_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~10_combout\) # ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~9_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100100010111111110010001000000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~9_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~8_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~10_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~11_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\);

-- Location: LABCELL_X30_Y10_N39
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ $ (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\) # (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\) # (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011001100010010001100110001001100010001110010110001000111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\);

-- Location: LABCELL_X30_Y10_N36
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\))))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\))))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010001001010001001000100101001001011101101010100101110110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\);

-- Location: LABCELL_X30_Y10_N6
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\)) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ $ 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000000000000000000000000100000001000100001001000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\);

-- Location: LABCELL_X30_Y10_N54
\HEX2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~8_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & 
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( 
-- (!\select_display~input_o\ & \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & 
-- (((\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux6~0_combout\)))) # (\select_display~input_o\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ $ 
-- (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111000011011000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux6~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[3]~3_combout\,
	combout => \HEX2~8_combout\);

-- Location: LABCELL_X51_Y10_N36
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ $ (((!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ((\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\) # 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\))) # (\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ $ 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\))))) ) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ $ (\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\) ) ) ) # ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( !\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ $ (\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( !\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ $ 
-- (((!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\) # (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101101101001101001011010010110100101101001011001011001001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0_combout\);

-- Location: LABCELL_X51_Y10_N24
\HEX2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~0_combout\ = ( \select_display~input_o\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\) ) ) ) # ( !\select_display~input_o\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0_combout\) ) ) ) # ( \select_display~input_o\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\) ) ) ) # ( 
-- !\select_display~input_o\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & 
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001111000000010001000100010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux5~0_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\,
	datae => \ALT_INV_select_display~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	combout => \HEX2~0_combout\);

-- Location: LABCELL_X48_Y13_N6
\HEX2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\)))) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ $ (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\)))) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000000000001001000000000001001000000101100100100000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\,
	combout => \HEX2~1_combout\);

-- Location: MLABCELL_X50_Y10_N39
\HEX2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & ( (!\select_display~input_o\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & (!\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\))) # (\select_display~input_o\ & (((\HEX2~1_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & !\select_display~input_o\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & ( (\select_display~input_o\ & \HEX2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111110000000100000001000000010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	datac => \ALT_INV_select_display~input_o\,
	datad => \ALT_INV_HEX2~1_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	combout => \HEX2~2_combout\);

-- Location: LABCELL_X30_Y10_N48
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ $ (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\))) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011000011000000001100001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\);

-- Location: LABCELL_X30_Y10_N0
\HEX2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~7_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & 
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( 
-- (!\select_display~input_o\ & \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\)))) # (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux3~0_combout\)))) # (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111000011011000010100100111000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux3~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[3]~3_combout\,
	combout => \HEX2~7_combout\);

-- Location: MLABCELL_X50_Y10_N21
\HEX2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~3_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ $ (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & 
-- (((!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)))) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & ( 
-- (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ $ 
-- (\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000011010010000000001101000000010010110000000001001011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	combout => \HEX2~3_combout\);

-- Location: LABCELL_X51_Y10_N48
\HEX2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~4_combout\ = ( \select_display~input_o\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ ) ) ) # ( !\select_display~input_o\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( (\HEX2~3_combout\) # (\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\) ) ) ) # ( \select_display~input_o\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\) ) ) ) # ( 
-- !\select_display~input_o\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( (\HEX2~3_combout\) # (\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111110011001111111101011111010111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	datac => \ALT_INV_HEX2~3_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\,
	datae => \ALT_INV_select_display~input_o\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\,
	combout => \HEX2~4_combout\);

-- Location: LABCELL_X30_Y10_N42
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\ = ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\ & ( \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\) # (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\) ) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & \servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000011001111110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datae => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\);

-- Location: LABCELL_X30_Y10_N18
\HEX2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & 
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( 
-- (!\select_display~input_o\ & \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\)))) # (\select_display~input_o\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\) # ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\ & ( (!\select_display~input_o\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux1~0_combout\)))) # (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011111000000011101111111000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\,
	datac => \ALT_INV_select_display~input_o\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux1~0_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[3]~3_combout\,
	combout => \HEX2~6_combout\);

-- Location: MLABCELL_X50_Y10_N6
\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ $ (\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\))) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[0]~_Duplicate_1_q\ & ( 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[1]~0_combout\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[2]~1_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit1[3]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100101000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[1]~0_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[2]~1_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit1[3]~2_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[0]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\);

-- Location: LABCELL_X30_Y10_N24
\HEX2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX2~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\) # (\select_display~input_o\) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( (!\select_display~input_o\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\)) # (\select_display~input_o\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\)))) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( (!\select_display~input_o\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\)) # (\select_display~input_o\ & 
-- (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\)))) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[1]~1_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[0]~0_combout\ & ( (!\select_display~input_o\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|Mux0~0_combout\)) # (\select_display~input_o\ & 
-- (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[3]~3_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit3[2]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110101111101011001010111110100011101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|LSB_segment7|ALT_INV_Mux0~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[2]~2_combout\,
	datac => \ALT_INV_select_display~input_o\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[3]~3_combout\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[1]~1_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit3[0]~0_combout\,
	combout => \HEX2~5_combout\);

-- Location: LABCELL_X48_Y13_N24
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100001111001100000000111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\);

-- Location: LABCELL_X48_Y13_N9
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & 
-- ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\ & !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\)) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~15_combout\))))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\ & ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001000110001010100100011001010101100010000101010110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~15_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\);

-- Location: LABCELL_X48_Y13_N45
\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	combout => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\);

-- Location: MLABCELL_X50_Y10_N3
\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ $ (((\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & ((!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\) # (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)))) ) ) ) # ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- ((\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) ) # ( !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- !\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000100100001001000010110001001101010010011100100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\);

-- Location: MLABCELL_X50_Y10_N42
\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( 
-- (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (((\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & ((\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- (((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) ) # ( 
-- \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ $ (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & !\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)) # 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- ((!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ $ (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)))) # (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & !\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011000000001111001000000111000000111011000001001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\);

-- Location: MLABCELL_X50_Y10_N12
\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ (((!\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\) # (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( \servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\) ) ) ) # ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( !\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ (((\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\) # (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( !\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100101011001010110011001100110010101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\);

-- Location: MLABCELL_X50_Y10_N30
\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( 
-- (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & !\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) # 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (!\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- \servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) ) # ( \servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( 
-- (\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ & (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & !\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\)) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[3]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|duty_value[5]~_Duplicate_1_q\ & ( (\servo2_entity|servo_incremental_input|duty_value[6]~_Duplicate_1_q\ & 
-- (!\servo2_entity|servo_incremental_input|duty_value[4]~_Duplicate_1_q\ $ (!\servo2_entity|servo_incremental_input|duty_value[7]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000000000001000000100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[4]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[6]~_Duplicate_1_q\,
	datad => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[7]~_Duplicate_1_q\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[3]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[5]~_Duplicate_1_q\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\);

-- Location: LABCELL_X48_Y13_N51
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0_combout\ = ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ $ (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001000100100010000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[3]~3_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0_combout\);

-- Location: LABCELL_X48_Y13_N33
\HEX3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~0_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0_combout\ & ( (!\select_display~input_o\) # ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ $ (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\)))) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux6~0_combout\ & 
-- ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & (\select_display~input_o\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ $ 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000000100010000011001110111011001100111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\,
	datab => \ALT_INV_select_display~input_o\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux6~0_combout\,
	combout => \HEX3~0_combout\);

-- Location: MLABCELL_X50_Y10_N48
\HEX3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~1_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ $ (((!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\) # (!\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\) ) ) ) # ( \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ $ (((\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\) # 
-- (\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\)))) ) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000011110001000011111110000000011111110000100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	datae => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	combout => \HEX3~1_combout\);

-- Location: LABCELL_X48_Y13_N18
\HEX3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~2_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (!\select_display~input_o\ & 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & (\HEX3~1_combout\))) # (\select_display~input_o\ & (((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & (\HEX3~1_combout\ 
-- & !\select_display~input_o\)) ) ) ) # ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (!\select_display~input_o\ & 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & (\HEX3~1_combout\))) # (\select_display~input_o\ & (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\)))) ) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & 
-- (\HEX3~1_combout\ & !\select_display~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000111100010001000000000001000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	datab => \ALT_INV_HEX3~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	combout => \HEX3~2_combout\);

-- Location: MLABCELL_X50_Y10_N54
\HEX3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~3_combout\ = ( \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ (((!\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\) # (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\))))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ & 
-- \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\) ) ) ) # ( \servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\ $ (\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|duty_value[1]~_Duplicate_1_q\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|LessThan3~0_combout\ & ( (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|bcd~1_combout\ $ (((\servo2_entity|servo_incremental_input|duty_value[2]~_Duplicate_1_q\ & \servo2_entity|servo_incremental_input|quad_segment7_1|bcd~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100001000000001100001100000000000011110000000000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[2]~_Duplicate_1_q\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~0_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_bcd~1_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	datae => \servo2_entity|servo_incremental_input|ALT_INV_duty_value[1]~_Duplicate_1_q\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_LessThan3~0_combout\,
	combout => \HEX3~3_combout\);

-- Location: LABCELL_X48_Y13_N12
\HEX3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~4_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (\HEX3~3_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & !\select_display~input_o\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (\HEX3~3_combout\ & (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & !\select_display~input_o\)) ) ) ) # ( 
-- \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (\HEX3~3_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & !\select_display~input_o\)) ) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\ & ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (!\select_display~input_o\ & (((\HEX3~3_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\)))) # (\select_display~input_o\ & 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010101001100000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\,
	datab => \ALT_INV_HEX3~3_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	datad => \ALT_INV_select_display~input_o\,
	datae => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	combout => \HEX3~4_combout\);

-- Location: LABCELL_X48_Y13_N48
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0_combout\ = ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ $ (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\))) # (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001100110000110000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[3]~3_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0_combout\);

-- Location: LABCELL_X48_Y13_N30
\HEX3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~5_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( (!\select_display~input_o\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0_combout\)))) # (\select_display~input_o\ & 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ $ (((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\))))) ) ) # ( !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & ( 
-- (!\select_display~input_o\ & (((\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux3~0_combout\)))) # (\select_display~input_o\ & (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & 
-- ((\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000101110000111010010111000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\,
	datab => \ALT_INV_select_display~input_o\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux3~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	combout => \HEX3~5_combout\);

-- Location: LABCELL_X48_Y13_N57
\HEX3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~6_combout\ = ( \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\) ) ) # ( 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~17_combout\ & ( (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|LessThan13~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~18_combout\) # 
-- (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|bcd~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~18_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~16_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_LessThan13~0_combout\,
	dataf => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_bcd~17_combout\,
	combout => \HEX3~6_combout\);

-- Location: LABCELL_X48_Y12_N51
\HEX3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~7_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( (!\select_display~input_o\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\)) # (\select_display~input_o\ & (((\HEX3~6_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\)))) ) ) ) # ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( (!\select_display~input_o\) # ((\HEX3~6_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\)) ) ) ) # ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ & ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( 
-- (\select_display~input_o\ & ((\HEX3~6_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\))) ) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ & ( 
-- !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( (!\select_display~input_o\) # ((\HEX3~6_combout\) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111000001010101010110101111111111111000110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_select_display~input_o\,
	datab => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	datac => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	datad => \ALT_INV_HEX3~6_combout\,
	datae => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	combout => \HEX3~7_combout\);

-- Location: LABCELL_X48_Y13_N54
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux1~0_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ & 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\ & \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\)) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ & ((!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\) # (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101000001010101000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[3]~3_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux1~0_combout\);

-- Location: LABCELL_X48_Y13_N0
\HEX3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~8_combout\ = ( \select_display~input_o\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & 
-- !\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\)) # (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\))) ) ) # ( !\select_display~input_o\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101110111000100010111011100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux1~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\,
	dataf => \ALT_INV_select_display~input_o\,
	combout => \HEX3~8_combout\);

-- Location: LABCELL_X48_Y13_N27
\servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux0~0_combout\ = ( \servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ & 
-- (\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[0]~0_combout\)) ) ) # ( !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[2]~2_combout\ & ( 
-- (!\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[3]~3_combout\ & !\servo2_entity|servo_incremental_input|quad_segment7_1|digit2[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[3]~3_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[1]~1_combout\,
	datad => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[0]~0_combout\,
	dataf => \servo2_entity|servo_incremental_input|quad_segment7_1|ALT_INV_digit2[2]~2_combout\,
	combout => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux0~0_combout\);

-- Location: LABCELL_X48_Y13_N3
\HEX3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX3~9_combout\ = ( \select_display~input_o\ & ( (!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & ((!\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\))) # 
-- (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[1]~0_combout\ & (\chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[0]~1_combout\ & \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|digit4[2]~2_combout\)) ) ) # ( 
-- !\select_display~input_o\ & ( \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101010000100011010101000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[1]~0_combout\,
	datab => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[0]~1_combout\,
	datac => \servo2_entity|servo_incremental_input|quad_segment7_1|MSB_segment7|ALT_INV_Mux0~0_combout\,
	datad => \chenillard_pwm_adc_entity|adc_entity|quad_segment7_1|ALT_INV_digit4[2]~2_combout\,
	dataf => \ALT_INV_select_display~input_o\,
	combout => \HEX3~9_combout\);

-- Location: LABCELL_X48_Y59_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


