

================================================================
== Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_113_1'
================================================================
* Date:           Fri Dec 13 13:11:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |       42|       42|         8|          5|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      522|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      513|    -|
|Register             |        -|     -|      117|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      117|     1035|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln118_10_fu_788_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_11_fu_838_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_12_fu_848_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_13_fu_908_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_14_fu_918_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln118_1_fu_808_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln118_2_fu_858_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_3_fu_868_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_4_fu_878_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_5_fu_928_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_6_fu_966_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln118_7_fu_690_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln118_8_fu_707_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln118_9_fu_778_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln118_fu_798_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln121_fu_956_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln125_1_fu_628_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln125_2_fu_645_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln125_3_fu_758_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln125_4_fu_768_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_5_fu_818_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_6_fu_828_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_7_fu_888_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_8_fu_898_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln125_fu_598_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln127_1_fu_741_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln127_fu_570_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln128_1_fu_942_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln128_fu_980_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln840_fu_554_p2      |         +|   0|  0|  12|           4|           1|
    |s_idx_V_cast_fu_656_p2   |         +|   0|  0|  10|           3|           3|
    |s_idx_V_fu_584_p2        |         +|   0|  0|  13|           6|           6|
    |ap_condition_156         |       and|   0|  0|   2|           1|           1|
    |ap_condition_174         |       and|   0|  0|   2|           1|           1|
    |ap_condition_339         |       and|   0|  0|   2|           1|           1|
    |ap_condition_429         |       and|   0|  0|   2|           1|           1|
    |ap_condition_476         |       and|   0|  0|   2|           1|           1|
    |ap_condition_917         |       and|   0|  0|   2|           1|           1|
    |ap_condition_922         |       and|   0|  0|   2|           1|           1|
    |ap_condition_946         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_548_p2    |      icmp|   0|  0|   9|           4|           5|
    |or_ln118_1_fu_696_p2     |        or|   0|  0|   8|           1|           8|
    |or_ln118_fu_747_p2       |        or|   0|  0|   8|           1|           8|
    |or_ln125_fu_634_p2       |        or|   0|  0|   8|           1|           8|
    |or_ln127_fu_990_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln120_fu_1004_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln127_fu_995_p3   |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 522|         259|         159|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  31|          6|    1|          6|
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475  |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_storemerge6_reg_487    |  14|          3|    2|          6|
    |ap_sig_allocacmp_bank_V_2                   |   9|          2|    4|          8|
    |bank_V_fu_92                                |   9|          2|    4|          8|
    |lb_address0                                 |  14|          3|    3|          9|
    |line_buffer_m_2_address0                    |  43|          8|    8|         64|
    |line_buffer_m_2_address1                    |  54|         10|    8|         80|
    |line_buffer_m_2_d0                          |  54|         10|    2|         20|
    |line_buffer_m_2_d1                          |  43|          8|    2|         16|
    |old_word_buffer_m_address0                  |  31|          6|    8|         48|
    |old_word_buffer_m_address1                  |  31|          6|    8|         48|
    |rb_address0                                 |  14|          3|    3|          9|
    |reg_505                                     |   9|          2|    2|          4|
    |reg_512                                     |   9|          2|    2|          4|
    |reg_519                                     |   9|          2|    2|          4|
    |word_buffer_m_address0                      |  31|          6|    8|         48|
    |word_buffer_m_address1                      |  31|          6|    8|         48|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 513|        102|   87|        456|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |add_ln118_7_reg_1072                        |  7|   0|    8|          1|
    |add_ln125_1_reg_1045                        |  7|   0|    8|          1|
    |add_ln127_1_reg_1099                        |  7|   0|    8|          1|
    |add_ln127_reg_1035                          |  5|   0|    5|          0|
    |ap_CS_fsm                                   |  5|   0|    5|          0|
    |ap_done_reg                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_storemerge6_reg_487    |  2|   0|    2|          0|
    |bank_V_cast_reg_1029                        |  4|   0|   64|         60|
    |bank_V_fu_92                                |  4|   0|    4|          0|
    |icmp_ln1027_reg_1025                        |  1|   0|    1|          0|
    |icmp_ln1027_reg_1025_pp0_iter1_reg          |  1|   0|    1|          0|
    |line_buffer_m_2_addr_1_reg_1250             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_3_reg_1140             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_4_reg_1145             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_5_reg_1175             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_6_reg_1180             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_7_reg_1185             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_8_reg_1210             |  7|   0|    8|          1|
    |old_word_buffer_m_load_9_reg_1170           |  2|   0|    2|          0|
    |rb_load_1_reg_1122                          |  1|   0|    1|          0|
    |rb_load_reg_1136                            |  1|   0|    1|          0|
    |reg_505                                     |  2|   0|    2|          0|
    |reg_512                                     |  2|   0|    2|          0|
    |reg_519                                     |  2|   0|    2|          0|
    |storemerge6_reg_487                         |  2|   0|    2|          0|
    |tmp_24_reg_1041                             |  1|   0|    1|          0|
    |tmp_24_reg_1041_pp0_iter1_reg               |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |117|   0|  187|         70|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|trunc_ln                    |   in|    3|     ap_none|                                trunc_ln|        scalar|
|word_buffer_m_offset        |   in|    1|     ap_none|                    word_buffer_m_offset|        scalar|
|old_word_buffer_m_address0  |  out|    8|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_ce0       |  out|    1|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_q0        |   in|    2|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_address1  |  out|    8|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_ce1       |  out|    1|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_q1        |   in|    2|   ap_memory|                       old_word_buffer_m|         array|
|lb_address0                 |  out|    3|   ap_memory|                                      lb|         array|
|lb_ce0                      |  out|    1|   ap_memory|                                      lb|         array|
|lb_q0                       |   in|    1|   ap_memory|                                      lb|         array|
|rb_address0                 |  out|    3|   ap_memory|                                      rb|         array|
|rb_ce0                      |  out|    1|   ap_memory|                                      rb|         array|
|rb_q0                       |   in|    1|   ap_memory|                                      rb|         array|
|zext_ln125                  |   in|    4|     ap_none|                              zext_ln125|        scalar|
|line_buffer_m_2_address0    |  out|    8|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_ce0         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_we0         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_d0          |  out|    2|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_address1    |  out|    8|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_ce1         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_we1         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_d1          |  out|    2|   ap_memory|                         line_buffer_m_2|         array|
|add_ln114                   |   in|    6|     ap_none|                               add_ln114|        scalar|
|last_wrd                    |   in|    1|     ap_none|                                last_wrd|        scalar|
|word_buffer_m_address0      |  out|    8|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_ce0           |  out|    1|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_q0            |   in|    2|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_address1      |  out|    8|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_ce1           |  out|    1|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_q1            |   in|    2|   ap_memory|                           word_buffer_m|         array|
+----------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bank_V = alloca i32 1"   --->   Operation 11 'alloca' 'bank_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last_wrd"   --->   Operation 12 'read' 'last_wrd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln114_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln114"   --->   Operation 13 'read' 'add_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125"   --->   Operation 14 'read' 'zext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset"   --->   Operation 15 'read' 'word_buffer_m_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln125_cast2 = zext i4 %zext_ln125_read"   --->   Operation 17 'zext' 'zext_ln125_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln125_cast = zext i4 %zext_ln125_read"   --->   Operation 18 'zext' 'zext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %bank_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bank_V_2 = load i4 %bank_V"   --->   Operation 21 'load' 'bank_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %bank_V_2, i4 8"   --->   Operation 23 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln840 = add i4 %bank_V_2, i4 1"   --->   Operation 25 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln1027, void %for.body.split, void %VITIS_LOOP_83_2.i.preheader.exitStub" [Accel.cpp:113]   --->   Operation 26 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bank_V_cast = zext i4 %bank_V_2"   --->   Operation 27 'zext' 'bank_V_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i4 %bank_V_2" [Accel.cpp:127]   --->   Operation 28 'zext' 'zext_ln127' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln127 = add i5 %zext_ln125_cast, i5 %zext_ln127" [Accel.cpp:127]   --->   Operation 29 'add' 'add_ln127' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs = trunc i4 %bank_V_2"   --->   Operation 30 'trunc' 'lhs' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %lhs"   --->   Operation 31 'zext' 'zext_ln186' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%s_idx_V = add i6 %add_ln114_read, i6 %zext_ln186" [Accel.cpp:114]   --->   Operation 32 'add' 's_idx_V' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %s_idx_V, i32 5"   --->   Operation 33 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %tmp_24, void %VITIS_LOOP_124_3, void %VITIS_LOOP_117_2_ifconv" [Accel.cpp:115]   --->   Operation 34 'br' 'br_ln115' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln125 = add i6 %zext_ln125_cast2, i6 %s_idx_V" [Accel.cpp:125]   --->   Operation 35 'add' 'add_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i6 %add_ln125" [Accel.cpp:125]   --->   Operation 36 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln125, i3 0" [Accel.cpp:125]   --->   Operation 37 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln125, i1 0" [Accel.cpp:125]   --->   Operation 38 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i7 %tmp_25" [Accel.cpp:125]   --->   Operation 39 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln125_1 = add i8 %p_shl4, i8 %zext_ln125_1" [Accel.cpp:125]   --->   Operation 40 'add' 'add_ln125_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln125 = or i8 %add_ln125_1, i8 1" [Accel.cpp:125]   --->   Operation 41 'or' 'or_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i8 %or_ln125" [Accel.cpp:125]   --->   Operation 42 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_3" [Accel.cpp:125]   --->   Operation 43 'getelementptr' 'word_buffer_m_addr' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln125_2 = add i8 %add_ln125_1, i8 2" [Accel.cpp:125]   --->   Operation 44 'add' 'add_ln125_2' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i8 %add_ln125_2" [Accel.cpp:125]   --->   Operation 45 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_4" [Accel.cpp:125]   --->   Operation 46 'getelementptr' 'word_buffer_m_addr_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.0, void %for.inc63.1.critedge" [Accel.cpp:125]   --->   Operation 47 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.59ns)   --->   "%word_buffer_m_load = load i8 %word_buffer_m_addr" [Accel.cpp:125]   --->   Operation 48 'load' 'word_buffer_m_load' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 49 [2/2] (0.59ns)   --->   "%word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1" [Accel.cpp:125]   --->   Operation 49 'load' 'word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rb_addr_1 = getelementptr i1 %rb, i64 0, i64 %bank_V_cast" [Accel.cpp:128]   --->   Operation 50 'getelementptr' 'rb_addr_1' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.63ns)   --->   "%rb_load_1 = load i3 %rb_addr_1" [Accel.cpp:128]   --->   Operation 51 'load' 'rb_load_1' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%s_idx_V_cast = add i3 %trunc_ln_read, i3 %lhs"   --->   Operation 52 'add' 's_idx_V_cast' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i3 0" [Accel.cpp:118]   --->   Operation 53 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i7 %tmp_9" [Accel.cpp:118]   --->   Operation 54 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i1 0" [Accel.cpp:118]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i5 %tmp_s" [Accel.cpp:118]   --->   Operation 56 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln118_7 = add i8 %zext_ln118_8, i8 %zext_ln118_9" [Accel.cpp:118]   --->   Operation 57 'add' 'add_ln118_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln118_1 = or i8 %add_ln118_7, i8 1" [Accel.cpp:118]   --->   Operation 58 'or' 'or_ln118_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln118_11 = zext i8 %or_ln118_1" [Accel.cpp:118]   --->   Operation 59 'zext' 'zext_ln118_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_11" [Accel.cpp:118]   --->   Operation 60 'getelementptr' 'old_word_buffer_m_addr' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln118_8 = add i8 %add_ln118_7, i8 2" [Accel.cpp:118]   --->   Operation 61 'add' 'add_ln118_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln118_12 = zext i8 %add_ln118_8" [Accel.cpp:118]   --->   Operation 62 'zext' 'zext_ln118_12' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_12" [Accel.cpp:118]   --->   Operation 63 'getelementptr' 'old_word_buffer_m_addr_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load = load i8 %old_word_buffer_m_addr" [Accel.cpp:118]   --->   Operation 64 'load' 'old_word_buffer_m_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 65 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1" [Accel.cpp:118]   --->   Operation 65 'load' 'old_word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_cast" [Accel.cpp:121]   --->   Operation 66 'getelementptr' 'rb_addr' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.63ns)   --->   "%rb_load = load i3 %rb_addr" [Accel.cpp:121]   --->   Operation 67 'load' 'rb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln113 = store i4 %add_ln840, i4 %bank_V" [Accel.cpp:113]   --->   Operation 68 'store' 'store_ln113' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln127, i3 0" [Accel.cpp:127]   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln127, i1 0" [Accel.cpp:127]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i6 %tmp" [Accel.cpp:127]   --->   Operation 71 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln127_1 = add i8 %p_shl, i8 %zext_ln127_1" [Accel.cpp:127]   --->   Operation 72 'add' 'add_ln127_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln118 = or i8 %add_ln127_1, i8 1" [Accel.cpp:118]   --->   Operation 73 'or' 'or_ln118' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %or_ln118" [Accel.cpp:118]   --->   Operation 74 'zext' 'zext_ln118' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_2 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118" [Accel.cpp:118]   --->   Operation 75 'getelementptr' 'line_buffer_m_2_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln125_3 = add i8 %add_ln125_1, i8 3" [Accel.cpp:125]   --->   Operation 76 'add' 'add_ln125_3' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i8 %add_ln125_3" [Accel.cpp:125]   --->   Operation 77 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_5" [Accel.cpp:125]   --->   Operation 78 'getelementptr' 'word_buffer_m_addr_10' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln125_4 = add i8 %add_ln125_1, i8 4" [Accel.cpp:125]   --->   Operation 79 'add' 'add_ln125_4' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i8 %add_ln125_4" [Accel.cpp:125]   --->   Operation 80 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_6" [Accel.cpp:125]   --->   Operation 81 'getelementptr' 'word_buffer_m_addr_11' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (0.59ns)   --->   "%word_buffer_m_load = load i8 %word_buffer_m_addr" [Accel.cpp:125]   --->   Operation 82 'load' 'word_buffer_m_load' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 83 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load, i8 %line_buffer_m_2_addr_2" [Accel.cpp:125]   --->   Operation 83 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 84 [1/2] (0.59ns)   --->   "%word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1" [Accel.cpp:125]   --->   Operation 84 'load' 'word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.1" [Accel.cpp:125]   --->   Operation 85 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_2 : Operation 86 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_2" [Accel.cpp:125]   --->   Operation 86 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.1"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_2 : Operation 88 [2/2] (0.59ns)   --->   "%word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10" [Accel.cpp:125]   --->   Operation 88 'load' 'word_buffer_m_load_16' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 89 [2/2] (0.59ns)   --->   "%word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11" [Accel.cpp:125]   --->   Operation 89 'load' 'word_buffer_m_load_17' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 90 [1/2] (0.63ns)   --->   "%rb_load_1 = load i3 %rb_addr_1" [Accel.cpp:128]   --->   Operation 90 'load' 'rb_load_1' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %rb_load_1, void %cond.false84, void %cond.true83" [Accel.cpp:128]   --->   Operation 91 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.41ns)   --->   "%br_ln128 = br void %for.inc93" [Accel.cpp:128]   --->   Operation 92 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24 & rb_load_1) | (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.41>
ST_2 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln118_9 = add i8 %add_ln118_7, i8 3" [Accel.cpp:118]   --->   Operation 93 'add' 'add_ln118_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln118_13 = zext i8 %add_ln118_9" [Accel.cpp:118]   --->   Operation 94 'zext' 'zext_ln118_13' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_13" [Accel.cpp:118]   --->   Operation 95 'getelementptr' 'old_word_buffer_m_addr_2' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln118_10 = add i8 %add_ln118_7, i8 4" [Accel.cpp:118]   --->   Operation 96 'add' 'add_ln118_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln118_14 = zext i8 %add_ln118_10" [Accel.cpp:118]   --->   Operation 97 'zext' 'zext_ln118_14' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_14" [Accel.cpp:118]   --->   Operation 98 'getelementptr' 'old_word_buffer_m_addr_3' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load = load i8 %old_word_buffer_m_addr" [Accel.cpp:118]   --->   Operation 99 'load' 'old_word_buffer_m_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 100 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_2_addr_2" [Accel.cpp:118]   --->   Operation 100 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 101 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1" [Accel.cpp:118]   --->   Operation 101 'load' 'old_word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 102 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2" [Accel.cpp:118]   --->   Operation 102 'load' 'old_word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 103 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3" [Accel.cpp:118]   --->   Operation 103 'load' 'old_word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 104 [1/2] (0.63ns)   --->   "%rb_load = load i3 %rb_addr" [Accel.cpp:121]   --->   Operation 104 'load' 'rb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 105 [1/1] (0.41ns)   --->   "%br_ln121 = br i1 %rb_load, void %cond.false35, void %for.inc93" [Accel.cpp:121]   --->   Operation 105 'br' 'br_ln121' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.41>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln118 = add i8 %add_ln127_1, i8 2" [Accel.cpp:118]   --->   Operation 106 'add' 'add_ln118' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %add_ln118" [Accel.cpp:118]   --->   Operation 107 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_3 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_1" [Accel.cpp:118]   --->   Operation 108 'getelementptr' 'line_buffer_m_2_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln118_1 = add i8 %add_ln127_1, i8 3" [Accel.cpp:118]   --->   Operation 109 'add' 'add_ln118_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i8 %add_ln118_1" [Accel.cpp:118]   --->   Operation 110 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_4 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_2" [Accel.cpp:118]   --->   Operation 111 'getelementptr' 'line_buffer_m_2_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln125_5 = add i8 %add_ln125_1, i8 5" [Accel.cpp:125]   --->   Operation 112 'add' 'add_ln125_5' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln125_7 = zext i8 %add_ln125_5" [Accel.cpp:125]   --->   Operation 113 'zext' 'zext_ln125_7' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_7" [Accel.cpp:125]   --->   Operation 114 'getelementptr' 'word_buffer_m_addr_13' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln125_6 = add i8 %add_ln125_1, i8 6" [Accel.cpp:125]   --->   Operation 115 'add' 'add_ln125_6' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln125_8 = zext i8 %add_ln125_6" [Accel.cpp:125]   --->   Operation 116 'zext' 'zext_ln125_8' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_8" [Accel.cpp:125]   --->   Operation 117 'getelementptr' 'word_buffer_m_addr_14' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 118 [1/2] (0.59ns)   --->   "%word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10" [Accel.cpp:125]   --->   Operation 118 'load' 'word_buffer_m_load_16' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 119 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_2_addr_4" [Accel.cpp:125]   --->   Operation 119 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 120 [1/2] (0.59ns)   --->   "%word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11" [Accel.cpp:125]   --->   Operation 120 'load' 'word_buffer_m_load_17' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 121 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.3" [Accel.cpp:125]   --->   Operation 121 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_3 : Operation 122 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_4" [Accel.cpp:125]   --->   Operation 122 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 123 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.3"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_3 : Operation 124 [2/2] (0.59ns)   --->   "%word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13" [Accel.cpp:125]   --->   Operation 124 'load' 'word_buffer_m_load_18' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 125 [2/2] (0.59ns)   --->   "%word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14" [Accel.cpp:125]   --->   Operation 125 'load' 'word_buffer_m_load_19' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln118_11 = add i8 %add_ln118_7, i8 5" [Accel.cpp:118]   --->   Operation 126 'add' 'add_ln118_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln118_15 = zext i8 %add_ln118_11" [Accel.cpp:118]   --->   Operation 127 'zext' 'zext_ln118_15' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_15" [Accel.cpp:118]   --->   Operation 128 'getelementptr' 'old_word_buffer_m_addr_4' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln118_12 = add i8 %add_ln118_7, i8 6" [Accel.cpp:118]   --->   Operation 129 'add' 'add_ln118_12' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln118_16 = zext i8 %add_ln118_12" [Accel.cpp:118]   --->   Operation 130 'zext' 'zext_ln118_16' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_16" [Accel.cpp:118]   --->   Operation 131 'getelementptr' 'old_word_buffer_m_addr_5' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_4, i8 %line_buffer_m_2_addr_3" [Accel.cpp:118]   --->   Operation 132 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 133 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2" [Accel.cpp:118]   --->   Operation 133 'load' 'old_word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 134 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3" [Accel.cpp:118]   --->   Operation 134 'load' 'old_word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 135 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4" [Accel.cpp:118]   --->   Operation 135 'load' 'old_word_buffer_m_load_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 136 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5" [Accel.cpp:118]   --->   Operation 136 'load' 'old_word_buffer_m_load_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln118_2 = add i8 %add_ln127_1, i8 4" [Accel.cpp:118]   --->   Operation 137 'add' 'add_ln118_2' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i8 %add_ln118_2" [Accel.cpp:118]   --->   Operation 138 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_5 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_3" [Accel.cpp:118]   --->   Operation 139 'getelementptr' 'line_buffer_m_2_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln118_3 = add i8 %add_ln127_1, i8 5" [Accel.cpp:118]   --->   Operation 140 'add' 'add_ln118_3' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i8 %add_ln118_3" [Accel.cpp:118]   --->   Operation 141 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_6 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_4" [Accel.cpp:118]   --->   Operation 142 'getelementptr' 'line_buffer_m_2_addr_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln118_4 = add i8 %add_ln127_1, i8 6" [Accel.cpp:118]   --->   Operation 143 'add' 'add_ln118_4' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i8 %add_ln118_4" [Accel.cpp:118]   --->   Operation 144 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_7 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_5" [Accel.cpp:118]   --->   Operation 145 'getelementptr' 'line_buffer_m_2_addr_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln125_7 = add i8 %add_ln125_1, i8 7" [Accel.cpp:125]   --->   Operation 146 'add' 'add_ln125_7' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln125_9 = zext i8 %add_ln125_7" [Accel.cpp:125]   --->   Operation 147 'zext' 'zext_ln125_9' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_9" [Accel.cpp:125]   --->   Operation 148 'getelementptr' 'word_buffer_m_addr_16' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.70ns)   --->   "%add_ln125_8 = add i8 %add_ln125_1, i8 8" [Accel.cpp:125]   --->   Operation 149 'add' 'add_ln125_8' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln125_10 = zext i8 %add_ln125_8" [Accel.cpp:125]   --->   Operation 150 'zext' 'zext_ln125_10' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_10" [Accel.cpp:125]   --->   Operation 151 'getelementptr' 'word_buffer_m_addr_17' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%ref_tmp50_0_1 = phi i2 %word_buffer_m_load_2, void %cond.false52.0, i2 0, void %for.inc63.1.critedge" [Accel.cpp:125]   --->   Operation 152 'phi' 'ref_tmp50_0_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_1, i8 %line_buffer_m_2_addr_3" [Accel.cpp:125]   --->   Operation 153 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.2, void %for.inc63.3.critedge" [Accel.cpp:125]   --->   Operation 154 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%ref_tmp50_0_3 = phi i2 %word_buffer_m_load_17, void %cond.false52.2, i2 0, void %for.inc63.3.critedge" [Accel.cpp:125]   --->   Operation 155 'phi' 'ref_tmp50_0_3' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_3, i8 %line_buffer_m_2_addr_5" [Accel.cpp:125]   --->   Operation 156 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.4, void %for.inc63.5.critedge" [Accel.cpp:125]   --->   Operation 157 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (0.59ns)   --->   "%word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13" [Accel.cpp:125]   --->   Operation 158 'load' 'word_buffer_m_load_18' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 159 [1/2] (0.59ns)   --->   "%word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14" [Accel.cpp:125]   --->   Operation 159 'load' 'word_buffer_m_load_19' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.5" [Accel.cpp:125]   --->   Operation 160 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_4 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.5"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_4 : Operation 162 [2/2] (0.59ns)   --->   "%word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16" [Accel.cpp:125]   --->   Operation 162 'load' 'word_buffer_m_load_20' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 163 [2/2] (0.59ns)   --->   "%word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17" [Accel.cpp:125]   --->   Operation 163 'load' 'word_buffer_m_load_21' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln118_13 = add i8 %add_ln118_7, i8 7" [Accel.cpp:118]   --->   Operation 164 'add' 'add_ln118_13' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln118_17 = zext i8 %add_ln118_13" [Accel.cpp:118]   --->   Operation 165 'zext' 'zext_ln118_17' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_17" [Accel.cpp:118]   --->   Operation 166 'getelementptr' 'old_word_buffer_m_addr_6' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.70ns)   --->   "%add_ln118_14 = add i8 %add_ln118_7, i8 8" [Accel.cpp:118]   --->   Operation 167 'add' 'add_ln118_14' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln118_18 = zext i8 %add_ln118_14" [Accel.cpp:118]   --->   Operation 168 'zext' 'zext_ln118_18' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_18" [Accel.cpp:118]   --->   Operation 169 'getelementptr' 'old_word_buffer_m_addr_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 170 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4" [Accel.cpp:118]   --->   Operation 170 'load' 'old_word_buffer_m_load_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 171 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_10, i8 %line_buffer_m_2_addr_6" [Accel.cpp:118]   --->   Operation 171 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 172 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5" [Accel.cpp:118]   --->   Operation 172 'load' 'old_word_buffer_m_load_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 173 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_11, i8 %line_buffer_m_2_addr_7" [Accel.cpp:118]   --->   Operation 173 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 174 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6" [Accel.cpp:118]   --->   Operation 174 'load' 'old_word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 175 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7" [Accel.cpp:118]   --->   Operation 175 'load' 'old_word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 176 [1/1] (0.70ns)   --->   "%add_ln118_5 = add i8 %add_ln127_1, i8 7" [Accel.cpp:118]   --->   Operation 176 'add' 'add_ln118_5' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i8 %add_ln118_5" [Accel.cpp:118]   --->   Operation 177 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_8 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_6" [Accel.cpp:118]   --->   Operation 178 'getelementptr' 'line_buffer_m_2_addr_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i8 %add_ln125_1" [Accel.cpp:125]   --->   Operation 179 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_2" [Accel.cpp:127]   --->   Operation 180 'getelementptr' 'word_buffer_m_addr_18' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.70ns)   --->   "%add_ln128_1 = add i8 %add_ln125_1, i8 9" [Accel.cpp:128]   --->   Operation 181 'add' 'add_ln128_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i8 %add_ln128_1" [Accel.cpp:128]   --->   Operation 182 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln128_1" [Accel.cpp:128]   --->   Operation 183 'getelementptr' 'word_buffer_m_addr_19' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_2_addr_6" [Accel.cpp:125]   --->   Operation 184 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 185 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_6" [Accel.cpp:125]   --->   Operation 185 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%ref_tmp50_0_5 = phi i2 %word_buffer_m_load_19, void %cond.false52.4, i2 0, void %for.inc63.5.critedge" [Accel.cpp:125]   --->   Operation 186 'phi' 'ref_tmp50_0_5' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_5, i8 %line_buffer_m_2_addr_7" [Accel.cpp:125]   --->   Operation 187 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.6, void %for.inc63.7.critedge" [Accel.cpp:125]   --->   Operation 188 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 189 [1/2] (0.59ns)   --->   "%word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16" [Accel.cpp:125]   --->   Operation 189 'load' 'word_buffer_m_load_20' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 190 [1/2] (0.59ns)   --->   "%word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17" [Accel.cpp:125]   --->   Operation 190 'load' 'word_buffer_m_load_21' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 191 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.7_ifconv" [Accel.cpp:125]   --->   Operation 191 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_5 : Operation 192 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.7_ifconv"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_5 : Operation 193 [2/2] (0.59ns)   --->   "%word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18" [Accel.cpp:127]   --->   Operation 193 'load' 'word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %last_wrd_read, void %lor.lhs.false80, void %cond.true83" [Accel.cpp:128]   --->   Operation 194 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 195 [2/2] (0.59ns)   --->   "%word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19" [Accel.cpp:128]   --->   Operation 195 'load' 'word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read & !rb_load_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i8 %add_ln118_7" [Accel.cpp:118]   --->   Operation 196 'zext' 'zext_ln118_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_10" [Accel.cpp:120]   --->   Operation 197 'getelementptr' 'old_word_buffer_m_addr_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.70ns)   --->   "%add_ln121 = add i8 %add_ln118_7, i8 9" [Accel.cpp:121]   --->   Operation 198 'add' 'add_ln121' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [Accel.cpp:121]   --->   Operation 199 'zext' 'zext_ln121' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln121" [Accel.cpp:121]   --->   Operation 200 'getelementptr' 'old_word_buffer_m_addr_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_2_addr_4" [Accel.cpp:118]   --->   Operation 201 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 202 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6" [Accel.cpp:118]   --->   Operation 202 'load' 'old_word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 203 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_2_addr_8" [Accel.cpp:118]   --->   Operation 203 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 204 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7" [Accel.cpp:118]   --->   Operation 204 'load' 'old_word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 205 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8" [Accel.cpp:120]   --->   Operation 205 'load' 'old_word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 206 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9" [Accel.cpp:121]   --->   Operation 206 'load' 'old_word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & tmp_24 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln118_6 = add i8 %add_ln127_1, i8 8" [Accel.cpp:118]   --->   Operation 207 'add' 'add_ln118_6' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i8 %add_ln118_6" [Accel.cpp:118]   --->   Operation 208 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_9 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_7" [Accel.cpp:118]   --->   Operation 209 'getelementptr' 'line_buffer_m_2_addr_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load_20, i8 %line_buffer_m_2_addr_8" [Accel.cpp:125]   --->   Operation 210 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 211 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_8" [Accel.cpp:125]   --->   Operation 211 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%ref_tmp50_0_7 = phi i2 %word_buffer_m_load_21, void %cond.false52.6, i2 0, void %for.inc63.7.critedge" [Accel.cpp:125]   --->   Operation 212 'phi' 'ref_tmp50_0_7' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_7, i8 %line_buffer_m_2_addr_9" [Accel.cpp:125]   --->   Operation 213 'store' 'store_ln125' <Predicate = (!tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%lb_addr_1 = getelementptr i1 %lb, i64 0, i64 %bank_V_cast" [Accel.cpp:127]   --->   Operation 214 'getelementptr' 'lb_addr_1' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (0.63ns)   --->   "%lb_load_1 = load i3 %lb_addr_1" [Accel.cpp:127]   --->   Operation 215 'load' 'lb_load_1' <Predicate = (!tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 216 [1/2] (0.59ns)   --->   "%word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18" [Accel.cpp:127]   --->   Operation 216 'load' 'word_buffer_m_load_1' <Predicate = (!tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 217 [1/2] (0.59ns)   --->   "%word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19" [Accel.cpp:128]   --->   Operation 217 'load' 'word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read & !rb_load_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 218 [1/1] (0.41ns)   --->   "%br_ln128 = br void %for.inc93" [Accel.cpp:128]   --->   Operation 218 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read & !rb_load_1)> <Delay = 0.41>
ST_6 : Operation 219 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_9, i8 %line_buffer_m_2_addr_5" [Accel.cpp:118]   --->   Operation 219 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 220 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_7, i8 %line_buffer_m_2_addr_9" [Accel.cpp:118]   --->   Operation 220 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_cast" [Accel.cpp:120]   --->   Operation 221 'getelementptr' 'lb_addr' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 222 [2/2] (0.63ns)   --->   "%lb_load = load i3 %lb_addr" [Accel.cpp:120]   --->   Operation 222 'load' 'lb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 223 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8" [Accel.cpp:120]   --->   Operation 223 'load' 'old_word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 224 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9" [Accel.cpp:121]   --->   Operation 224 'load' 'old_word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & tmp_24 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 225 [1/1] (0.41ns)   --->   "%br_ln121 = br void %for.inc93" [Accel.cpp:121]   --->   Operation 225 'br' 'br_ln121' <Predicate = (!icmp_ln1027 & tmp_24 & !rb_load)> <Delay = 0.41>

State 7 <SV = 6> <Delay = 1.51>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i8 %add_ln127_1" [Accel.cpp:127]   --->   Operation 226 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln127_2" [Accel.cpp:127]   --->   Operation 227 'getelementptr' 'line_buffer_m_2_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.70ns)   --->   "%add_ln128 = add i8 %add_ln127_1, i8 9" [Accel.cpp:128]   --->   Operation 228 'add' 'add_ln128' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i8 %add_ln128" [Accel.cpp:128]   --->   Operation 229 'zext' 'zext_ln128' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_1 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln128" [Accel.cpp:128]   --->   Operation 230 'getelementptr' 'line_buffer_m_2_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [Accel.cpp:113]   --->   Operation 231 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 232 [1/2] (0.63ns)   --->   "%lb_load_1 = load i3 %lb_addr_1" [Accel.cpp:127]   --->   Operation 232 'load' 'lb_load_1' <Predicate = (!tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln127)   --->   "%or_ln127 = or i1 %lb_load_1, i1 %last_wrd_read" [Accel.cpp:127]   --->   Operation 233 'or' 'or_ln127' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln127 = select i1 %or_ln127, i2 0, i2 %word_buffer_m_load_1" [Accel.cpp:127]   --->   Operation 234 'select' 'select_ln127' <Predicate = (!tmp_24)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.59ns)   --->   "%store_ln127 = store i2 %select_ln127, i8 %line_buffer_m_2_addr" [Accel.cpp:127]   --->   Operation 235 'store' 'store_ln127' <Predicate = (!tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 236 [1/2] (0.63ns)   --->   "%lb_load = load i3 %lb_addr" [Accel.cpp:120]   --->   Operation 236 'load' 'lb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 237 [1/1] (0.27ns)   --->   "%select_ln120 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_load_1" [Accel.cpp:120]   --->   Operation 237 'select' 'select_ln120' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.59ns)   --->   "%store_ln120 = store i2 %select_ln120, i8 %line_buffer_m_2_addr" [Accel.cpp:120]   --->   Operation 238 'store' 'store_ln120' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%storemerge6 = phi i2 %old_word_buffer_m_load_2, void %cond.false35, i2 0, void %cond.true83, i2 %word_buffer_m_load_4, void %cond.false84, i2 0, void %VITIS_LOOP_117_2_ifconv" [Accel.cpp:121]   --->   Operation 239 'phi' 'storemerge6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 240 [1/1] (0.59ns)   --->   "%store_ln121 = store i2 %storemerge6, i8 %line_buffer_m_2_addr_1" [Accel.cpp:121]   --->   Operation 240 'store' 'store_ln121' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body" [Accel.cpp:113]   --->   Operation 241 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word_buffer_m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ old_word_buffer_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ lb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_m_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ add_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_wrd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word_buffer_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bank_V                    (alloca           ) [ 010000000]
last_wrd_read             (read             ) [ 011111111]
add_ln114_read            (read             ) [ 000000000]
zext_ln125_read           (read             ) [ 000000000]
word_buffer_m_offset_read (read             ) [ 000000000]
trunc_ln_read             (read             ) [ 000000000]
zext_ln125_cast2          (zext             ) [ 000000000]
zext_ln125_cast           (zext             ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
br_ln0                    (br               ) [ 000000000]
bank_V_2                  (load             ) [ 000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000]
icmp_ln1027               (icmp             ) [ 011111111]
speclooptripcount_ln0     (speclooptripcount) [ 000000000]
add_ln840                 (add              ) [ 000000000]
br_ln113                  (br               ) [ 000000000]
bank_V_cast               (zext             ) [ 011111100]
zext_ln127                (zext             ) [ 000000000]
add_ln127                 (add              ) [ 001000000]
lhs                       (trunc            ) [ 000000000]
zext_ln186                (zext             ) [ 000000000]
s_idx_V                   (add              ) [ 000000000]
tmp_24                    (bitselect        ) [ 011111111]
br_ln115                  (br               ) [ 000000000]
add_ln125                 (add              ) [ 000000000]
trunc_ln125               (trunc            ) [ 000000000]
p_shl4                    (bitconcatenate   ) [ 000000000]
tmp_25                    (bitconcatenate   ) [ 000000000]
zext_ln125_1              (zext             ) [ 000000000]
add_ln125_1               (add              ) [ 001111000]
or_ln125                  (or               ) [ 000000000]
zext_ln125_3              (zext             ) [ 000000000]
word_buffer_m_addr        (getelementptr    ) [ 001000000]
add_ln125_2               (add              ) [ 000000000]
zext_ln125_4              (zext             ) [ 000000000]
word_buffer_m_addr_1      (getelementptr    ) [ 001000000]
br_ln125                  (br               ) [ 000000000]
rb_addr_1                 (getelementptr    ) [ 001000000]
s_idx_V_cast              (add              ) [ 000000000]
tmp_9                     (bitconcatenate   ) [ 000000000]
zext_ln118_8              (zext             ) [ 000000000]
tmp_s                     (bitconcatenate   ) [ 000000000]
zext_ln118_9              (zext             ) [ 000000000]
add_ln118_7               (add              ) [ 001111000]
or_ln118_1                (or               ) [ 000000000]
zext_ln118_11             (zext             ) [ 000000000]
old_word_buffer_m_addr    (getelementptr    ) [ 001000000]
add_ln118_8               (add              ) [ 000000000]
zext_ln118_12             (zext             ) [ 000000000]
old_word_buffer_m_addr_1  (getelementptr    ) [ 001000000]
rb_addr                   (getelementptr    ) [ 001000000]
store_ln113               (store            ) [ 000000000]
p_shl                     (bitconcatenate   ) [ 000000000]
tmp                       (bitconcatenate   ) [ 000000000]
zext_ln127_1              (zext             ) [ 000000000]
add_ln127_1               (add              ) [ 011111110]
or_ln118                  (or               ) [ 000000000]
zext_ln118                (zext             ) [ 000000000]
line_buffer_m_2_addr_2    (getelementptr    ) [ 000000000]
add_ln125_3               (add              ) [ 000000000]
zext_ln125_5              (zext             ) [ 000000000]
word_buffer_m_addr_10     (getelementptr    ) [ 000100000]
add_ln125_4               (add              ) [ 000000000]
zext_ln125_6              (zext             ) [ 000000000]
word_buffer_m_addr_11     (getelementptr    ) [ 000100000]
word_buffer_m_load        (load             ) [ 000000000]
store_ln125               (store            ) [ 000000000]
word_buffer_m_load_2      (load             ) [ 001110000]
br_ln125                  (br               ) [ 001110000]
store_ln125               (store            ) [ 000000000]
br_ln0                    (br               ) [ 001110000]
rb_load_1                 (load             ) [ 011111111]
br_ln128                  (br               ) [ 000000000]
br_ln128                  (br               ) [ 011111110]
add_ln118_9               (add              ) [ 000000000]
zext_ln118_13             (zext             ) [ 000000000]
old_word_buffer_m_addr_2  (getelementptr    ) [ 000100000]
add_ln118_10              (add              ) [ 000000000]
zext_ln118_14             (zext             ) [ 000000000]
old_word_buffer_m_addr_3  (getelementptr    ) [ 000100000]
old_word_buffer_m_load    (load             ) [ 000000000]
store_ln118               (store            ) [ 000000000]
old_word_buffer_m_load_4  (load             ) [ 000100000]
rb_load                   (load             ) [ 011111111]
br_ln121                  (br               ) [ 011111110]
add_ln118                 (add              ) [ 000000000]
zext_ln118_1              (zext             ) [ 000000000]
line_buffer_m_2_addr_3    (getelementptr    ) [ 000010000]
add_ln118_1               (add              ) [ 000000000]
zext_ln118_2              (zext             ) [ 000000000]
line_buffer_m_2_addr_4    (getelementptr    ) [ 000011000]
add_ln125_5               (add              ) [ 000000000]
zext_ln125_7              (zext             ) [ 000000000]
word_buffer_m_addr_13     (getelementptr    ) [ 000010000]
add_ln125_6               (add              ) [ 000000000]
zext_ln125_8              (zext             ) [ 000000000]
word_buffer_m_addr_14     (getelementptr    ) [ 000010000]
word_buffer_m_load_16     (load             ) [ 000000000]
store_ln125               (store            ) [ 000000000]
word_buffer_m_load_17     (load             ) [ 000110000]
br_ln125                  (br               ) [ 000110000]
store_ln125               (store            ) [ 000000000]
br_ln0                    (br               ) [ 000110000]
add_ln118_11              (add              ) [ 000000000]
zext_ln118_15             (zext             ) [ 000000000]
old_word_buffer_m_addr_4  (getelementptr    ) [ 000010000]
add_ln118_12              (add              ) [ 000000000]
zext_ln118_16             (zext             ) [ 000000000]
old_word_buffer_m_addr_5  (getelementptr    ) [ 000010000]
store_ln118               (store            ) [ 000000000]
old_word_buffer_m_load_8  (load             ) [ 000011000]
old_word_buffer_m_load_9  (load             ) [ 010011100]
add_ln118_2               (add              ) [ 000000000]
zext_ln118_3              (zext             ) [ 000000000]
line_buffer_m_2_addr_5    (getelementptr    ) [ 010001100]
add_ln118_3               (add              ) [ 000000000]
zext_ln118_4              (zext             ) [ 000000000]
line_buffer_m_2_addr_6    (getelementptr    ) [ 000001000]
add_ln118_4               (add              ) [ 000000000]
zext_ln118_5              (zext             ) [ 000000000]
line_buffer_m_2_addr_7    (getelementptr    ) [ 000001000]
add_ln125_7               (add              ) [ 000000000]
zext_ln125_9              (zext             ) [ 000000000]
word_buffer_m_addr_16     (getelementptr    ) [ 000001000]
add_ln125_8               (add              ) [ 000000000]
zext_ln125_10             (zext             ) [ 000000000]
word_buffer_m_addr_17     (getelementptr    ) [ 000001000]
ref_tmp50_0_1             (phi              ) [ 000110000]
store_ln125               (store            ) [ 000000000]
br_ln125                  (br               ) [ 000000000]
ref_tmp50_0_3             (phi              ) [ 000010000]
store_ln125               (store            ) [ 000000000]
br_ln125                  (br               ) [ 000000000]
word_buffer_m_load_18     (load             ) [ 000001000]
word_buffer_m_load_19     (load             ) [ 000011000]
br_ln125                  (br               ) [ 000011000]
br_ln0                    (br               ) [ 000011000]
add_ln118_13              (add              ) [ 000000000]
zext_ln118_17             (zext             ) [ 000000000]
old_word_buffer_m_addr_6  (getelementptr    ) [ 000001000]
add_ln118_14              (add              ) [ 000000000]
zext_ln118_18             (zext             ) [ 000000000]
old_word_buffer_m_addr_7  (getelementptr    ) [ 000001000]
old_word_buffer_m_load_10 (load             ) [ 000000000]
store_ln118               (store            ) [ 000000000]
old_word_buffer_m_load_11 (load             ) [ 000000000]
store_ln118               (store            ) [ 000000000]
add_ln118_5               (add              ) [ 000000000]
zext_ln118_6              (zext             ) [ 000000000]
line_buffer_m_2_addr_8    (getelementptr    ) [ 010000100]
zext_ln125_2              (zext             ) [ 000000000]
word_buffer_m_addr_18     (getelementptr    ) [ 010000100]
add_ln128_1               (add              ) [ 000000000]
zext_ln128_1              (zext             ) [ 000000000]
word_buffer_m_addr_19     (getelementptr    ) [ 010000100]
store_ln125               (store            ) [ 000000000]
store_ln125               (store            ) [ 000000000]
ref_tmp50_0_5             (phi              ) [ 000001000]
store_ln125               (store            ) [ 000000000]
br_ln125                  (br               ) [ 000000000]
word_buffer_m_load_20     (load             ) [ 010000100]
word_buffer_m_load_21     (load             ) [ 010001100]
br_ln125                  (br               ) [ 010001100]
br_ln0                    (br               ) [ 010001100]
br_ln128                  (br               ) [ 000000000]
zext_ln118_10             (zext             ) [ 000000000]
old_word_buffer_m_addr_8  (getelementptr    ) [ 010000100]
add_ln121                 (add              ) [ 000000000]
zext_ln121                (zext             ) [ 000000000]
old_word_buffer_m_addr_9  (getelementptr    ) [ 010000100]
store_ln118               (store            ) [ 000000000]
old_word_buffer_m_load_6  (load             ) [ 000000000]
store_ln118               (store            ) [ 000000000]
old_word_buffer_m_load_7  (load             ) [ 010000100]
add_ln118_6               (add              ) [ 000000000]
zext_ln118_7              (zext             ) [ 000000000]
line_buffer_m_2_addr_9    (getelementptr    ) [ 000000000]
store_ln125               (store            ) [ 000000000]
store_ln125               (store            ) [ 000000000]
ref_tmp50_0_7             (phi              ) [ 010000100]
store_ln125               (store            ) [ 000000000]
lb_addr_1                 (getelementptr    ) [ 001000010]
word_buffer_m_load_1      (load             ) [ 001000010]
word_buffer_m_load_4      (load             ) [ 011000110]
br_ln128                  (br               ) [ 011000110]
store_ln118               (store            ) [ 000000000]
store_ln118               (store            ) [ 000000000]
lb_addr                   (getelementptr    ) [ 001000010]
old_word_buffer_m_load_1  (load             ) [ 001000010]
old_word_buffer_m_load_2  (load             ) [ 011000110]
br_ln121                  (br               ) [ 011000110]
zext_ln127_2              (zext             ) [ 000000000]
line_buffer_m_2_addr      (getelementptr    ) [ 000000000]
add_ln128                 (add              ) [ 000000000]
zext_ln128                (zext             ) [ 000000000]
line_buffer_m_2_addr_1    (getelementptr    ) [ 000100001]
specloopname_ln113        (specloopname     ) [ 000000000]
lb_load_1                 (load             ) [ 000000000]
or_ln127                  (or               ) [ 000000000]
select_ln127              (select           ) [ 000000000]
store_ln127               (store            ) [ 000000000]
lb_load                   (load             ) [ 000000000]
select_ln120              (select           ) [ 000000000]
store_ln120               (store            ) [ 000000000]
storemerge6               (phi              ) [ 001100011]
store_ln121               (store            ) [ 000000000]
br_ln113                  (br               ) [ 000000000]
ret_ln0                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word_buffer_m_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="old_word_buffer_m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old_word_buffer_m"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln125">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_m_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_ln114">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln114"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="last_wrd">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_wrd"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="word_buffer_m">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="bank_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bank_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="last_wrd_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_wrd_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln114_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln114_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln125_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln125_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="word_buffer_m_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_buffer_m_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="word_buffer_m_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="word_buffer_m_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="2" slack="1"/>
<pin id="148" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_buffer_m_load/1 word_buffer_m_load_2/1 word_buffer_m_load_16/2 word_buffer_m_load_17/2 word_buffer_m_load_18/3 word_buffer_m_load_19/3 word_buffer_m_load_20/4 word_buffer_m_load_21/4 word_buffer_m_load_1/5 word_buffer_m_load_4/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="rb_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rb_load_1/1 rb_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="old_word_buffer_m_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="old_word_buffer_m_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
<pin id="186" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_word_buffer_m_load/1 old_word_buffer_m_load_4/1 old_word_buffer_m_load_8/2 old_word_buffer_m_load_9/2 old_word_buffer_m_load_10/3 old_word_buffer_m_load_11/3 old_word_buffer_m_load_6/4 old_word_buffer_m_load_7/4 old_word_buffer_m_load_1/5 old_word_buffer_m_load_2/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="rb_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="line_buffer_m_2_addr_2_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="word_buffer_m_addr_10_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_10/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="word_buffer_m_addr_11_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_11/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="8" slack="0"/>
<pin id="224" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="2" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/2 store_ln125/2 store_ln118/2 store_ln125/3 store_ln125/3 store_ln118/3 store_ln125/4 store_ln125/4 store_ln118/4 store_ln118/4 store_ln125/5 store_ln125/5 store_ln125/5 store_ln118/5 store_ln118/5 store_ln125/6 store_ln125/6 store_ln125/6 store_ln118/6 store_ln118/6 store_ln127/7 store_ln120/7 store_ln121/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="old_word_buffer_m_addr_2_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="old_word_buffer_m_addr_3_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_3/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="line_buffer_m_2_addr_3_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_3/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="line_buffer_m_2_addr_4_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_4/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="word_buffer_m_addr_13_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_13/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="word_buffer_m_addr_14_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_14/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="old_word_buffer_m_addr_4_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_4/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="old_word_buffer_m_addr_5_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_5/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="line_buffer_m_2_addr_5_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_5/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="line_buffer_m_2_addr_6_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_6/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="line_buffer_m_2_addr_7_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_7/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="word_buffer_m_addr_16_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_16/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="word_buffer_m_addr_17_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_17/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="old_word_buffer_m_addr_6_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_6/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="old_word_buffer_m_addr_7_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_7/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="line_buffer_m_2_addr_8_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_8/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="word_buffer_m_addr_18_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_18/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="word_buffer_m_addr_19_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_addr_19/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="old_word_buffer_m_addr_8_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_8/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="old_word_buffer_m_addr_9_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_addr_9/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="line_buffer_m_2_addr_9_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_9/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="lb_addr_1_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="5"/>
<pin id="407" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_1/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lb_load_1/6 lb_load/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lb_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="5"/>
<pin id="420" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="line_buffer_m_2_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="line_buffer_m_2_addr_1_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_1/7 "/>
</bind>
</comp>

<comp id="439" class="1005" name="ref_tmp50_0_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="2"/>
<pin id="441" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="ref_tmp50_0_1 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="ref_tmp50_0_1_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="2"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="2"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp50_0_1/4 "/>
</bind>
</comp>

<comp id="451" class="1005" name="ref_tmp50_0_3_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp50_0_3 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="ref_tmp50_0_3_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp50_0_3/4 "/>
</bind>
</comp>

<comp id="463" class="1005" name="ref_tmp50_0_5_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="1"/>
<pin id="465" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp50_0_5 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="ref_tmp50_0_5_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="1" slack="1"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp50_0_5/5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="ref_tmp50_0_7_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="1"/>
<pin id="477" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp50_0_7 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="ref_tmp50_0_7_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp50_0_7/6 "/>
</bind>
</comp>

<comp id="487" class="1005" name="storemerge6_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="1"/>
<pin id="489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="storemerge6 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="storemerge6_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="5"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="4" bw="2" slack="1"/>
<pin id="498" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="1" slack="5"/>
<pin id="500" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="8" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge6/7 "/>
</bind>
</comp>

<comp id="505" class="1005" name="reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="1"/>
<pin id="507" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_load_2 word_buffer_m_load_18 word_buffer_m_load_20 "/>
</bind>
</comp>

<comp id="512" class="1005" name="reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_load_4 old_word_buffer_m_load_8 old_word_buffer_m_load_7 old_word_buffer_m_load_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="1"/>
<pin id="521" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_load_17 word_buffer_m_load_21 word_buffer_m_load_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="1"/>
<pin id="528" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_load_19 word_buffer_m_load_4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln125_cast2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_cast2/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln125_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_cast/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln0_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="bank_V_2_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bank_V_2/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln1027_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln840_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="bank_V_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bank_V_cast/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln127_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln127_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="lhs_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln186_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="s_idx_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_idx_V/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_24_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="6" slack="0"/>
<pin id="593" dir="0" index="2" bw="4" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln125_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="0" index="1" bw="6" slack="0"/>
<pin id="601" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln125_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_shl4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_25_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln125_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln125_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="7" slack="0"/>
<pin id="631" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln125_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln125_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln125_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_2/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln125_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_4/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="s_idx_V_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="0"/>
<pin id="658" dir="0" index="1" bw="3" slack="0"/>
<pin id="659" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_idx_V_cast/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_9_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="3" slack="0"/>
<pin id="666" dir="0" index="3" bw="1" slack="0"/>
<pin id="667" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln118_8_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_8/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_s_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="0" index="2" bw="3" slack="0"/>
<pin id="680" dir="0" index="3" bw="1" slack="0"/>
<pin id="681" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln118_9_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_9/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln118_7_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="0" index="1" bw="5" slack="0"/>
<pin id="693" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_7/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln118_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118_1/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln118_11_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_11/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln118_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_8/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln118_12_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_12/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln113_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="0"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="5" slack="1"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="0" index="1" bw="5" slack="1"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln127_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="0"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln127_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_1/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="or_ln118_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln118_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln125_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="0" index="1" bw="3" slack="0"/>
<pin id="761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_3/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln125_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_5/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln125_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_4/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln125_6_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_6/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln118_9_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="0" index="1" bw="3" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_9/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln118_13_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_13/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln118_10_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="0" index="1" bw="4" slack="0"/>
<pin id="791" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_10/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln118_14_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_14/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln118_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="1"/>
<pin id="800" dir="0" index="1" bw="3" slack="0"/>
<pin id="801" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln118_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln118_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="0" index="1" bw="3" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln118_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln125_5_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="2"/>
<pin id="820" dir="0" index="1" bw="4" slack="0"/>
<pin id="821" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_5/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln125_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_7/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln125_6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="2"/>
<pin id="830" dir="0" index="1" bw="4" slack="0"/>
<pin id="831" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_6/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln125_8_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_8/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln118_11_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="2"/>
<pin id="840" dir="0" index="1" bw="4" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_11/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln118_15_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_15/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln118_12_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="2"/>
<pin id="850" dir="0" index="1" bw="4" slack="0"/>
<pin id="851" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_12/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln118_16_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_16/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln118_2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="2"/>
<pin id="860" dir="0" index="1" bw="4" slack="0"/>
<pin id="861" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_2/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln118_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_3/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln118_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="2"/>
<pin id="870" dir="0" index="1" bw="4" slack="0"/>
<pin id="871" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_3/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln118_4_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_4/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln118_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="2"/>
<pin id="880" dir="0" index="1" bw="4" slack="0"/>
<pin id="881" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_4/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln118_5_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_5/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln125_7_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="3"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_7/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln125_9_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_9/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln125_8_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="3"/>
<pin id="900" dir="0" index="1" bw="5" slack="0"/>
<pin id="901" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_8/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln125_10_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_10/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln118_13_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="3"/>
<pin id="910" dir="0" index="1" bw="4" slack="0"/>
<pin id="911" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_13/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln118_17_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_17/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln118_14_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="3"/>
<pin id="920" dir="0" index="1" bw="5" slack="0"/>
<pin id="921" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_14/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln118_18_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_18/4 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln118_5_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="3"/>
<pin id="930" dir="0" index="1" bw="4" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_5/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln118_6_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_6/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln125_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="4"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln128_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="4"/>
<pin id="944" dir="0" index="1" bw="5" slack="0"/>
<pin id="945" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln128_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_1/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln118_10_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="4"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_10/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="add_ln121_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="4"/>
<pin id="958" dir="0" index="1" bw="5" slack="0"/>
<pin id="959" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln121_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="add_ln118_6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="4"/>
<pin id="968" dir="0" index="1" bw="5" slack="0"/>
<pin id="969" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_6/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln118_7_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_7/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln127_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="5"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln128_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="5"/>
<pin id="982" dir="0" index="1" bw="5" slack="0"/>
<pin id="983" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln128_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="or_ln127_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="6"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127/7 "/>
</bind>
</comp>

<comp id="995" class="1004" name="select_ln127_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="2" slack="0"/>
<pin id="998" dir="0" index="2" bw="2" slack="1"/>
<pin id="999" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="select_ln120_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="2" slack="0"/>
<pin id="1007" dir="0" index="2" bw="2" slack="1"/>
<pin id="1008" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/7 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="bank_V_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="0"/>
<pin id="1015" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V "/>
</bind>
</comp>

<comp id="1020" class="1005" name="last_wrd_read_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="last_wrd_read "/>
</bind>
</comp>

<comp id="1025" class="1005" name="icmp_ln1027_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="bank_V_cast_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="5"/>
<pin id="1031" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="bank_V_cast "/>
</bind>
</comp>

<comp id="1035" class="1005" name="add_ln127_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="5" slack="1"/>
<pin id="1037" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_24_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln125_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="word_buffer_m_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="word_buffer_m_addr_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="1"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="rb_addr_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="3" slack="1"/>
<pin id="1069" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln118_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="1"/>
<pin id="1074" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118_7 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="old_word_buffer_m_addr_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr "/>
</bind>
</comp>

<comp id="1089" class="1005" name="old_word_buffer_m_addr_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="rb_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="3" slack="1"/>
<pin id="1096" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln127_1_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="word_buffer_m_addr_10_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="1"/>
<pin id="1114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_10 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="word_buffer_m_addr_11_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="1"/>
<pin id="1119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_11 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="rb_load_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rb_load_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="old_word_buffer_m_addr_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="1"/>
<pin id="1128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_2 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="old_word_buffer_m_addr_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="1"/>
<pin id="1133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_3 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="rb_load_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="1"/>
<pin id="1138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rb_load "/>
</bind>
</comp>

<comp id="1140" class="1005" name="line_buffer_m_2_addr_3_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_3 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="line_buffer_m_2_addr_4_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="2"/>
<pin id="1147" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_4 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="word_buffer_m_addr_13_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_13 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="word_buffer_m_addr_14_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_14 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="old_word_buffer_m_addr_4_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="1"/>
<pin id="1162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_4 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="old_word_buffer_m_addr_5_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_5 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="old_word_buffer_m_load_9_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="2" slack="3"/>
<pin id="1172" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_load_9 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="line_buffer_m_2_addr_5_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="2"/>
<pin id="1177" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_5 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="line_buffer_m_2_addr_6_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="1"/>
<pin id="1182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_6 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="line_buffer_m_2_addr_7_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_7 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="word_buffer_m_addr_16_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_16 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="word_buffer_m_addr_17_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="1"/>
<pin id="1197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_17 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="old_word_buffer_m_addr_6_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_6 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="old_word_buffer_m_addr_7_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="1"/>
<pin id="1207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_7 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="line_buffer_m_2_addr_8_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_8 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="word_buffer_m_addr_18_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_18 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="word_buffer_m_addr_19_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="1"/>
<pin id="1222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_addr_19 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="old_word_buffer_m_addr_8_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_8 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="old_word_buffer_m_addr_9_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="1"/>
<pin id="1232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_addr_9 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="lb_addr_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="3" slack="1"/>
<pin id="1237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="lb_addr_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="1"/>
<pin id="1242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr "/>
</bind>
</comp>

<comp id="1245" class="1005" name="old_word_buffer_m_load_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="1"/>
<pin id="1247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_load_2 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="line_buffer_m_2_addr_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="1"/>
<pin id="1252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="126" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="164" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="140" pin="7"/><net_sink comp="218" pin=4"/></net>

<net id="228"><net_src comp="197" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="230"><net_src comp="204" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="231"><net_src comp="211" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="178" pin="7"/><net_sink comp="218" pin=4"/></net>

<net id="247"><net_src comp="232" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="248"><net_src comp="239" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="256" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="278"><net_src comp="263" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="279"><net_src comp="270" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="249" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="295"><net_src comp="280" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="296"><net_src comp="287" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="297" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="333"><net_src comp="318" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="334"><net_src comp="325" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="340"><net_src comp="4" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="304" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="350"><net_src comp="178" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="351"><net_src comp="311" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="352"><net_src comp="335" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="361" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="382"><net_src comp="4" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="178" pin="7"/><net_sink comp="218" pin=1"/></net>

<net id="392"><net_src comp="354" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="393"><net_src comp="377" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="395" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="408"><net_src comp="6" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="6" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="429"><net_src comp="12" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="424" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="4"/><net_sink comp="218" pin=4"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="474"><net_src comp="467" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="486"><net_src comp="479" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="502"><net_src comp="487" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="487" pin="1"/><net_sink comp="492" pin=6"/></net>

<net id="504"><net_src comp="492" pin="8"/><net_sink comp="487" pin=0"/></net>

<net id="508"><net_src comp="140" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="510"><net_src comp="140" pin="7"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="515"><net_src comp="178" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="517"><net_src comp="178" pin="7"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="522"><net_src comp="140" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="525"><net_src comp="140" pin="7"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="140" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="535"><net_src comp="108" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="108" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="545" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="46" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="545" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="569"><net_src comp="545" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="536" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="545" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="102" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="48" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="50" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="532" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="584" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="52" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="54" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="56" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="598" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="58" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="608" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="649"><net_src comp="628" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="64" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="660"><net_src comp="120" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="576" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="66" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="114" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="656" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="54" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="675"><net_src comp="662" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="68" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="114" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="656" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="689"><net_src comp="676" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="672" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="60" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="711"><net_src comp="690" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="64" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="722"><net_src comp="554" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="52" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="54" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="70" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="58" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="723" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="60" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="762"><net_src comp="72" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="772"><net_src comp="74" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="782"><net_src comp="72" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="792"><net_src comp="74" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="802"><net_src comp="64" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="812"><net_src comp="72" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="822"><net_src comp="78" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="832"><net_src comp="80" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="828" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="842"><net_src comp="78" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="838" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="852"><net_src comp="80" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="848" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="872"><net_src comp="78" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="868" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="882"><net_src comp="80" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="878" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="892"><net_src comp="82" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="902"><net_src comp="84" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="912"><net_src comp="82" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="908" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="922"><net_src comp="84" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="918" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="932"><net_src comp="82" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="928" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="941"><net_src comp="938" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="946"><net_src comp="86" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="942" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="955"><net_src comp="952" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="960"><net_src comp="86" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="956" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="970"><net_src comp="84" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="966" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="979"><net_src comp="976" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="984"><net_src comp="86" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="980" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="994"><net_src comp="410" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="76" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="519" pin="1"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="995" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="1009"><net_src comp="410" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="76" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="512" pin="1"/><net_sink comp="1004" pin=2"/></net>

<net id="1012"><net_src comp="1004" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="1016"><net_src comp="92" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1023"><net_src comp="96" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1028"><net_src comp="548" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="560" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1038"><net_src comp="570" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1044"><net_src comp="590" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="628" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1052"><net_src comp="1045" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1053"><net_src comp="1045" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1054"><net_src comp="1045" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1055"><net_src comp="1045" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1060"><net_src comp="126" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1065"><net_src comp="133" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1070"><net_src comp="151" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1075"><net_src comp="690" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1078"><net_src comp="1072" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1079"><net_src comp="1072" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1081"><net_src comp="1072" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1082"><net_src comp="1072" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1083"><net_src comp="1072" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1087"><net_src comp="164" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1092"><net_src comp="171" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1097"><net_src comp="189" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1102"><net_src comp="741" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1106"><net_src comp="1099" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1107"><net_src comp="1099" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1108"><net_src comp="1099" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1109"><net_src comp="1099" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1110"><net_src comp="1099" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1111"><net_src comp="1099" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1115"><net_src comp="204" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1120"><net_src comp="211" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1125"><net_src comp="158" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="232" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1134"><net_src comp="239" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1139"><net_src comp="158" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="249" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1148"><net_src comp="256" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1153"><net_src comp="263" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1158"><net_src comp="270" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1163"><net_src comp="280" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1168"><net_src comp="287" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1173"><net_src comp="178" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="1178"><net_src comp="297" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1183"><net_src comp="304" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1188"><net_src comp="311" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1193"><net_src comp="318" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1198"><net_src comp="325" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1203"><net_src comp="335" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1208"><net_src comp="342" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1213"><net_src comp="354" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1218"><net_src comp="361" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1223"><net_src comp="368" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1228"><net_src comp="377" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1233"><net_src comp="384" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1238"><net_src comp="403" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1243"><net_src comp="416" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1248"><net_src comp="178" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1253"><net_src comp="431" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: old_word_buffer_m | {}
	Port: lb | {}
	Port: rb | {}
	Port: line_buffer_m_2 | {2 3 4 5 6 7 8 }
	Port: word_buffer_m | {}
 - Input state : 
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : trunc_ln | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : word_buffer_m_offset | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : old_word_buffer_m | {1 2 3 4 5 6 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : lb | {6 7 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : rb | {1 2 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : zext_ln125 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : line_buffer_m_2 | {}
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : add_ln114 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : last_wrd | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_113_1 : word_buffer_m | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		bank_V_2 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln113 : 3
		bank_V_cast : 2
		zext_ln127 : 2
		add_ln127 : 3
		lhs : 2
		zext_ln186 : 3
		s_idx_V : 4
		tmp_24 : 5
		br_ln115 : 6
		add_ln125 : 5
		trunc_ln125 : 6
		p_shl4 : 7
		tmp_25 : 6
		zext_ln125_1 : 7
		add_ln125_1 : 8
		or_ln125 : 9
		zext_ln125_3 : 9
		word_buffer_m_addr : 10
		add_ln125_2 : 9
		zext_ln125_4 : 10
		word_buffer_m_addr_1 : 11
		word_buffer_m_load : 11
		word_buffer_m_load_2 : 12
		rb_addr_1 : 3
		rb_load_1 : 4
		s_idx_V_cast : 3
		tmp_9 : 4
		zext_ln118_8 : 5
		tmp_s : 4
		zext_ln118_9 : 5
		add_ln118_7 : 6
		or_ln118_1 : 7
		zext_ln118_11 : 7
		old_word_buffer_m_addr : 8
		add_ln118_8 : 7
		zext_ln118_12 : 8
		old_word_buffer_m_addr_1 : 9
		old_word_buffer_m_load : 9
		old_word_buffer_m_load_4 : 10
		rb_addr : 3
		rb_load : 4
		store_ln113 : 3
	State 2
		zext_ln127_1 : 1
		add_ln127_1 : 2
		or_ln118 : 3
		zext_ln118 : 3
		line_buffer_m_2_addr_2 : 4
		zext_ln125_5 : 1
		word_buffer_m_addr_10 : 2
		zext_ln125_6 : 1
		word_buffer_m_addr_11 : 2
		store_ln125 : 5
		store_ln125 : 5
		word_buffer_m_load_16 : 3
		word_buffer_m_load_17 : 3
		br_ln128 : 1
		zext_ln118_13 : 1
		old_word_buffer_m_addr_2 : 2
		zext_ln118_14 : 1
		old_word_buffer_m_addr_3 : 2
		store_ln118 : 5
		old_word_buffer_m_load_8 : 3
		old_word_buffer_m_load_9 : 3
		br_ln121 : 1
	State 3
		zext_ln118_1 : 1
		line_buffer_m_2_addr_3 : 2
		zext_ln118_2 : 1
		line_buffer_m_2_addr_4 : 2
		zext_ln125_7 : 1
		word_buffer_m_addr_13 : 2
		zext_ln125_8 : 1
		word_buffer_m_addr_14 : 2
		store_ln125 : 3
		store_ln125 : 3
		word_buffer_m_load_18 : 3
		word_buffer_m_load_19 : 3
		zext_ln118_15 : 1
		old_word_buffer_m_addr_4 : 2
		zext_ln118_16 : 1
		old_word_buffer_m_addr_5 : 2
		store_ln118 : 3
		old_word_buffer_m_load_10 : 3
		old_word_buffer_m_load_11 : 3
	State 4
		zext_ln118_3 : 1
		line_buffer_m_2_addr_5 : 2
		zext_ln118_4 : 1
		line_buffer_m_2_addr_6 : 2
		zext_ln118_5 : 1
		line_buffer_m_2_addr_7 : 2
		zext_ln125_9 : 1
		word_buffer_m_addr_16 : 2
		zext_ln125_10 : 1
		word_buffer_m_addr_17 : 2
		store_ln125 : 1
		store_ln125 : 3
		word_buffer_m_load_20 : 3
		word_buffer_m_load_21 : 3
		zext_ln118_17 : 1
		old_word_buffer_m_addr_6 : 2
		zext_ln118_18 : 1
		old_word_buffer_m_addr_7 : 2
		store_ln118 : 3
		store_ln118 : 3
		old_word_buffer_m_load_6 : 3
		old_word_buffer_m_load_7 : 3
	State 5
		zext_ln118_6 : 1
		line_buffer_m_2_addr_8 : 2
		word_buffer_m_addr_18 : 1
		zext_ln128_1 : 1
		word_buffer_m_addr_19 : 2
		store_ln125 : 1
		word_buffer_m_load_1 : 2
		word_buffer_m_load_4 : 3
		old_word_buffer_m_addr_8 : 1
		zext_ln121 : 1
		old_word_buffer_m_addr_9 : 2
		store_ln118 : 3
		old_word_buffer_m_load_1 : 2
		old_word_buffer_m_load_2 : 3
	State 6
		zext_ln118_7 : 1
		line_buffer_m_2_addr_9 : 2
		store_ln125 : 3
		lb_load_1 : 1
		store_ln118 : 3
		lb_load : 1
	State 7
		line_buffer_m_2_addr : 1
		zext_ln128 : 1
		line_buffer_m_2_addr_1 : 2
		or_ln127 : 1
		select_ln127 : 1
		store_ln127 : 2
		select_ln120 : 1
		store_ln120 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln840_fu_554           |    0    |    12   |
|          |            add_ln127_fu_570           |    0    |    12   |
|          |             s_idx_V_fu_584            |    0    |    13   |
|          |            add_ln125_fu_598           |    0    |    13   |
|          |           add_ln125_1_fu_628          |    0    |    15   |
|          |           add_ln125_2_fu_645          |    0    |    15   |
|          |          s_idx_V_cast_fu_656          |    0    |    10   |
|          |           add_ln118_7_fu_690          |    0    |    14   |
|          |           add_ln118_8_fu_707          |    0    |    15   |
|          |           add_ln127_1_fu_741          |    0    |    15   |
|          |           add_ln125_3_fu_758          |    0    |    15   |
|          |           add_ln125_4_fu_768          |    0    |    15   |
|          |           add_ln118_9_fu_778          |    0    |    15   |
|          |          add_ln118_10_fu_788          |    0    |    15   |
|          |            add_ln118_fu_798           |    0    |    15   |
|    add   |           add_ln118_1_fu_808          |    0    |    15   |
|          |           add_ln125_5_fu_818          |    0    |    15   |
|          |           add_ln125_6_fu_828          |    0    |    15   |
|          |          add_ln118_11_fu_838          |    0    |    15   |
|          |          add_ln118_12_fu_848          |    0    |    15   |
|          |           add_ln118_2_fu_858          |    0    |    15   |
|          |           add_ln118_3_fu_868          |    0    |    15   |
|          |           add_ln118_4_fu_878          |    0    |    15   |
|          |           add_ln125_7_fu_888          |    0    |    15   |
|          |           add_ln125_8_fu_898          |    0    |    15   |
|          |          add_ln118_13_fu_908          |    0    |    15   |
|          |          add_ln118_14_fu_918          |    0    |    15   |
|          |           add_ln118_5_fu_928          |    0    |    15   |
|          |           add_ln128_1_fu_942          |    0    |    15   |
|          |            add_ln121_fu_956           |    0    |    15   |
|          |           add_ln118_6_fu_966          |    0    |    15   |
|          |            add_ln128_fu_980           |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln1027_fu_548          |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|  select  |          select_ln127_fu_995          |    0    |    2    |
|          |          select_ln120_fu_1004         |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |            or_ln125_fu_634            |    0    |    0    |
|    or    |           or_ln118_1_fu_696           |    0    |    0    |
|          |            or_ln118_fu_747            |    0    |    0    |
|          |            or_ln127_fu_990            |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |        last_wrd_read_read_fu_96       |    0    |    0    |
|          |       add_ln114_read_read_fu_102      |    0    |    0    |
|   read   |      zext_ln125_read_read_fu_108      |    0    |    0    |
|          | word_buffer_m_offset_read_read_fu_114 |    0    |    0    |
|          |       trunc_ln_read_read_fu_120       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |        zext_ln125_cast2_fu_532        |    0    |    0    |
|          |         zext_ln125_cast_fu_536        |    0    |    0    |
|          |           bank_V_cast_fu_560          |    0    |    0    |
|          |           zext_ln127_fu_566           |    0    |    0    |
|          |           zext_ln186_fu_580           |    0    |    0    |
|          |          zext_ln125_1_fu_624          |    0    |    0    |
|          |          zext_ln125_3_fu_640          |    0    |    0    |
|          |          zext_ln125_4_fu_651          |    0    |    0    |
|          |          zext_ln118_8_fu_672          |    0    |    0    |
|          |          zext_ln118_9_fu_686          |    0    |    0    |
|          |          zext_ln118_11_fu_702         |    0    |    0    |
|          |          zext_ln118_12_fu_713         |    0    |    0    |
|          |          zext_ln127_1_fu_737          |    0    |    0    |
|          |           zext_ln118_fu_753           |    0    |    0    |
|          |          zext_ln125_5_fu_763          |    0    |    0    |
|          |          zext_ln125_6_fu_773          |    0    |    0    |
|          |          zext_ln118_13_fu_783         |    0    |    0    |
|          |          zext_ln118_14_fu_793         |    0    |    0    |
|          |          zext_ln118_1_fu_803          |    0    |    0    |
|   zext   |          zext_ln118_2_fu_813          |    0    |    0    |
|          |          zext_ln125_7_fu_823          |    0    |    0    |
|          |          zext_ln125_8_fu_833          |    0    |    0    |
|          |          zext_ln118_15_fu_843         |    0    |    0    |
|          |          zext_ln118_16_fu_853         |    0    |    0    |
|          |          zext_ln118_3_fu_863          |    0    |    0    |
|          |          zext_ln118_4_fu_873          |    0    |    0    |
|          |          zext_ln118_5_fu_883          |    0    |    0    |
|          |          zext_ln125_9_fu_893          |    0    |    0    |
|          |          zext_ln125_10_fu_903         |    0    |    0    |
|          |          zext_ln118_17_fu_913         |    0    |    0    |
|          |          zext_ln118_18_fu_923         |    0    |    0    |
|          |          zext_ln118_6_fu_933          |    0    |    0    |
|          |          zext_ln125_2_fu_938          |    0    |    0    |
|          |          zext_ln128_1_fu_947          |    0    |    0    |
|          |          zext_ln118_10_fu_952         |    0    |    0    |
|          |           zext_ln121_fu_961           |    0    |    0    |
|          |          zext_ln118_7_fu_971          |    0    |    0    |
|          |          zext_ln127_2_fu_976          |    0    |    0    |
|          |           zext_ln128_fu_985           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |               lhs_fu_576              |    0    |    0    |
|          |           trunc_ln125_fu_604          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|             tmp_24_fu_590             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             p_shl4_fu_608             |    0    |    0    |
|          |             tmp_25_fu_616             |    0    |    0    |
|bitconcatenate|              tmp_9_fu_662             |    0    |    0    |
|          |              tmp_s_fu_676             |    0    |    0    |
|          |              p_shl_fu_723             |    0    |    0    |
|          |               tmp_fu_730              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   479   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln118_7_reg_1072      |    8   |
|       add_ln125_1_reg_1045      |    8   |
|       add_ln127_1_reg_1099      |    8   |
|        add_ln127_reg_1035       |    5   |
|       bank_V_cast_reg_1029      |   64   |
|         bank_V_reg_1013         |    4   |
|       icmp_ln1027_reg_1025      |    1   |
|      last_wrd_read_reg_1020     |    1   |
|        lb_addr_1_reg_1235       |    3   |
|         lb_addr_reg_1240        |    3   |
| line_buffer_m_2_addr_1_reg_1250 |    8   |
| line_buffer_m_2_addr_3_reg_1140 |    8   |
| line_buffer_m_2_addr_4_reg_1145 |    8   |
| line_buffer_m_2_addr_5_reg_1175 |    8   |
| line_buffer_m_2_addr_6_reg_1180 |    8   |
| line_buffer_m_2_addr_7_reg_1185 |    8   |
| line_buffer_m_2_addr_8_reg_1210 |    8   |
|old_word_buffer_m_addr_1_reg_1089|    8   |
|old_word_buffer_m_addr_2_reg_1126|    8   |
|old_word_buffer_m_addr_3_reg_1131|    8   |
|old_word_buffer_m_addr_4_reg_1160|    8   |
|old_word_buffer_m_addr_5_reg_1165|    8   |
|old_word_buffer_m_addr_6_reg_1200|    8   |
|old_word_buffer_m_addr_7_reg_1205|    8   |
|old_word_buffer_m_addr_8_reg_1225|    8   |
|old_word_buffer_m_addr_9_reg_1230|    8   |
| old_word_buffer_m_addr_reg_1084 |    8   |
|old_word_buffer_m_load_2_reg_1245|    2   |
|old_word_buffer_m_load_9_reg_1170|    2   |
|        rb_addr_1_reg_1067       |    3   |
|         rb_addr_reg_1094        |    3   |
|        rb_load_1_reg_1122       |    1   |
|         rb_load_reg_1136        |    1   |
|      ref_tmp50_0_1_reg_439      |    2   |
|      ref_tmp50_0_3_reg_451      |    2   |
|      ref_tmp50_0_5_reg_463      |    2   |
|      ref_tmp50_0_7_reg_475      |    2   |
|             reg_505             |    2   |
|             reg_512             |    2   |
|             reg_519             |    2   |
|             reg_526             |    2   |
|       storemerge6_reg_487       |    2   |
|         tmp_24_reg_1041         |    1   |
|  word_buffer_m_addr_10_reg_1112 |    8   |
|  word_buffer_m_addr_11_reg_1117 |    8   |
|  word_buffer_m_addr_13_reg_1150 |    8   |
|  word_buffer_m_addr_14_reg_1155 |    8   |
|  word_buffer_m_addr_16_reg_1190 |    8   |
|  word_buffer_m_addr_17_reg_1195 |    8   |
|  word_buffer_m_addr_18_reg_1215 |    8   |
|  word_buffer_m_addr_19_reg_1220 |    8   |
|  word_buffer_m_addr_1_reg_1062  |    8   |
|   word_buffer_m_addr_reg_1057   |    8   |
+---------------------------------+--------+
|              Total              |   352  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_140  |  p0  |  10  |   8  |   80   ||    54   |
|  grp_access_fu_140  |  p2  |  10  |   0  |    0   ||    54   |
|  grp_access_fu_158  |  p0  |   4  |   3  |   12   ||    20   |
|  grp_access_fu_178  |  p0  |  10  |   8  |   80   ||    54   |
|  grp_access_fu_178  |  p2  |  10  |   0  |    0   ||    54   |
|  grp_access_fu_218  |  p0  |   7  |   8  |   56   ||    37   |
|  grp_access_fu_218  |  p1  |   9  |   2  |   18   ||    49   |
|  grp_access_fu_218  |  p2  |   9  |   0  |    0   ||    49   |
|  grp_access_fu_218  |  p4  |   7  |   8  |   56   ||    37   |
|  grp_access_fu_410  |  p0  |   4  |   3  |   12   ||    20   |
| storemerge6_reg_487 |  p0  |   2  |   2  |    4   ||    9    |
|       reg_505       |  p0  |   2  |   2  |    4   ||    9    |
|       reg_512       |  p0  |   2  |   2  |    4   ||    9    |
|       reg_519       |  p0  |   2  |   2  |    4   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   330  || 7.25933 ||   464   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   479  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   464  |
|  Register |    -   |   352  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   352  |   943  |
+-----------+--------+--------+--------+
