# Design: Design BCD_counter already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work BCD_counter -2002  $dsn/src/counter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/counter.vhd
# Compile Entity "BCD_Counter"
# Compile Architecture "Behavioral" of Entity "BCD_Counter"
# Top-level unit(s) detected:
# Entity => BCD_Counter
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
acom -O3 -e 100 -work BCD_counter -2002  $dsn/src/TestBench/bcd_counter_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\counter.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/counter.vhd
# Compile Entity "BCD_Counter"
# Compile Architecture "Behavioral" of Entity "BCD_Counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
comp -include "$dsn\src\TestBench\bcd_counter_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_bcd_counter 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location e:\education\Computer-Aided design\my_designs\BCD_counter\BCD_counter\src\wave.asdb
#  09:29 È.Ù, ÌãÚå, 9 ÂÐÑ 1403
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg en
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\bcd_counter_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_bcd_counter 
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work BCD_counter -2002  $dsn/src/TestBench/bcd_counter_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\counter.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/counter.vhd
# Compile Entity "BCD_Counter"
# Compile Architecture "Behavioral" of Entity "BCD_Counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\bcd_counter_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_bcd_counter 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location e:\education\Computer-Aided design\my_designs\BCD_counter\BCD_counter\src\wave.asdb
#  09:33 È.Ù, ÌãÚå, 9 ÂÐÑ 1403
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg en
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\bcd_counter_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_bcd_counter 
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/education/Computer-Aided design/my_designs/BCD_counter/BCD_counter/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 590455050 ns
# VSIM: Simulation has finished.
