--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml B_Serial_Communication.twx B_Serial_Communication.ncd -o
B_Serial_Communication.twr B_Serial_Communication.pcf -ucf
B_Serial_Communication.ucf

Design file:              B_Serial_Communication.ncd
Physical constraint file: B_Serial_Communication.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DataIn      |    1.046(R)|      FAST  |   -0.521(R)|      SLOW  |Clk_BUFGP         |   0.000|
Rst         |    4.453(R)|      SLOW  |   -1.136(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DataOut<0>  |         8.327(R)|      SLOW  |         4.451(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<1>  |         8.149(R)|      SLOW  |         4.396(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<2>  |         8.251(R)|      SLOW  |         4.431(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<3>  |         8.251(R)|      SLOW  |         4.431(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<4>  |         7.710(R)|      SLOW  |         4.028(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<5>  |         7.710(R)|      SLOW  |         4.028(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<6>  |         7.754(R)|      SLOW  |         4.088(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<7>  |         7.754(R)|      SLOW  |         4.088(R)|      FAST  |Clk_BUFGP         |   0.000|
SteamOut    |         7.912(R)|      SLOW  |         4.220(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.438|         |         |         |
Send           |    5.545|    8.342|         |         |
SwitchSeg<0>   |    3.006|    5.114|         |         |
SwitchSeg<1>   |    1.830|    7.091|         |         |
SwitchSeg<2>   |    2.504|    6.631|         |         |
SwitchSeg<3>   |    1.944|    7.059|         |         |
SwitchSeg<4>   |    1.841|    6.905|         |         |
SwitchSeg<5>   |    2.151|    6.806|         |         |
SwitchSeg<6>   |    2.161|    7.650|         |         |
SwitchSeg<7>   |    2.051|    8.342|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Send
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    1.481|    1.481|
SwitchSeg<0>   |         |         |    0.281|    0.281|
SwitchSeg<1>   |         |         |   -1.198|   -1.198|
SwitchSeg<2>   |         |         |   -1.532|   -1.532|
SwitchSeg<3>   |         |         |   -1.187|   -1.187|
SwitchSeg<4>   |         |         |   -1.196|   -1.196|
SwitchSeg<5>   |         |         |   -1.385|   -1.385|
SwitchSeg<6>   |         |         |   -1.677|   -1.677|
SwitchSeg<7>   |         |         |   -1.803|   -1.803|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    2.629|    2.629|
SwitchSeg<0>   |         |         |    1.403|    1.403|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    2.733|    2.733|
SwitchSeg<1>   |         |         |    0.458|    0.458|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    2.200|    2.200|
SwitchSeg<2>   |         |         |   -0.039|   -0.039|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    2.706|    2.706|
SwitchSeg<3>   |         |         |    0.327|    0.327|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    3.274|    3.274|
SwitchSeg<4>   |         |         |    0.537|    0.537|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    3.042|    3.042|
SwitchSeg<5>   |         |         |    0.368|    0.368|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    3.549|    3.549|
SwitchSeg<6>   |         |         |    0.362|    0.362|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SwitchSeg<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Send           |         |         |    3.951|    3.951|
SwitchSeg<7>   |         |         |    0.457|    0.457|
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 27 17:49:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



