

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'
================================================================
* Date:           Tue Jul  4 23:40:20 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131| 0.655 us | 0.655 us |  131|  131|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      129|      129|         4|          2|          1|    64|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    578|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    220|    -|
|Memory           |        0|      -|     256|    128|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|     386|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     642|   1121|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_12_1_1_U138  |myproject_axi_mux_42_12_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_12_1_1_U139  |myproject_axi_mux_42_12_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_12_1_1_U140  |myproject_axi_mux_42_12_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_12_1_1_U141  |myproject_axi_mux_42_12_1_1  |        0|      0|  0|  55|    0|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                             |                             |        0|      0|  0| 220|    0|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn  |        0|  64|  32|    0|     8|    4|     1|           32|
    |line_buffer_Array_V_3_0_1_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn  |        0|  64|  32|    0|     8|    4|     1|           32|
    |line_buffer_Array_V_3_0_2_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn  |        0|  64|  32|    0|     8|    4|     1|           32|
    |line_buffer_Array_V_3_0_3_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn  |        0|  64|  32|    0|     8|    4|     1|           32|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 256| 128|    0|    32|   16|     4|          128|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_346_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_358_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_302_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_314_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_176_p2               |     +    |      0|  0|  15|           7|           1|
    |and_ln191_1_fu_284_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_290_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_278_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_309                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_345                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op153         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op20          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_746_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_11_fu_768_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_1_fu_494_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_2_fu_516_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_3_fu_732_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_4_fu_564_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_5_fu_578_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_6_fu_600_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_7_fu_648_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_8_fu_662_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_9_fu_684_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_fu_480_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln191_1_fu_252_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_2_fu_262_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_3_fu_272_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_242_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_296_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln216_fu_340_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln241_fu_170_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_364_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_320_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_10_fu_676_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln65_11_fu_526_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_12_fu_738_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln65_13_fu_584_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_14_fu_760_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln65_15_fu_610_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_16_fu_668_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_17_fu_694_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_18_fu_752_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_19_fu_778_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_2_fu_508_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln65_4_fu_570_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln65_6_fu_592_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln65_8_fu_654_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln65_9_fu_500_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln65_fu_486_p3             |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 578|         436|         174|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_152_p4      |   9|          2|    7|         14|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_159  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_148                       |   9|          2|    7|         14|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 195|         42|  186|        407|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |DataOut_V_4_reg_966                          |   4|   0|    4|          0|
    |DataOut_V_5_reg_972                          |   4|   0|    4|          0|
    |DataOut_V_6_reg_978                          |   4|   0|    4|          0|
    |DataOut_V_reg_984                            |   4|   0|    4|          0|
    |add_ln241_reg_937                            |   7|   0|    7|          0|
    |and_ln191_2_reg_990                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_159  |  32|   0|   32|          0|
    |icmp_ln212_reg_994                           |   1|   0|    1|          0|
    |icmp_ln216_reg_1003                          |   1|   0|    1|          0|
    |icmp_ln241_reg_933                           |   1|   0|    1|          0|
    |indvar_flatten_reg_148                       |   7|   0|    7|          0|
    |kernel_data_V_3_12                           |   4|   0|    4|          0|
    |kernel_data_V_3_13                           |   4|   0|    4|          0|
    |kernel_data_V_3_14                           |   4|   0|    4|          0|
    |kernel_data_V_3_15                           |   4|   0|    4|          0|
    |kernel_data_V_3_4                            |   4|   0|    4|          0|
    |kernel_data_V_3_5                            |   4|   0|    4|          0|
    |kernel_data_V_3_6                            |   4|   0|    4|          0|
    |kernel_data_V_3_7                            |   4|   0|    4|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_0_V_2_reg_1037                   |   4|   0|    6|          2|
    |pool_window_0_V_4_reg_1062                   |   4|   0|    6|          2|
    |pool_window_0_V_6_reg_1087                   |   4|   0|    6|          2|
    |pool_window_0_V_reg_1012                     |   4|   0|    6|          2|
    |pool_window_1_V_2_reg_1042                   |   4|   0|    6|          2|
    |pool_window_1_V_4_reg_1067                   |   4|   0|    6|          2|
    |pool_window_1_V_6_reg_1092                   |   4|   0|    6|          2|
    |pool_window_1_V_reg_1017                     |   4|   0|    6|          2|
    |pool_window_2_V_2_reg_1047                   |   4|   0|    6|          2|
    |pool_window_2_V_4_reg_1072                   |   4|   0|    6|          2|
    |pool_window_2_V_6_reg_1097                   |   4|   0|    6|          2|
    |pool_window_2_V_reg_1022                     |   4|   0|    6|          2|
    |pool_window_3_V_2_reg_1052                   |   4|   0|    6|          2|
    |pool_window_3_V_4_reg_1077                   |   4|   0|    6|          2|
    |pool_window_3_V_6_reg_1102                   |   4|   0|    6|          2|
    |pool_window_3_V_reg_1027                     |   4|   0|    6|          2|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |select_ln222_reg_1007                        |  32|   0|   32|          0|
    |select_ln227_reg_998                         |  32|   0|   32|          0|
    |select_ln65_11_reg_1032                      |   2|   0|    2|          0|
    |select_ln65_15_reg_1057                      |   2|   0|    2|          0|
    |select_ln65_17_reg_1082                      |   2|   0|    2|          0|
    |select_ln65_19_reg_1107                      |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_2_reg_942                       |   4|   0|    4|          0|
    |tmp_data_1_V_2_reg_948                       |   4|   0|    4|          0|
    |tmp_data_2_V_2_reg_954                       |   4|   0|    4|          0|
    |tmp_data_3_V_2_reg_960                       |   4|   0|    4|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 386|   0|  418|         32|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |    4|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln241 = icmp eq i7 %indvar_flatten, -64" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 17 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln241 = add i7 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 18 'add' 'add_ln241' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_ufixed<4, 0, 4, 0, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config9>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.42>
ST_3 : Operation 20 [1/1] (2.18ns)   --->   "%empty_41 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 20 'read' 'empty_41' <Predicate = (!icmp_ln241)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_0_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 0" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 21 'extractvalue' 'tmp_data_0_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_1_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 1" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 22 'extractvalue' 'tmp_data_1_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_2_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 2" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 23 'extractvalue' 'tmp_data_2_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_3_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 3" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 24 'extractvalue' 'tmp_data_3_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.61ns)   --->   "%DataOut_V_4 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_0, i64 0, i64 7), i4 %tmp_data_0_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 25 'memshiftread' 'DataOut_V_4' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 8> <ShiftMem>
ST_3 : Operation 26 [1/1] (1.61ns)   --->   "%DataOut_V_5 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_1, i64 0, i64 7), i4 %tmp_data_1_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 26 'memshiftread' 'DataOut_V_5' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 8> <ShiftMem>
ST_3 : Operation 27 [1/1] (1.61ns)   --->   "%DataOut_V_6 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_2, i64 0, i64 7), i4 %tmp_data_2_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 27 'memshiftread' 'DataOut_V_6' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 8> <ShiftMem>
ST_3 : Operation 28 [1/1] (1.61ns)   --->   "%DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_3, i64 0, i64 7), i4 %tmp_data_3_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 28 'memshiftread' 'DataOut_V' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 8> <ShiftMem>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 29 'load' 'sX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln191 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 30 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 31 'load' 'sY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln191_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 32 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 33 'load' 'pY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln191_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 34 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 35 'load' 'pX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln191_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 36 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 37 'and' 'and_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 38 'and' 'and_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191_1, %and_ln191" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 39 'and' 'and_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge66.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln212 = icmp eq i32 %pX_load, 7" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 42 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 43 'add' 'add_ln225' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "store i32 %add_ln225, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'store' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 1.76>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln227 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'add' 'add_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'select' 'select_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:214->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'store' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:215->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'store' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 1.76>
ST_3 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln216 = icmp eq i32 %pY_load, 7" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'br' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln220 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'add' 'add_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "store i32 %add_ln220, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln222 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:217->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:219->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.84>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_3_4_load = load i4* @kernel_data_V_3_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'load' 'kernel_data_V_3_4_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_3_5_load = load i4* @kernel_data_V_3_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'load' 'kernel_data_V_3_5_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_3_6_load = load i4* @kernel_data_V_3_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'load' 'kernel_data_V_3_6_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_3_7_load = load i4* @kernel_data_V_3_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'load' 'kernel_data_V_3_7_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_3_12_load = load i4* @kernel_data_V_3_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'load' 'kernel_data_V_3_12_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_3_13_load = load i4* @kernel_data_V_3_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'load' 'kernel_data_V_3_13_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_3_14_load = load i4* @kernel_data_V_3_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 63 'load' 'kernel_data_V_3_14_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_3_15_load = load i4* @kernel_data_V_3_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 64 'load' 'kernel_data_V_3_15_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "store i4 %DataOut_V_4, i4* @kernel_data_V_3_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 65 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "store i4 %DataOut_V_5, i4* @kernel_data_V_3_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 66 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i4 %DataOut_V_6, i4* @kernel_data_V_3_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 67 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "store i4 %DataOut_V, i4* @kernel_data_V_3_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 68 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "store i4 %tmp_data_0_V_2, i4* @kernel_data_V_3_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 69 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i4 %tmp_data_1_V_2, i4* @kernel_data_V_3_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 70 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "store i4 %tmp_data_2_V_2, i4* @kernel_data_V_3_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 71 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "store i4 %tmp_data_3_V_2, i4* @kernel_data_V_3_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 72 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%pool_window_0_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_4_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 73 'bitconcatenate' 'pool_window_0_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%pool_window_1_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_4, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 74 'bitconcatenate' 'pool_window_1_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%pool_window_2_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_12_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 75 'bitconcatenate' 'pool_window_2_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%pool_window_3_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_0_V_2, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 76 'bitconcatenate' 'pool_window_3_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.42ns)   --->   "%icmp_ln1496 = icmp ult i6 %pool_window_0_V, %pool_window_1_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 77 'icmp' 'icmp_ln1496' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln65 = select i1 %icmp_ln1496, i6 %pool_window_1_V, i6 %pool_window_0_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 78 'select' 'select_ln65' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.42ns)   --->   "%icmp_ln1496_1 = icmp ult i6 %pool_window_2_V, %pool_window_3_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 79 'icmp' 'icmp_ln1496_1' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%select_ln65_9 = select i1 %icmp_ln1496_1, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 80 'select' 'select_ln65_9' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_1, i6 %pool_window_3_V, i6 %pool_window_2_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 81 'select' 'select_ln65_2' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln1496_2 = icmp ult i6 %select_ln65, %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 82 'icmp' 'icmp_ln1496_2' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%zext_ln65 = zext i1 %icmp_ln1496 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 83 'zext' 'zext_ln65' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %icmp_ln1496_2, i2 %select_ln65_9, i2 %zext_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 84 'select' 'select_ln65_11' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%pool_window_0_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_5_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 85 'bitconcatenate' 'pool_window_0_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%pool_window_1_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_5, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 86 'bitconcatenate' 'pool_window_1_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%pool_window_2_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_13_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 87 'bitconcatenate' 'pool_window_2_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%pool_window_3_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_1_V_2, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 88 'bitconcatenate' 'pool_window_3_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.42ns)   --->   "%icmp_ln1496_4 = icmp ult i6 %pool_window_0_V_2, %pool_window_1_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 89 'icmp' 'icmp_ln1496_4' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln65_4 = select i1 %icmp_ln1496_4, i6 %pool_window_1_V_2, i6 %pool_window_0_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 90 'select' 'select_ln65_4' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.42ns)   --->   "%icmp_ln1496_5 = icmp ult i6 %pool_window_2_V_2, %pool_window_3_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 91 'icmp' 'icmp_ln1496_5' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%select_ln65_13 = select i1 %icmp_ln1496_5, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 92 'select' 'select_ln65_13' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln65_6 = select i1 %icmp_ln1496_5, i6 %pool_window_3_V_2, i6 %pool_window_2_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 93 'select' 'select_ln65_6' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln1496_6 = icmp ult i6 %select_ln65_4, %select_ln65_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 94 'icmp' 'icmp_ln1496_6' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%zext_ln65_1 = zext i1 %icmp_ln1496_4 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 95 'zext' 'zext_ln65_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %icmp_ln1496_6, i2 %select_ln65_13, i2 %zext_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 96 'select' 'select_ln65_15' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%pool_window_0_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_6_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 97 'bitconcatenate' 'pool_window_0_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%pool_window_1_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_6, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 98 'bitconcatenate' 'pool_window_1_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%pool_window_2_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_14_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 99 'bitconcatenate' 'pool_window_2_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%pool_window_3_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_2_V_2, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 100 'bitconcatenate' 'pool_window_3_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.42ns)   --->   "%icmp_ln1496_7 = icmp ult i6 %pool_window_0_V_4, %pool_window_1_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 101 'icmp' 'icmp_ln1496_7' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln65_8 = select i1 %icmp_ln1496_7, i6 %pool_window_1_V_4, i6 %pool_window_0_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 102 'select' 'select_ln65_8' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.42ns)   --->   "%icmp_ln1496_8 = icmp ult i6 %pool_window_2_V_4, %pool_window_3_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 103 'icmp' 'icmp_ln1496_8' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%select_ln65_16 = select i1 %icmp_ln1496_8, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 104 'select' 'select_ln65_16' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln65_10 = select i1 %icmp_ln1496_8, i6 %pool_window_3_V_4, i6 %pool_window_2_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 105 'select' 'select_ln65_10' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln1496_9 = icmp ult i6 %select_ln65_8, %select_ln65_10" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 106 'icmp' 'icmp_ln1496_9' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%zext_ln65_2 = zext i1 %icmp_ln1496_7 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 107 'zext' 'zext_ln65_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %icmp_ln1496_9, i2 %select_ln65_16, i2 %zext_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 108 'select' 'select_ln65_17' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%pool_window_0_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_7_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 109 'bitconcatenate' 'pool_window_0_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%pool_window_1_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 110 'bitconcatenate' 'pool_window_1_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%pool_window_2_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_15_load, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 111 'bitconcatenate' 'pool_window_2_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%pool_window_3_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_3_V_2, i2 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 112 'bitconcatenate' 'pool_window_3_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.42ns)   --->   "%icmp_ln1496_3 = icmp ult i6 %pool_window_0_V_6, %pool_window_1_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 113 'icmp' 'icmp_ln1496_3' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln65_12 = select i1 %icmp_ln1496_3, i6 %pool_window_1_V_6, i6 %pool_window_0_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 114 'select' 'select_ln65_12' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.42ns)   --->   "%icmp_ln1496_10 = icmp ult i6 %pool_window_2_V_6, %pool_window_3_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 115 'icmp' 'icmp_ln1496_10' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%select_ln65_18 = select i1 %icmp_ln1496_10, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 116 'select' 'select_ln65_18' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln65_14 = select i1 %icmp_ln1496_10, i6 %pool_window_3_V_6, i6 %pool_window_2_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 117 'select' 'select_ln65_14' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln1496_11 = icmp ult i6 %select_ln65_12, %select_ln65_14" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 118 'icmp' 'icmp_ln1496_11' <Predicate = (and_ln191_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%zext_ln65_3 = zext i1 %icmp_ln1496_3 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 119 'zext' 'zext_ln65_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_19 = select i1 %icmp_ln1496_11, i2 %select_ln65_18, i2 %zext_ln65_3" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 120 'select' 'select_ln65_19' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.76ns)   --->   "store i32 %select_ln227, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 121 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end"   --->   Operation 122 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 123 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 125 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str42) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 126 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 127 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:245->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 128 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%pool_window_0_V_1 = zext i6 %pool_window_0_V to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 129 'zext' 'pool_window_0_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%pool_window_1_V_1 = zext i6 %pool_window_1_V to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 130 'zext' 'pool_window_1_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%pool_window_2_V_1 = zext i6 %pool_window_2_V to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 131 'zext' 'pool_window_2_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%pool_window_3_V_1 = zext i6 %pool_window_3_V to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 132 'zext' 'pool_window_3_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.95ns)   --->   "%tmp_21 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_1, i12 %pool_window_1_V_1, i12 %pool_window_2_V_1, i12 %pool_window_3_V_1, i2 %select_ln65_11)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 133 'mux' 'tmp_21' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_21, i4 0)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 134 'bitconcatenate' 'tmp_data_0_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%pool_window_0_V_3 = zext i6 %pool_window_0_V_2 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 135 'zext' 'pool_window_0_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%pool_window_1_V_3 = zext i6 %pool_window_1_V_2 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 136 'zext' 'pool_window_1_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%pool_window_2_V_3 = zext i6 %pool_window_2_V_2 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 137 'zext' 'pool_window_2_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%pool_window_3_V_3 = zext i6 %pool_window_3_V_2 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 138 'zext' 'pool_window_3_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.95ns)   --->   "%tmp_22 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_3, i12 %pool_window_1_V_3, i12 %pool_window_2_V_3, i12 %pool_window_3_V_3, i2 %select_ln65_15)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 139 'mux' 'tmp_22' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_22, i4 0)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 140 'bitconcatenate' 'tmp_data_1_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%pool_window_0_V_5 = zext i6 %pool_window_0_V_4 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 141 'zext' 'pool_window_0_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%pool_window_1_V_5 = zext i6 %pool_window_1_V_4 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 142 'zext' 'pool_window_1_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%pool_window_2_V_5 = zext i6 %pool_window_2_V_4 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 143 'zext' 'pool_window_2_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%pool_window_3_V_5 = zext i6 %pool_window_3_V_4 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 144 'zext' 'pool_window_3_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.95ns)   --->   "%tmp_23 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_5, i12 %pool_window_1_V_5, i12 %pool_window_2_V_5, i12 %pool_window_3_V_5, i2 %select_ln65_17)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 145 'mux' 'tmp_23' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_23, i4 0)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 146 'bitconcatenate' 'tmp_data_2_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%pool_window_0_V_7 = zext i6 %pool_window_0_V_6 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 147 'zext' 'pool_window_0_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%pool_window_1_V_7 = zext i6 %pool_window_1_V_6 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 148 'zext' 'pool_window_1_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%pool_window_2_V_7 = zext i6 %pool_window_2_V_6 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 149 'zext' 'pool_window_2_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%pool_window_3_V_7 = zext i6 %pool_window_3_V_6 to i12" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 150 'zext' 'pool_window_3_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.95ns)   --->   "%tmp_24 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_7, i12 %pool_window_1_V_7, i12 %pool_window_2_V_7, i12 %pool_window_3_V_7, i2 %select_ln65_19)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 151 'mux' 'tmp_24' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_24, i4 0)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 152 'bitconcatenate' 'tmp_data_3_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:208->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 153 'write' <Predicate = (and_ln191_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge66.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:209->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 154 'br' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 155 'phi' 'storemerge_i_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 156 'store' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:224->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 157 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:248->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 158 'specregionend' 'empty' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 159 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
br_ln241                (br               ) [ 0111110]
indvar_flatten          (phi              ) [ 0010000]
icmp_ln241              (icmp             ) [ 0011110]
add_ln241               (add              ) [ 0111110]
br_ln241                (br               ) [ 0000000]
empty_41                (read             ) [ 0000000]
tmp_data_0_V_2          (extractvalue     ) [ 0010100]
tmp_data_1_V_2          (extractvalue     ) [ 0010100]
tmp_data_2_V_2          (extractvalue     ) [ 0010100]
tmp_data_3_V_2          (extractvalue     ) [ 0010100]
DataOut_V_4             (memshiftread     ) [ 0010100]
DataOut_V_5             (memshiftread     ) [ 0010100]
DataOut_V_6             (memshiftread     ) [ 0010100]
DataOut_V               (memshiftread     ) [ 0010100]
sX_load                 (load             ) [ 0000000]
icmp_ln191              (icmp             ) [ 0000000]
sY_load                 (load             ) [ 0000000]
icmp_ln191_1            (icmp             ) [ 0000000]
pY_load                 (load             ) [ 0000000]
icmp_ln191_2            (icmp             ) [ 0000000]
pX_load                 (load             ) [ 0000000]
icmp_ln191_3            (icmp             ) [ 0000000]
and_ln191               (and              ) [ 0000000]
and_ln191_1             (and              ) [ 0000000]
and_ln191_2             (and              ) [ 0011110]
br_ln191                (br               ) [ 0000000]
icmp_ln212              (icmp             ) [ 0011110]
br_ln212                (br               ) [ 0000000]
add_ln225               (add              ) [ 0000000]
store_ln225             (store            ) [ 0000000]
add_ln227               (add              ) [ 0000000]
select_ln227            (select           ) [ 0010100]
store_ln214             (store            ) [ 0000000]
store_ln215             (store            ) [ 0000000]
icmp_ln216              (icmp             ) [ 0011110]
br_ln216                (br               ) [ 0000000]
add_ln220               (add              ) [ 0000000]
store_ln220             (store            ) [ 0000000]
add_ln222               (add              ) [ 0000000]
select_ln222            (select           ) [ 0011110]
store_ln217             (store            ) [ 0000000]
br_ln219                (br               ) [ 0011110]
kernel_data_V_3_4_load  (load             ) [ 0000000]
kernel_data_V_3_5_load  (load             ) [ 0000000]
kernel_data_V_3_6_load  (load             ) [ 0000000]
kernel_data_V_3_7_load  (load             ) [ 0000000]
kernel_data_V_3_12_load (load             ) [ 0000000]
kernel_data_V_3_13_load (load             ) [ 0000000]
kernel_data_V_3_14_load (load             ) [ 0000000]
kernel_data_V_3_15_load (load             ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
store_ln214             (store            ) [ 0000000]
pool_window_0_V         (bitconcatenate   ) [ 0001010]
pool_window_1_V         (bitconcatenate   ) [ 0001010]
pool_window_2_V         (bitconcatenate   ) [ 0001010]
pool_window_3_V         (bitconcatenate   ) [ 0001010]
icmp_ln1496             (icmp             ) [ 0000000]
select_ln65             (select           ) [ 0000000]
icmp_ln1496_1           (icmp             ) [ 0000000]
select_ln65_9           (select           ) [ 0000000]
select_ln65_2           (select           ) [ 0000000]
icmp_ln1496_2           (icmp             ) [ 0000000]
zext_ln65               (zext             ) [ 0000000]
select_ln65_11          (select           ) [ 0001010]
pool_window_0_V_2       (bitconcatenate   ) [ 0001010]
pool_window_1_V_2       (bitconcatenate   ) [ 0001010]
pool_window_2_V_2       (bitconcatenate   ) [ 0001010]
pool_window_3_V_2       (bitconcatenate   ) [ 0001010]
icmp_ln1496_4           (icmp             ) [ 0000000]
select_ln65_4           (select           ) [ 0000000]
icmp_ln1496_5           (icmp             ) [ 0000000]
select_ln65_13          (select           ) [ 0000000]
select_ln65_6           (select           ) [ 0000000]
icmp_ln1496_6           (icmp             ) [ 0000000]
zext_ln65_1             (zext             ) [ 0000000]
select_ln65_15          (select           ) [ 0001010]
pool_window_0_V_4       (bitconcatenate   ) [ 0001010]
pool_window_1_V_4       (bitconcatenate   ) [ 0001010]
pool_window_2_V_4       (bitconcatenate   ) [ 0001010]
pool_window_3_V_4       (bitconcatenate   ) [ 0001010]
icmp_ln1496_7           (icmp             ) [ 0000000]
select_ln65_8           (select           ) [ 0000000]
icmp_ln1496_8           (icmp             ) [ 0000000]
select_ln65_16          (select           ) [ 0000000]
select_ln65_10          (select           ) [ 0000000]
icmp_ln1496_9           (icmp             ) [ 0000000]
zext_ln65_2             (zext             ) [ 0000000]
select_ln65_17          (select           ) [ 0001010]
pool_window_0_V_6       (bitconcatenate   ) [ 0001010]
pool_window_1_V_6       (bitconcatenate   ) [ 0001010]
pool_window_2_V_6       (bitconcatenate   ) [ 0001010]
pool_window_3_V_6       (bitconcatenate   ) [ 0001010]
icmp_ln1496_3           (icmp             ) [ 0000000]
select_ln65_12          (select           ) [ 0000000]
icmp_ln1496_10          (icmp             ) [ 0000000]
select_ln65_18          (select           ) [ 0000000]
select_ln65_14          (select           ) [ 0000000]
icmp_ln1496_11          (icmp             ) [ 0000000]
zext_ln65_3             (zext             ) [ 0000000]
select_ln65_19          (select           ) [ 0001010]
store_ln227             (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
br_ln0                  (br               ) [ 0011110]
specloopname_ln0        (specloopname     ) [ 0000000]
empty_40                (speclooptripcount) [ 0000000]
specloopname_ln243      (specloopname     ) [ 0000000]
tmp_s                   (specregionbegin  ) [ 0000000]
specpipeline_ln245      (specpipeline     ) [ 0000000]
pool_window_0_V_1       (zext             ) [ 0000000]
pool_window_1_V_1       (zext             ) [ 0000000]
pool_window_2_V_1       (zext             ) [ 0000000]
pool_window_3_V_1       (zext             ) [ 0000000]
tmp_21                  (mux              ) [ 0000000]
tmp_data_0_V            (bitconcatenate   ) [ 0000000]
pool_window_0_V_3       (zext             ) [ 0000000]
pool_window_1_V_3       (zext             ) [ 0000000]
pool_window_2_V_3       (zext             ) [ 0000000]
pool_window_3_V_3       (zext             ) [ 0000000]
tmp_22                  (mux              ) [ 0000000]
tmp_data_1_V            (bitconcatenate   ) [ 0000000]
pool_window_0_V_5       (zext             ) [ 0000000]
pool_window_1_V_5       (zext             ) [ 0000000]
pool_window_2_V_5       (zext             ) [ 0000000]
pool_window_3_V_5       (zext             ) [ 0000000]
tmp_23                  (mux              ) [ 0000000]
tmp_data_2_V            (bitconcatenate   ) [ 0000000]
pool_window_0_V_7       (zext             ) [ 0000000]
pool_window_1_V_7       (zext             ) [ 0000000]
pool_window_2_V_7       (zext             ) [ 0000000]
pool_window_3_V_7       (zext             ) [ 0000000]
tmp_24                  (mux              ) [ 0000000]
tmp_data_3_V            (bitconcatenate   ) [ 0000000]
write_ln208             (write            ) [ 0000000]
br_ln209                (br               ) [ 0000000]
storemerge_i_i          (phi              ) [ 0001010]
store_ln218             (store            ) [ 0000000]
br_ln224                (br               ) [ 0000000]
empty                   (specregionend    ) [ 0000000]
br_ln0                  (br               ) [ 0111110]
ret_ln263               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pX">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sX">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pY">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sY">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_3_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_3_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_3_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_3_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_3_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_3_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_3_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_3_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[8 x i4]P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i12.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="empty_41_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="4" slack="0"/>
<pin id="125" dir="0" index="4" bw="4" slack="0"/>
<pin id="126" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln208_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="16" slack="0"/>
<pin id="137" dir="0" index="4" bw="16" slack="0"/>
<pin id="138" dir="0" index="5" bw="16" slack="0"/>
<pin id="139" dir="0" index="6" bw="16" slack="0"/>
<pin id="140" dir="0" index="7" bw="16" slack="0"/>
<pin id="141" dir="0" index="8" bw="16" slack="0"/>
<pin id="142" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln208/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="1"/>
<pin id="150" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="storemerge_i_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2"/>
<pin id="161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="storemerge_i_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="2"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln241_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln241_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_data_0_V_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_data_1_V_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_2/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_data_2_V_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_2/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_data_3_V_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="DataOut_V_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_4/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="DataOut_V_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_5/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="DataOut_V_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="0" index="3" bw="1" slack="0"/>
<pin id="223" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_6/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="DataOut_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="0" index="3" bw="1" slack="0"/>
<pin id="233" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sX_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln191_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sY_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln191_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="pY_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln191_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="pX_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln191_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_3/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln191_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="and_ln191_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln191_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_2/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln212_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln225_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln225_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln227_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln227_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln227/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln214_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln215_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln216_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln220_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln220_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln222_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln222_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln217_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="kernel_data_V_3_4_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_4_load/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="kernel_data_V_3_5_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_5_load/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="kernel_data_V_3_6_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_6_load/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="kernel_data_V_3_7_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_7_load/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="kernel_data_V_3_12_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_12_load/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="kernel_data_V_3_13_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_13_load/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="kernel_data_V_3_14_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_14_load/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="kernel_data_V_3_15_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_15_load/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln214_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln214_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln214_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln214_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln214_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln214_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln214_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln214_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="pool_window_0_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="pool_window_1_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="1"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="pool_window_2_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="pool_window_3_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="1"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln1496_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln65_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="6" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln1496_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln65_9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="0" index="2" bw="2" slack="0"/>
<pin id="504" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_9/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln65_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln1496_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln65_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln65_11_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="2" slack="0"/>
<pin id="530" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_11/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="pool_window_0_V_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V_2/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="pool_window_1_V_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="4" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V_2/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="pool_window_2_V_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V_2/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="pool_window_3_V_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="1"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln1496_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="6" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_4/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln65_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_4/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln1496_5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_5/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln65_13_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="0" index="2" bw="2" slack="0"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_13/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln65_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="6" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_6/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln1496_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="0" index="1" bw="6" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_6/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln65_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln65_15_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="2" slack="0"/>
<pin id="613" dir="0" index="2" bw="2" slack="0"/>
<pin id="614" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_15/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="pool_window_0_V_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V_4/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="pool_window_1_V_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="0" index="1" bw="4" slack="1"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V_4/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="pool_window_2_V_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V_4/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="pool_window_3_V_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="1"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V_4/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln1496_7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_7/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln65_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="6" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_8/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln1496_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_8/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln65_16_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="2" slack="0"/>
<pin id="671" dir="0" index="2" bw="2" slack="0"/>
<pin id="672" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_16/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln65_10_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="6" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_10/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln1496_9_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="6" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_9/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln65_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="select_ln65_17_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="0"/>
<pin id="697" dir="0" index="2" bw="2" slack="0"/>
<pin id="698" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_17/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="pool_window_0_V_6_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V_6/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="pool_window_1_V_6_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="0"/>
<pin id="712" dir="0" index="1" bw="4" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V_6/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="pool_window_2_V_6_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="4" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V_6/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="pool_window_3_V_6_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="0"/>
<pin id="727" dir="0" index="1" bw="4" slack="1"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V_6/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln1496_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="6" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln65_12_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="0"/>
<pin id="742" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_12/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln1496_10_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="0"/>
<pin id="748" dir="0" index="1" bw="6" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_10/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln65_18_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="2" slack="0"/>
<pin id="755" dir="0" index="2" bw="2" slack="0"/>
<pin id="756" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_18/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln65_14_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="6" slack="0"/>
<pin id="763" dir="0" index="2" bw="6" slack="0"/>
<pin id="764" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_14/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln1496_11_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_11/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln65_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln65_19_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="2" slack="0"/>
<pin id="781" dir="0" index="2" bw="2" slack="0"/>
<pin id="782" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_19/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln227_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="pool_window_0_V_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="1"/>
<pin id="793" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_1/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="pool_window_1_V_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="1"/>
<pin id="796" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_1/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="pool_window_2_V_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="1"/>
<pin id="799" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_1/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="pool_window_3_V_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="1"/>
<pin id="802" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_1/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_21_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="0"/>
<pin id="805" dir="0" index="1" bw="6" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="0" index="3" bw="6" slack="0"/>
<pin id="808" dir="0" index="4" bw="6" slack="0"/>
<pin id="809" dir="0" index="5" bw="2" slack="1"/>
<pin id="810" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_data_0_V_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="12" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_0_V/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="pool_window_0_V_3_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="1"/>
<pin id="827" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_3/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="pool_window_1_V_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="6" slack="1"/>
<pin id="830" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_3/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="pool_window_2_V_3_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="1"/>
<pin id="833" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_3/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="pool_window_3_V_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="6" slack="1"/>
<pin id="836" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_3/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_22_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="0"/>
<pin id="839" dir="0" index="1" bw="6" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="0" index="4" bw="6" slack="0"/>
<pin id="843" dir="0" index="5" bw="2" slack="1"/>
<pin id="844" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_data_1_V_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="0" index="1" bw="12" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_1_V/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="pool_window_0_V_5_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="6" slack="1"/>
<pin id="861" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_5/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="pool_window_1_V_5_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="1"/>
<pin id="864" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_5/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="pool_window_2_V_5_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="1"/>
<pin id="867" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_5/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="pool_window_3_V_5_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="1"/>
<pin id="870" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_5/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_23_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="12" slack="0"/>
<pin id="873" dir="0" index="1" bw="6" slack="0"/>
<pin id="874" dir="0" index="2" bw="6" slack="0"/>
<pin id="875" dir="0" index="3" bw="6" slack="0"/>
<pin id="876" dir="0" index="4" bw="6" slack="0"/>
<pin id="877" dir="0" index="5" bw="2" slack="1"/>
<pin id="878" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_data_2_V_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="0"/>
<pin id="886" dir="0" index="1" bw="12" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_2_V/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="pool_window_0_V_7_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="1"/>
<pin id="895" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_7/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="pool_window_1_V_7_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="1"/>
<pin id="898" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_7/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="pool_window_2_V_7_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="1"/>
<pin id="901" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_7/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="pool_window_3_V_7_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="1"/>
<pin id="904" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_7/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_24_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="12" slack="0"/>
<pin id="907" dir="0" index="1" bw="6" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="0" index="3" bw="6" slack="0"/>
<pin id="910" dir="0" index="4" bw="6" slack="0"/>
<pin id="911" dir="0" index="5" bw="2" slack="1"/>
<pin id="912" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_data_3_V_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="0" index="1" bw="12" slack="0"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_3_V/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="store_ln218_store_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="933" class="1005" name="icmp_ln241_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="937" class="1005" name="add_ln241_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="7" slack="0"/>
<pin id="939" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln241 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_data_0_V_2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="1"/>
<pin id="944" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_2 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_data_1_V_2_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="1"/>
<pin id="950" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_data_2_V_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="1"/>
<pin id="956" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_data_3_V_2_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="1"/>
<pin id="962" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="DataOut_V_4_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="4" slack="1"/>
<pin id="968" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_4 "/>
</bind>
</comp>

<comp id="972" class="1005" name="DataOut_V_5_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="1"/>
<pin id="974" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_5 "/>
</bind>
</comp>

<comp id="978" class="1005" name="DataOut_V_6_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_6 "/>
</bind>
</comp>

<comp id="984" class="1005" name="DataOut_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="1"/>
<pin id="986" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V "/>
</bind>
</comp>

<comp id="990" class="1005" name="and_ln191_2_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln191_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="icmp_ln212_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln212 "/>
</bind>
</comp>

<comp id="998" class="1005" name="select_ln227_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln227 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="icmp_ln216_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="select_ln222_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="2"/>
<pin id="1009" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln222 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="pool_window_0_V_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="1"/>
<pin id="1014" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V "/>
</bind>
</comp>

<comp id="1017" class="1005" name="pool_window_1_V_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="6" slack="1"/>
<pin id="1019" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V "/>
</bind>
</comp>

<comp id="1022" class="1005" name="pool_window_2_V_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="1"/>
<pin id="1024" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V "/>
</bind>
</comp>

<comp id="1027" class="1005" name="pool_window_3_V_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="6" slack="1"/>
<pin id="1029" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V "/>
</bind>
</comp>

<comp id="1032" class="1005" name="select_ln65_11_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="1"/>
<pin id="1034" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_11 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="pool_window_0_V_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="1"/>
<pin id="1039" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="pool_window_1_V_2_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="6" slack="1"/>
<pin id="1044" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_2 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="pool_window_2_V_2_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="6" slack="1"/>
<pin id="1049" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="pool_window_3_V_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="1"/>
<pin id="1054" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="select_ln65_15_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="2" slack="1"/>
<pin id="1059" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_15 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="pool_window_0_V_4_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="1"/>
<pin id="1064" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_4 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="pool_window_1_V_4_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="1"/>
<pin id="1069" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_4 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="pool_window_2_V_4_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="1"/>
<pin id="1074" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_4 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="pool_window_3_V_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="6" slack="1"/>
<pin id="1079" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="select_ln65_17_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="2" slack="1"/>
<pin id="1084" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_17 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="pool_window_0_V_6_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="6" slack="1"/>
<pin id="1089" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_6 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="pool_window_1_V_6_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="6" slack="1"/>
<pin id="1094" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_6 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="pool_window_2_V_6_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="1"/>
<pin id="1099" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_6 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="pool_window_3_V_6_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="1"/>
<pin id="1104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_6 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="select_ln65_19_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="2" slack="1"/>
<pin id="1109" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="143"><net_src comp="116" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="152" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="152" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="120" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="120" pin="5"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="120" pin="5"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="120" pin="5"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="182" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="186" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="190" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="194" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="72" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="242" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="252" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="262" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="272" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="268" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="82" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="268" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="238" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="242" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="258" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="258" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="248" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="252" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="32" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="378" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="84" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="394" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="450" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="458" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="458" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="450" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="465" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="473" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="88" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="90" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="494" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="473" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="465" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="486" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="508" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="480" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="516" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="500" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="522" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="84" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="382" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="86" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="84" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="84" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="398" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="84" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="86" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="534" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="542" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="542" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="534" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="549" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="557" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="88" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="90" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="578" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="557" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="549" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="570" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="592" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="564" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="600" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="584" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="606" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="84" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="386" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="631"><net_src comp="84" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="86" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="84" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="402" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="84" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="86" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="618" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="626" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="626" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="618" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="633" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="641" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="88" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="90" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="681"><net_src comp="662" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="641" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="633" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="654" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="676" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="648" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="684" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="668" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="690" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="84" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="390" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="86" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="84" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="86" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="84" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="406" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="86" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="730"><net_src comp="84" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="86" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="702" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="710" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="710" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="702" pin="3"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="717" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="725" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="88" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="90" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="746" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="725" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="717" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="738" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="760" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="732" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="768" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="752" pin="3"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="774" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="18" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="811"><net_src comp="110" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="791" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="794" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="797" pin="1"/><net_sink comp="803" pin=3"/></net>

<net id="815"><net_src comp="800" pin="1"/><net_sink comp="803" pin=4"/></net>

<net id="821"><net_src comp="112" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="803" pin="6"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="114" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="816" pin="3"/><net_sink comp="132" pin=5"/></net>

<net id="845"><net_src comp="110" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="825" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="828" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="831" pin="1"/><net_sink comp="837" pin=3"/></net>

<net id="849"><net_src comp="834" pin="1"/><net_sink comp="837" pin=4"/></net>

<net id="855"><net_src comp="112" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="837" pin="6"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="114" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="850" pin="3"/><net_sink comp="132" pin=6"/></net>

<net id="879"><net_src comp="110" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="859" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="862" pin="1"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="865" pin="1"/><net_sink comp="871" pin=3"/></net>

<net id="883"><net_src comp="868" pin="1"/><net_sink comp="871" pin=4"/></net>

<net id="889"><net_src comp="112" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="871" pin="6"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="114" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="892"><net_src comp="884" pin="3"/><net_sink comp="132" pin=7"/></net>

<net id="913"><net_src comp="110" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="893" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="896" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="899" pin="1"/><net_sink comp="905" pin=3"/></net>

<net id="917"><net_src comp="902" pin="1"/><net_sink comp="905" pin=4"/></net>

<net id="923"><net_src comp="112" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="905" pin="6"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="114" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="926"><net_src comp="918" pin="3"/><net_sink comp="132" pin=8"/></net>

<net id="931"><net_src comp="163" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="22" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="170" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="176" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="945"><net_src comp="182" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="951"><net_src comp="186" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="957"><net_src comp="190" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="963"><net_src comp="194" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="969"><net_src comp="198" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="975"><net_src comp="208" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="981"><net_src comp="218" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="987"><net_src comp="228" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="993"><net_src comp="290" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="296" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="320" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1006"><net_src comp="340" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="364" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1015"><net_src comp="450" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1020"><net_src comp="458" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1025"><net_src comp="465" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1030"><net_src comp="473" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1035"><net_src comp="526" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="803" pin=5"/></net>

<net id="1040"><net_src comp="534" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1045"><net_src comp="542" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1050"><net_src comp="549" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1055"><net_src comp="557" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1060"><net_src comp="610" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="837" pin=5"/></net>

<net id="1065"><net_src comp="618" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1070"><net_src comp="626" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1075"><net_src comp="633" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1080"><net_src comp="641" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1085"><net_src comp="694" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="871" pin=5"/></net>

<net id="1090"><net_src comp="702" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1095"><net_src comp="710" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1100"><net_src comp="717" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1105"><net_src comp="725" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1110"><net_src comp="778" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="905" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: pX | {3 }
	Port: sX | {3 4 }
	Port: pY | {3 }
	Port: sY | {5 }
	Port: kernel_data_V_3_4 | {4 }
	Port: kernel_data_V_3_5 | {4 }
	Port: kernel_data_V_3_6 | {4 }
	Port: kernel_data_V_3_7 | {4 }
	Port: kernel_data_V_3_12 | {4 }
	Port: kernel_data_V_3_13 | {4 }
	Port: kernel_data_V_3_14 | {4 }
	Port: kernel_data_V_3_15 | {4 }
	Port: line_buffer_Array_V_3_0_0 | {}
	Port: line_buffer_Array_V_3_0_1 | {}
	Port: line_buffer_Array_V_3_0_2 | {}
	Port: line_buffer_Array_V_3_0_3 | {}
 - Input state : 
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_0_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_1_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_2_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_3_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : pX | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : sX | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : pY | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : sY | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_4 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_5 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_6 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_7 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_12 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_13 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_14 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_15 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_0 | {}
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_1 | {}
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_2 | {}
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_3 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln241 : 1
		add_ln241 : 1
		br_ln241 : 2
	State 3
		DataOut_V_4 : 1
		DataOut_V_5 : 1
		DataOut_V_6 : 1
		DataOut_V : 1
		icmp_ln191 : 1
		icmp_ln191_1 : 1
		icmp_ln191_2 : 1
		icmp_ln191_3 : 1
		and_ln191 : 2
		and_ln191_1 : 2
		and_ln191_2 : 2
		br_ln191 : 2
		icmp_ln212 : 1
		br_ln212 : 2
		add_ln225 : 1
		store_ln225 : 2
		add_ln227 : 1
		select_ln227 : 2
		icmp_ln216 : 1
		br_ln216 : 2
		add_ln220 : 1
		store_ln220 : 2
		add_ln222 : 1
		select_ln222 : 2
	State 4
		pool_window_0_V : 1
		pool_window_2_V : 1
		icmp_ln1496 : 2
		select_ln65 : 3
		icmp_ln1496_1 : 2
		select_ln65_9 : 3
		select_ln65_2 : 3
		icmp_ln1496_2 : 4
		zext_ln65 : 3
		select_ln65_11 : 5
		pool_window_0_V_2 : 1
		pool_window_2_V_2 : 1
		icmp_ln1496_4 : 2
		select_ln65_4 : 3
		icmp_ln1496_5 : 2
		select_ln65_13 : 3
		select_ln65_6 : 3
		icmp_ln1496_6 : 4
		zext_ln65_1 : 3
		select_ln65_15 : 5
		pool_window_0_V_4 : 1
		pool_window_2_V_4 : 1
		icmp_ln1496_7 : 2
		select_ln65_8 : 3
		icmp_ln1496_8 : 2
		select_ln65_16 : 3
		select_ln65_10 : 3
		icmp_ln1496_9 : 4
		zext_ln65_2 : 3
		select_ln65_17 : 5
		pool_window_0_V_6 : 1
		pool_window_2_V_6 : 1
		icmp_ln1496_3 : 2
		select_ln65_12 : 3
		icmp_ln1496_10 : 2
		select_ln65_18 : 3
		select_ln65_14 : 3
		icmp_ln1496_11 : 4
		zext_ln65_3 : 3
		select_ln65_19 : 5
	State 5
		tmp_21 : 1
		tmp_data_0_V : 2
		tmp_22 : 1
		tmp_data_1_V : 2
		tmp_23 : 1
		tmp_data_2_V : 2
		tmp_24 : 1
		tmp_data_3_V : 2
		write_ln208 : 3
		store_ln218 : 1
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln241_fu_170    |    0    |    11   |
|          |     icmp_ln191_fu_242    |    0    |    18   |
|          |    icmp_ln191_1_fu_252   |    0    |    18   |
|          |    icmp_ln191_2_fu_262   |    0    |    18   |
|          |    icmp_ln191_3_fu_272   |    0    |    18   |
|          |     icmp_ln212_fu_296    |    0    |    18   |
|          |     icmp_ln216_fu_340    |    0    |    18   |
|          |    icmp_ln1496_fu_480    |    0    |    11   |
|          |   icmp_ln1496_1_fu_494   |    0    |    11   |
|   icmp   |   icmp_ln1496_2_fu_516   |    0    |    11   |
|          |   icmp_ln1496_4_fu_564   |    0    |    11   |
|          |   icmp_ln1496_5_fu_578   |    0    |    11   |
|          |   icmp_ln1496_6_fu_600   |    0    |    11   |
|          |   icmp_ln1496_7_fu_648   |    0    |    11   |
|          |   icmp_ln1496_8_fu_662   |    0    |    11   |
|          |   icmp_ln1496_9_fu_684   |    0    |    11   |
|          |   icmp_ln1496_3_fu_732   |    0    |    11   |
|          |   icmp_ln1496_10_fu_746  |    0    |    11   |
|          |   icmp_ln1496_11_fu_768  |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |       tmp_21_fu_803      |    0    |    55   |
|    mux   |       tmp_22_fu_837      |    0    |    55   |
|          |       tmp_23_fu_871      |    0    |    55   |
|          |       tmp_24_fu_905      |    0    |    55   |
|----------|--------------------------|---------|---------|
|          |     add_ln241_fu_176     |    0    |    15   |
|          |     add_ln225_fu_302     |    0    |    39   |
|    add   |     add_ln227_fu_314     |    0    |    39   |
|          |     add_ln220_fu_346     |    0    |    39   |
|          |     add_ln222_fu_358     |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |    select_ln227_fu_320   |    0    |    32   |
|          |    select_ln222_fu_364   |    0    |    32   |
|          |    select_ln65_fu_486    |    0    |    6    |
|          |   select_ln65_9_fu_500   |    0    |    2    |
|          |   select_ln65_2_fu_508   |    0    |    6    |
|          |   select_ln65_11_fu_526  |    0    |    2    |
|          |   select_ln65_4_fu_570   |    0    |    6    |
|          |   select_ln65_13_fu_584  |    0    |    2    |
|  select  |   select_ln65_6_fu_592   |    0    |    6    |
|          |   select_ln65_15_fu_610  |    0    |    2    |
|          |   select_ln65_8_fu_654   |    0    |    6    |
|          |   select_ln65_16_fu_668  |    0    |    2    |
|          |   select_ln65_10_fu_676  |    0    |    6    |
|          |   select_ln65_17_fu_694  |    0    |    2    |
|          |   select_ln65_12_fu_738  |    0    |    6    |
|          |   select_ln65_18_fu_752  |    0    |    2    |
|          |   select_ln65_14_fu_760  |    0    |    6    |
|          |   select_ln65_19_fu_778  |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     and_ln191_fu_278     |    0    |    2    |
|    and   |    and_ln191_1_fu_284    |    0    |    2    |
|          |    and_ln191_2_fu_290    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   empty_41_read_fu_120   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln208_write_fu_132 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   tmp_data_0_V_2_fu_182  |    0    |    0    |
|extractvalue|   tmp_data_1_V_2_fu_186  |    0    |    0    |
|          |   tmp_data_2_V_2_fu_190  |    0    |    0    |
|          |   tmp_data_3_V_2_fu_194  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    DataOut_V_4_fu_198    |    0    |    0    |
|memshiftread|    DataOut_V_5_fu_208    |    0    |    0    |
|          |    DataOut_V_6_fu_218    |    0    |    0    |
|          |     DataOut_V_fu_228     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  pool_window_0_V_fu_450  |    0    |    0    |
|          |  pool_window_1_V_fu_458  |    0    |    0    |
|          |  pool_window_2_V_fu_465  |    0    |    0    |
|          |  pool_window_3_V_fu_473  |    0    |    0    |
|          | pool_window_0_V_2_fu_534 |    0    |    0    |
|          | pool_window_1_V_2_fu_542 |    0    |    0    |
|          | pool_window_2_V_2_fu_549 |    0    |    0    |
|          | pool_window_3_V_2_fu_557 |    0    |    0    |
|          | pool_window_0_V_4_fu_618 |    0    |    0    |
|bitconcatenate| pool_window_1_V_4_fu_626 |    0    |    0    |
|          | pool_window_2_V_4_fu_633 |    0    |    0    |
|          | pool_window_3_V_4_fu_641 |    0    |    0    |
|          | pool_window_0_V_6_fu_702 |    0    |    0    |
|          | pool_window_1_V_6_fu_710 |    0    |    0    |
|          | pool_window_2_V_6_fu_717 |    0    |    0    |
|          | pool_window_3_V_6_fu_725 |    0    |    0    |
|          |    tmp_data_0_V_fu_816   |    0    |    0    |
|          |    tmp_data_1_V_fu_850   |    0    |    0    |
|          |    tmp_data_2_V_fu_884   |    0    |    0    |
|          |    tmp_data_3_V_fu_918   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln65_fu_522     |    0    |    0    |
|          |    zext_ln65_1_fu_606    |    0    |    0    |
|          |    zext_ln65_2_fu_690    |    0    |    0    |
|          |    zext_ln65_3_fu_774    |    0    |    0    |
|          | pool_window_0_V_1_fu_791 |    0    |    0    |
|          | pool_window_1_V_1_fu_794 |    0    |    0    |
|          | pool_window_2_V_1_fu_797 |    0    |    0    |
|          | pool_window_3_V_1_fu_800 |    0    |    0    |
|          | pool_window_0_V_3_fu_825 |    0    |    0    |
|   zext   | pool_window_1_V_3_fu_828 |    0    |    0    |
|          | pool_window_2_V_3_fu_831 |    0    |    0    |
|          | pool_window_3_V_3_fu_834 |    0    |    0    |
|          | pool_window_0_V_5_fu_859 |    0    |    0    |
|          | pool_window_1_V_5_fu_862 |    0    |    0    |
|          | pool_window_2_V_5_fu_865 |    0    |    0    |
|          | pool_window_3_V_5_fu_868 |    0    |    0    |
|          | pool_window_0_V_7_fu_893 |    0    |    0    |
|          | pool_window_1_V_7_fu_896 |    0    |    0    |
|          | pool_window_2_V_7_fu_899 |    0    |    0    |
|          | pool_window_3_V_7_fu_902 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   776   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    DataOut_V_4_reg_966   |    4   |
|    DataOut_V_5_reg_972   |    4   |
|    DataOut_V_6_reg_978   |    4   |
|     DataOut_V_reg_984    |    4   |
|     add_ln241_reg_937    |    7   |
|    and_ln191_2_reg_990   |    1   |
|    icmp_ln212_reg_994    |    1   |
|    icmp_ln216_reg_1003   |    1   |
|    icmp_ln241_reg_933    |    1   |
|  indvar_flatten_reg_148  |    7   |
|pool_window_0_V_2_reg_1037|    6   |
|pool_window_0_V_4_reg_1062|    6   |
|pool_window_0_V_6_reg_1087|    6   |
| pool_window_0_V_reg_1012 |    6   |
|pool_window_1_V_2_reg_1042|    6   |
|pool_window_1_V_4_reg_1067|    6   |
|pool_window_1_V_6_reg_1092|    6   |
| pool_window_1_V_reg_1017 |    6   |
|pool_window_2_V_2_reg_1047|    6   |
|pool_window_2_V_4_reg_1072|    6   |
|pool_window_2_V_6_reg_1097|    6   |
| pool_window_2_V_reg_1022 |    6   |
|pool_window_3_V_2_reg_1052|    6   |
|pool_window_3_V_4_reg_1077|    6   |
|pool_window_3_V_6_reg_1102|    6   |
| pool_window_3_V_reg_1027 |    6   |
|   select_ln222_reg_1007  |   32   |
|   select_ln227_reg_998   |   32   |
|  select_ln65_11_reg_1032 |    2   |
|  select_ln65_15_reg_1057 |    2   |
|  select_ln65_17_reg_1082 |    2   |
|  select_ln65_19_reg_1107 |    2   |
|  storemerge_i_i_reg_159  |   32   |
|  tmp_data_0_V_2_reg_942  |    4   |
|  tmp_data_1_V_2_reg_948  |    4   |
|  tmp_data_2_V_2_reg_954  |    4   |
|  tmp_data_3_V_2_reg_960  |    4   |
+--------------------------+--------+
|           Total          |   250  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   776  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   250  |    -   |
+-----------+--------+--------+
|   Total   |   250  |   776  |
+-----------+--------+--------+
