
Zahoreni_zdroju.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d030  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  0800d0f0  0800d0f0  0001d0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d37c  0800d37c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800d37c  0800d37c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d37c  0800d37c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d37c  0800d37c  0001d37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d380  0800d380  0001d380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001494  200001e0  0800d564  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001674  0800d564  00021674  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a338  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e2d  00000000  00000000  0004a540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f0  00000000  00000000  0004f370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001518  00000000  00000000  00050a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fb27  00000000  00000000  00051f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fbb2  00000000  00000000  00071a9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a42c5  00000000  00000000  00091651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00135916  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005540  00000000  00000000  0013596c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d0d8 	.word	0x0800d0d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800d0d8 	.word	0x0800d0d8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <comHandler>:
 *
 * Při přijmutí instrukce nedochází k zpracování, ale pouze k nastavení adekvátního flagu.
 * Vykonání instrukce musí být zařízeno v jiné části hlavního programu.
 */
void comHandler(void)
{
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	b0a7      	sub	sp, #156	; 0x9c
 800041c:	af00      	add	r7, sp, #0
	//___Příjem dat___//
	if(flags.data_received)
 800041e:	4bd5      	ldr	r3, [pc, #852]	; (8000774 <comHandler+0x35c>)
 8000420:	7a1b      	ldrb	r3, [r3, #8]
 8000422:	2201      	movs	r2, #1
 8000424:	4013      	ands	r3, r2
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b00      	cmp	r3, #0
 800042a:	d042      	beq.n	80004b2 <comHandler+0x9a>
	{
		char instruction;
		while(pop(USB_Rx_Buffer, &instruction) != BUFFER_EMPTY)
 800042c:	e02e      	b.n	800048c <comHandler+0x74>
		{
#ifdef __DEBUG_INST__
			uint8_t txt[30];
#endif

			switch(instruction)
 800042e:	235f      	movs	r3, #95	; 0x5f
 8000430:	2220      	movs	r2, #32
 8000432:	4694      	mov	ip, r2
 8000434:	44bc      	add	ip, r7
 8000436:	4463      	add	r3, ip
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	2b73      	cmp	r3, #115	; 0x73
 800043c:	d008      	beq.n	8000450 <comHandler+0x38>
 800043e:	dc1f      	bgt.n	8000480 <comHandler+0x68>
 8000440:	2b70      	cmp	r3, #112	; 0x70
 8000442:	d011      	beq.n	8000468 <comHandler+0x50>
 8000444:	dc1c      	bgt.n	8000480 <comHandler+0x68>
 8000446:	2b63      	cmp	r3, #99	; 0x63
 8000448:	d008      	beq.n	800045c <comHandler+0x44>
 800044a:	2b6b      	cmp	r3, #107	; 0x6b
 800044c:	d012      	beq.n	8000474 <comHandler+0x5c>
 800044e:	e017      	b.n	8000480 <comHandler+0x68>
			{
			case 's': ;
				//___Start testu___//
				flags.instructions.startRequest = 1;
 8000450:	4bc8      	ldr	r3, [pc, #800]	; (8000774 <comHandler+0x35c>)
 8000452:	7b1a      	ldrb	r2, [r3, #12]
 8000454:	2101      	movs	r1, #1
 8000456:	430a      	orrs	r2, r1
 8000458:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Start\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 800045a:	e017      	b.n	800048c <comHandler+0x74>

			case'c': ;
				//___Ukončení___//
				flags.instructions.stopRequest = 1;
 800045c:	4bc5      	ldr	r3, [pc, #788]	; (8000774 <comHandler+0x35c>)
 800045e:	7b1a      	ldrb	r2, [r3, #12]
 8000460:	2102      	movs	r1, #2
 8000462:	430a      	orrs	r2, r1
 8000464:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Ukonceni\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 8000466:	e011      	b.n	800048c <comHandler+0x74>

			case'p': ;
				//___Pauza___//
				flags.instructions.pauseRequest = 1;
 8000468:	4bc2      	ldr	r3, [pc, #776]	; (8000774 <comHandler+0x35c>)
 800046a:	7b1a      	ldrb	r2, [r3, #12]
 800046c:	2104      	movs	r1, #4
 800046e:	430a      	orrs	r2, r1
 8000470:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Pauza\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 8000472:	e00b      	b.n	800048c <comHandler+0x74>

			case'k': ;
				//___Kalibrace___//
				flags.instructions.calibRequest = 1;
 8000474:	4bbf      	ldr	r3, [pc, #764]	; (8000774 <comHandler+0x35c>)
 8000476:	7b1a      	ldrb	r2, [r3, #12]
 8000478:	2108      	movs	r1, #8
 800047a:	430a      	orrs	r2, r1
 800047c:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Kalibrace\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 800047e:	e005      	b.n	800048c <comHandler+0x74>

			default: ;
				//___Neplatný příkaz___//
				flags.instructions.unknownInst = 1;
 8000480:	4bbc      	ldr	r3, [pc, #752]	; (8000774 <comHandler+0x35c>)
 8000482:	7b1a      	ldrb	r2, [r3, #12]
 8000484:	2110      	movs	r1, #16
 8000486:	430a      	orrs	r2, r1
 8000488:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Neplatna instrukce\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 800048a:	46c0      	nop			; (mov r8, r8)
		while(pop(USB_Rx_Buffer, &instruction) != BUFFER_EMPTY)
 800048c:	4bba      	ldr	r3, [pc, #744]	; (8000778 <comHandler+0x360>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	225f      	movs	r2, #95	; 0x5f
 8000492:	2120      	movs	r1, #32
 8000494:	468c      	mov	ip, r1
 8000496:	44bc      	add	ip, r7
 8000498:	4462      	add	r2, ip
 800049a:	0011      	movs	r1, r2
 800049c:	0018      	movs	r0, r3
 800049e:	f001 f992 	bl	80017c6 <pop>
 80004a2:	0003      	movs	r3, r0
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d1c2      	bne.n	800042e <comHandler+0x16>
			}
		}
		flags.data_received = 0;
 80004a8:	4bb2      	ldr	r3, [pc, #712]	; (8000774 <comHandler+0x35c>)
 80004aa:	7a1a      	ldrb	r2, [r3, #8]
 80004ac:	2101      	movs	r1, #1
 80004ae:	438a      	bics	r2, r1
 80004b0:	721a      	strb	r2, [r3, #8]
	}

	if(flags.testProgress)
 80004b2:	4bb0      	ldr	r3, [pc, #704]	; (8000774 <comHandler+0x35c>)
 80004b4:	7e1b      	ldrb	r3, [r3, #24]
 80004b6:	2202      	movs	r2, #2
 80004b8:	4013      	ands	r3, r2
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d067      	beq.n	8000590 <comHandler+0x178>
	{
		char testPhaseChr;
		switch(currentPhase())
 80004c0:	f001 fccc 	bl	8001e5c <currentPhase>
 80004c4:	0003      	movs	r3, r0
 80004c6:	2b06      	cmp	r3, #6
 80004c8:	d834      	bhi.n	8000534 <comHandler+0x11c>
 80004ca:	009a      	lsls	r2, r3, #2
 80004cc:	4bab      	ldr	r3, [pc, #684]	; (800077c <comHandler+0x364>)
 80004ce:	18d3      	adds	r3, r2, r3
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	469f      	mov	pc, r3
		{
		case START:
			testPhaseChr = 's';
 80004d4:	236f      	movs	r3, #111	; 0x6f
 80004d6:	2220      	movs	r2, #32
 80004d8:	4694      	mov	ip, r2
 80004da:	44bc      	add	ip, r7
 80004dc:	4463      	add	r3, ip
 80004de:	2273      	movs	r2, #115	; 0x73
 80004e0:	701a      	strb	r2, [r3, #0]
			break;
 80004e2:	e02f      	b.n	8000544 <comHandler+0x12c>
		case START_DONE:
			testPhaseChr = 's';
 80004e4:	236f      	movs	r3, #111	; 0x6f
 80004e6:	2220      	movs	r2, #32
 80004e8:	4694      	mov	ip, r2
 80004ea:	44bc      	add	ip, r7
 80004ec:	4463      	add	r3, ip
 80004ee:	2273      	movs	r2, #115	; 0x73
 80004f0:	701a      	strb	r2, [r3, #0]
			break;
 80004f2:	e027      	b.n	8000544 <comHandler+0x12c>
		case MAIN_TEST:
			testPhaseChr = 'm';
 80004f4:	236f      	movs	r3, #111	; 0x6f
 80004f6:	2220      	movs	r2, #32
 80004f8:	4694      	mov	ip, r2
 80004fa:	44bc      	add	ip, r7
 80004fc:	4463      	add	r3, ip
 80004fe:	226d      	movs	r2, #109	; 0x6d
 8000500:	701a      	strb	r2, [r3, #0]
			break;
 8000502:	e01f      	b.n	8000544 <comHandler+0x12c>
		case MAIN_TEST_DONE:
			testPhaseChr = 'm';
 8000504:	236f      	movs	r3, #111	; 0x6f
 8000506:	2220      	movs	r2, #32
 8000508:	4694      	mov	ip, r2
 800050a:	44bc      	add	ip, r7
 800050c:	4463      	add	r3, ip
 800050e:	226d      	movs	r2, #109	; 0x6d
 8000510:	701a      	strb	r2, [r3, #0]
			break;
 8000512:	e017      	b.n	8000544 <comHandler+0x12c>
		case BATTERY_TEST:
			testPhaseChr = 'b';
 8000514:	236f      	movs	r3, #111	; 0x6f
 8000516:	2220      	movs	r2, #32
 8000518:	4694      	mov	ip, r2
 800051a:	44bc      	add	ip, r7
 800051c:	4463      	add	r3, ip
 800051e:	2262      	movs	r2, #98	; 0x62
 8000520:	701a      	strb	r2, [r3, #0]
			break;
 8000522:	e00f      	b.n	8000544 <comHandler+0x12c>
		case BATTERY_TEST_DONE:
			testPhaseChr = 'M';
 8000524:	236f      	movs	r3, #111	; 0x6f
 8000526:	2220      	movs	r2, #32
 8000528:	4694      	mov	ip, r2
 800052a:	44bc      	add	ip, r7
 800052c:	4463      	add	r3, ip
 800052e:	224d      	movs	r2, #77	; 0x4d
 8000530:	701a      	strb	r2, [r3, #0]
			break;
 8000532:	e007      	b.n	8000544 <comHandler+0x12c>
		default:
			testPhaseChr = 'e';
 8000534:	236f      	movs	r3, #111	; 0x6f
 8000536:	2220      	movs	r2, #32
 8000538:	4694      	mov	ip, r2
 800053a:	44bc      	add	ip, r7
 800053c:	4463      	add	r3, ip
 800053e:	2265      	movs	r2, #101	; 0x65
 8000540:	701a      	strb	r2, [r3, #0]
			break;
 8000542:	46c0      	nop			; (mov r8, r8)
		}
		char txt[30];
		sprintf(txt, "Test progress #%c\n", testPhaseChr);
 8000544:	236f      	movs	r3, #111	; 0x6f
 8000546:	2220      	movs	r2, #32
 8000548:	4694      	mov	ip, r2
 800054a:	44bc      	add	ip, r7
 800054c:	4463      	add	r3, ip
 800054e:	781a      	ldrb	r2, [r3, #0]
 8000550:	498b      	ldr	r1, [pc, #556]	; (8000780 <comHandler+0x368>)
 8000552:	2340      	movs	r3, #64	; 0x40
 8000554:	001c      	movs	r4, r3
 8000556:	2020      	movs	r0, #32
 8000558:	4684      	mov	ip, r0
 800055a:	44bc      	add	ip, r7
 800055c:	4463      	add	r3, ip
 800055e:	0018      	movs	r0, r3
 8000560:	f00c fa4e 	bl	800ca00 <siprintf>
		pushStr(USB_Tx_Buffer, txt, strlen(txt));
 8000564:	4b87      	ldr	r3, [pc, #540]	; (8000784 <comHandler+0x36c>)
 8000566:	681e      	ldr	r6, [r3, #0]
 8000568:	0023      	movs	r3, r4
 800056a:	001c      	movs	r4, r3
 800056c:	2220      	movs	r2, #32
 800056e:	4694      	mov	ip, r2
 8000570:	44bc      	add	ip, r7
 8000572:	4463      	add	r3, ip
 8000574:	0018      	movs	r0, r3
 8000576:	f7ff fdc7 	bl	8000108 <strlen>
 800057a:	0003      	movs	r3, r0
 800057c:	001a      	movs	r2, r3
 800057e:	0023      	movs	r3, r4
 8000580:	2120      	movs	r1, #32
 8000582:	468c      	mov	ip, r1
 8000584:	44bc      	add	ip, r7
 8000586:	4463      	add	r3, ip
 8000588:	0019      	movs	r1, r3
 800058a:	0030      	movs	r0, r6
 800058c:	f001 f8f3 	bl	8001776 <pushStr>
	}

	if(flags.meas.measComplete)
 8000590:	4b78      	ldr	r3, [pc, #480]	; (8000774 <comHandler+0x35c>)
 8000592:	7d1b      	ldrb	r3, [r3, #20]
 8000594:	2202      	movs	r2, #2
 8000596:	4013      	ands	r3, r2
 8000598:	b2db      	uxtb	r3, r3
 800059a:	2b00      	cmp	r3, #0
 800059c:	d05d      	beq.n	800065a <comHandler+0x242>
	{
		char txt[10];
		sprintf(txt, "#%d\n", testNum);
 800059e:	4b7a      	ldr	r3, [pc, #488]	; (8000788 <comHandler+0x370>)
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	497a      	ldr	r1, [pc, #488]	; (800078c <comHandler+0x374>)
 80005a4:	2334      	movs	r3, #52	; 0x34
 80005a6:	001c      	movs	r4, r3
 80005a8:	2020      	movs	r0, #32
 80005aa:	4684      	mov	ip, r0
 80005ac:	44bc      	add	ip, r7
 80005ae:	4463      	add	r3, ip
 80005b0:	0018      	movs	r0, r3
 80005b2:	f00c fa25 	bl	800ca00 <siprintf>
		pushStr(USB_Tx_Buffer, txt, strlen(txt));
 80005b6:	4b73      	ldr	r3, [pc, #460]	; (8000784 <comHandler+0x36c>)
 80005b8:	681e      	ldr	r6, [r3, #0]
 80005ba:	0023      	movs	r3, r4
 80005bc:	001c      	movs	r4, r3
 80005be:	2220      	movs	r2, #32
 80005c0:	4694      	mov	ip, r2
 80005c2:	44bc      	add	ip, r7
 80005c4:	4463      	add	r3, ip
 80005c6:	0018      	movs	r0, r3
 80005c8:	f7ff fd9e 	bl	8000108 <strlen>
 80005cc:	0003      	movs	r3, r0
 80005ce:	001a      	movs	r2, r3
 80005d0:	0023      	movs	r3, r4
 80005d2:	2120      	movs	r1, #32
 80005d4:	468c      	mov	ip, r1
 80005d6:	44bc      	add	ip, r7
 80005d8:	4463      	add	r3, ip
 80005da:	0019      	movs	r1, r3
 80005dc:	0030      	movs	r0, r6
 80005de:	f001 f8ca 	bl	8001776 <pushStr>

		uint8_t measResult[32];
		for(int i = 0; i < 16; i++)
 80005e2:	2300      	movs	r3, #0
 80005e4:	2290      	movs	r2, #144	; 0x90
 80005e6:	18ba      	adds	r2, r7, r2
 80005e8:	6013      	str	r3, [r2, #0]
 80005ea:	e024      	b.n	8000636 <comHandler+0x21e>
		{
			measResult[2*i] = ADC_Results[i] & 0x00FF;
 80005ec:	4b68      	ldr	r3, [pc, #416]	; (8000790 <comHandler+0x378>)
 80005ee:	2290      	movs	r2, #144	; 0x90
 80005f0:	18ba      	adds	r2, r7, r2
 80005f2:	6812      	ldr	r2, [r2, #0]
 80005f4:	0092      	lsls	r2, r2, #2
 80005f6:	58d2      	ldr	r2, [r2, r3]
 80005f8:	2390      	movs	r3, #144	; 0x90
 80005fa:	18fb      	adds	r3, r7, r3
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	b2d1      	uxtb	r1, r2
 8000602:	2224      	movs	r2, #36	; 0x24
 8000604:	18ba      	adds	r2, r7, r2
 8000606:	54d1      	strb	r1, [r2, r3]
			measResult[2*i + 1] = (ADC_Results[i] & 0xFF00) >> 8;
 8000608:	4b61      	ldr	r3, [pc, #388]	; (8000790 <comHandler+0x378>)
 800060a:	2290      	movs	r2, #144	; 0x90
 800060c:	18ba      	adds	r2, r7, r2
 800060e:	6812      	ldr	r2, [r2, #0]
 8000610:	0092      	lsls	r2, r2, #2
 8000612:	58d3      	ldr	r3, [r2, r3]
 8000614:	0a1a      	lsrs	r2, r3, #8
 8000616:	2390      	movs	r3, #144	; 0x90
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	3301      	adds	r3, #1
 8000620:	b2d1      	uxtb	r1, r2
 8000622:	2224      	movs	r2, #36	; 0x24
 8000624:	18ba      	adds	r2, r7, r2
 8000626:	54d1      	strb	r1, [r2, r3]
		for(int i = 0; i < 16; i++)
 8000628:	2390      	movs	r3, #144	; 0x90
 800062a:	18fb      	adds	r3, r7, r3
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	3301      	adds	r3, #1
 8000630:	2290      	movs	r2, #144	; 0x90
 8000632:	18ba      	adds	r2, r7, r2
 8000634:	6013      	str	r3, [r2, #0]
 8000636:	2390      	movs	r3, #144	; 0x90
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b0f      	cmp	r3, #15
 800063e:	ddd5      	ble.n	80005ec <comHandler+0x1d4>
		}
		pushStr(USB_Tx_Buffer, measResult, 32);
 8000640:	4b50      	ldr	r3, [pc, #320]	; (8000784 <comHandler+0x36c>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2224      	movs	r2, #36	; 0x24
 8000646:	18b9      	adds	r1, r7, r2
 8000648:	2220      	movs	r2, #32
 800064a:	0018      	movs	r0, r3
 800064c:	f001 f893 	bl	8001776 <pushStr>

		testNum++;
 8000650:	4b4d      	ldr	r3, [pc, #308]	; (8000788 <comHandler+0x370>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	1c5a      	adds	r2, r3, #1
 8000656:	4b4c      	ldr	r3, [pc, #304]	; (8000788 <comHandler+0x370>)
 8000658:	601a      	str	r2, [r3, #0]
	}

	//___Odesílání dat___//
	//_Ošetření plného bufferu_//
	if(USB_Tx_Buffer->status == BUFFER_FULL)
 800065a:	4b4a      	ldr	r3, [pc, #296]	; (8000784 <comHandler+0x36c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	7d1b      	ldrb	r3, [r3, #20]
 8000660:	2b02      	cmp	r3, #2
 8000662:	d117      	bne.n	8000694 <comHandler+0x27c>
	{
		char msg[] = {"Buffer full\n"};
 8000664:	2124      	movs	r1, #36	; 0x24
 8000666:	2320      	movs	r3, #32
 8000668:	18fb      	adds	r3, r7, r3
 800066a:	185b      	adds	r3, r3, r1
 800066c:	4a49      	ldr	r2, [pc, #292]	; (8000794 <comHandler+0x37c>)
 800066e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000670:	c331      	stmia	r3!, {r0, r4, r5}
 8000672:	7812      	ldrb	r2, [r2, #0]
 8000674:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(msg, strlen(msg));
 8000676:	000e      	movs	r6, r1
 8000678:	2320      	movs	r3, #32
 800067a:	18fb      	adds	r3, r7, r3
 800067c:	185b      	adds	r3, r3, r1
 800067e:	0018      	movs	r0, r3
 8000680:	f7ff fd42 	bl	8000108 <strlen>
 8000684:	0002      	movs	r2, r0
 8000686:	2320      	movs	r3, #32
 8000688:	18fb      	adds	r3, r7, r3
 800068a:	199b      	adds	r3, r3, r6
 800068c:	0011      	movs	r1, r2
 800068e:	0018      	movs	r0, r3
 8000690:	f00b fbfa 	bl	800be88 <CDC_Transmit_FS>
	}
	//_Samotné odesílání_//
	if(USB_Tx_Buffer->filled)
 8000694:	4b3b      	ldr	r3, [pc, #236]	; (8000784 <comHandler+0x36c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d066      	beq.n	800076c <comHandler+0x354>
	{
 800069e:	466b      	mov	r3, sp
 80006a0:	001e      	movs	r6, r3
		int size = USB_Tx_Buffer->filled;
 80006a2:	4b38      	ldr	r3, [pc, #224]	; (8000784 <comHandler+0x36c>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	2288      	movs	r2, #136	; 0x88
 80006aa:	18ba      	adds	r2, r7, r2
 80006ac:	6013      	str	r3, [r2, #0]
		char tmpStr[size];
 80006ae:	2388      	movs	r3, #136	; 0x88
 80006b0:	18fb      	adds	r3, r7, r3
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	1e5a      	subs	r2, r3, #1
 80006b6:	2184      	movs	r1, #132	; 0x84
 80006b8:	1879      	adds	r1, r7, r1
 80006ba:	600a      	str	r2, [r1, #0]
 80006bc:	001a      	movs	r2, r3
 80006be:	60ba      	str	r2, [r7, #8]
 80006c0:	2200      	movs	r2, #0
 80006c2:	60fa      	str	r2, [r7, #12]
 80006c4:	68b8      	ldr	r0, [r7, #8]
 80006c6:	68f9      	ldr	r1, [r7, #12]
 80006c8:	0002      	movs	r2, r0
 80006ca:	0f52      	lsrs	r2, r2, #29
 80006cc:	000c      	movs	r4, r1
 80006ce:	00e4      	lsls	r4, r4, #3
 80006d0:	61fc      	str	r4, [r7, #28]
 80006d2:	69fc      	ldr	r4, [r7, #28]
 80006d4:	4314      	orrs	r4, r2
 80006d6:	61fc      	str	r4, [r7, #28]
 80006d8:	0002      	movs	r2, r0
 80006da:	00d2      	lsls	r2, r2, #3
 80006dc:	61ba      	str	r2, [r7, #24]
 80006de:	001a      	movs	r2, r3
 80006e0:	603a      	str	r2, [r7, #0]
 80006e2:	2200      	movs	r2, #0
 80006e4:	607a      	str	r2, [r7, #4]
 80006e6:	6838      	ldr	r0, [r7, #0]
 80006e8:	6879      	ldr	r1, [r7, #4]
 80006ea:	0002      	movs	r2, r0
 80006ec:	0f52      	lsrs	r2, r2, #29
 80006ee:	000c      	movs	r4, r1
 80006f0:	00e4      	lsls	r4, r4, #3
 80006f2:	617c      	str	r4, [r7, #20]
 80006f4:	697c      	ldr	r4, [r7, #20]
 80006f6:	4314      	orrs	r4, r2
 80006f8:	617c      	str	r4, [r7, #20]
 80006fa:	0002      	movs	r2, r0
 80006fc:	00d2      	lsls	r2, r2, #3
 80006fe:	613a      	str	r2, [r7, #16]
 8000700:	3307      	adds	r3, #7
 8000702:	08db      	lsrs	r3, r3, #3
 8000704:	00db      	lsls	r3, r3, #3
 8000706:	466a      	mov	r2, sp
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	469d      	mov	sp, r3
 800070c:	466b      	mov	r3, sp
 800070e:	3300      	adds	r3, #0
 8000710:	2280      	movs	r2, #128	; 0x80
 8000712:	18ba      	adds	r2, r7, r2
 8000714:	6013      	str	r3, [r2, #0]
		for(int i = 0; i < size; i++)
 8000716:	2300      	movs	r3, #0
 8000718:	2294      	movs	r2, #148	; 0x94
 800071a:	18ba      	adds	r2, r7, r2
 800071c:	6013      	str	r3, [r2, #0]
 800071e:	e012      	b.n	8000746 <comHandler+0x32e>
		{
			pop(USB_Tx_Buffer, &tmpStr[i]);
 8000720:	4b18      	ldr	r3, [pc, #96]	; (8000784 <comHandler+0x36c>)
 8000722:	6818      	ldr	r0, [r3, #0]
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	2394      	movs	r3, #148	; 0x94
 800072c:	18fb      	adds	r3, r7, r3
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	18d3      	adds	r3, r2, r3
 8000732:	0019      	movs	r1, r3
 8000734:	f001 f847 	bl	80017c6 <pop>
		for(int i = 0; i < size; i++)
 8000738:	2394      	movs	r3, #148	; 0x94
 800073a:	18fb      	adds	r3, r7, r3
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	3301      	adds	r3, #1
 8000740:	2294      	movs	r2, #148	; 0x94
 8000742:	18ba      	adds	r2, r7, r2
 8000744:	6013      	str	r3, [r2, #0]
 8000746:	2394      	movs	r3, #148	; 0x94
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	2388      	movs	r3, #136	; 0x88
 800074e:	18fb      	adds	r3, r7, r3
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	429a      	cmp	r2, r3
 8000754:	dbe4      	blt.n	8000720 <comHandler+0x308>
		}
		CDC_Transmit_FS(tmpStr, size);
 8000756:	2380      	movs	r3, #128	; 0x80
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2288      	movs	r2, #136	; 0x88
 800075e:	18ba      	adds	r2, r7, r2
 8000760:	6812      	ldr	r2, [r2, #0]
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f00b fb8f 	bl	800be88 <CDC_Transmit_FS>
 800076a:	46b5      	mov	sp, r6
	}

}
 800076c:	46c0      	nop			; (mov r8, r8)
 800076e:	46bd      	mov	sp, r7
 8000770:	b027      	add	sp, #156	; 0x9c
 8000772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000774:	20000620 	.word	0x20000620
 8000778:	2000116c 	.word	0x2000116c
 800077c:	0800d1ac 	.word	0x0800d1ac
 8000780:	0800d0f0 	.word	0x0800d0f0
 8000784:	20000490 	.word	0x20000490
 8000788:	20000260 	.word	0x20000260
 800078c:	0800d104 	.word	0x0800d104
 8000790:	200001fc 	.word	0x200001fc
 8000794:	0800d10c 	.word	0x0800d10c

08000798 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//_____Buttons interrupt callback_____//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	0002      	movs	r2, r0
 80007a0:	1dbb      	adds	r3, r7, #6
 80007a2:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == BUTTON_0_Pin)
 80007a4:	1dbb      	adds	r3, r7, #6
 80007a6:	881a      	ldrh	r2, [r3, #0]
 80007a8:	2380      	movs	r3, #128	; 0x80
 80007aa:	009b      	lsls	r3, r3, #2
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d104      	bne.n	80007ba <HAL_GPIO_EXTI_Callback+0x22>
	{
		flags.buttons.butt0_int = 1;
 80007b0:	4b09      	ldr	r3, [pc, #36]	; (80007d8 <HAL_GPIO_EXTI_Callback+0x40>)
 80007b2:	791a      	ldrb	r2, [r3, #4]
 80007b4:	2101      	movs	r1, #1
 80007b6:	430a      	orrs	r2, r1
 80007b8:	711a      	strb	r2, [r3, #4]
	}
	if(GPIO_Pin == BUTTON_1_Pin)
 80007ba:	1dbb      	adds	r3, r7, #6
 80007bc:	881a      	ldrh	r2, [r3, #0]
 80007be:	2380      	movs	r3, #128	; 0x80
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d104      	bne.n	80007d0 <HAL_GPIO_EXTI_Callback+0x38>
	{
		flags.buttons.butt1_int = 1;
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <HAL_GPIO_EXTI_Callback+0x40>)
 80007c8:	791a      	ldrb	r2, [r3, #4]
 80007ca:	2104      	movs	r1, #4
 80007cc:	430a      	orrs	r2, r1
 80007ce:	711a      	strb	r2, [r3, #4]
	}
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b002      	add	sp, #8
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000620 	.word	0x20000620

080007dc <HAL_TIM_PeriodElapsedCallback>:

//_____Timer interrupt callback_____//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
	if(htim == &htim14)	//Timer 14 -> každých 10 ms
 80007e4:	687a      	ldr	r2, [r7, #4]
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d104      	bne.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		flags.time.ten_ms = 1;
 80007ec:	4b05      	ldr	r3, [pc, #20]	; (8000804 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	2101      	movs	r1, #1
 80007f2:	430a      	orrs	r2, r1
 80007f4:	701a      	strb	r2, [r3, #0]
	}
}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b002      	add	sp, #8
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	200005d8 	.word	0x200005d8
 8000804:	20000620 	.word	0x20000620

08000808 <HAL_ADC_ConvCpltCallback>:

//_____ADC data ready callback_____//
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	flags.meas.measDataReady = 1;
 8000810:	4b04      	ldr	r3, [pc, #16]	; (8000824 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000812:	7d1a      	ldrb	r2, [r3, #20]
 8000814:	2104      	movs	r1, #4
 8000816:	430a      	orrs	r2, r1
 8000818:	751a      	strb	r2, [r3, #20]
}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b002      	add	sp, #8
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	20000620 	.word	0x20000620

08000828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082c:	f001 fdb4 	bl	8002398 <HAL_Init>

  /* USER CODE BEGIN Init */

  //__Buffery___//
  dispBuffer = createBuffer(100);
 8000830:	2064      	movs	r0, #100	; 0x64
 8000832:	f000 ff34 	bl	800169e <createBuffer>
 8000836:	0002      	movs	r2, r0
 8000838:	4b2c      	ldr	r3, [pc, #176]	; (80008ec <main+0xc4>)
 800083a:	601a      	str	r2, [r3, #0]
  regBuffer = createBuffer(100);
 800083c:	2064      	movs	r0, #100	; 0x64
 800083e:	f000 ff2e 	bl	800169e <createBuffer>
 8000842:	0002      	movs	r2, r0
 8000844:	4b2a      	ldr	r3, [pc, #168]	; (80008f0 <main+0xc8>)
 8000846:	601a      	str	r2, [r3, #0]
  USB_Rx_Buffer = createBuffer(500);
 8000848:	23fa      	movs	r3, #250	; 0xfa
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	0018      	movs	r0, r3
 800084e:	f000 ff26 	bl	800169e <createBuffer>
 8000852:	0002      	movs	r2, r0
 8000854:	4b27      	ldr	r3, [pc, #156]	; (80008f4 <main+0xcc>)
 8000856:	601a      	str	r2, [r3, #0]
  USB_Tx_Buffer = createBuffer(500);
 8000858:	23fa      	movs	r3, #250	; 0xfa
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	0018      	movs	r0, r3
 800085e:	f000 ff1e 	bl	800169e <createBuffer>
 8000862:	0002      	movs	r2, r0
 8000864:	4b24      	ldr	r3, [pc, #144]	; (80008f8 <main+0xd0>)
 8000866:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000868:	f000 f84e 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086c:	f000 fab6 	bl	8000ddc <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000870:	f00b fa60 	bl	800bd34 <MX_USB_DEVICE_Init>
  MX_DMA_Init();
 8000874:	f000 fa94 	bl	8000da0 <MX_DMA_Init>
  MX_ADC_Init();
 8000878:	f000 f8b2 	bl	80009e0 <MX_ADC_Init>
  MX_SPI1_Init();
 800087c:	f000 f9ce 	bl	8000c1c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000880:	f000 fa5e 	bl	8000d40 <MX_USART3_UART_Init>
  MX_TIM14_Init();
 8000884:	f000 fa10 	bl	8000ca8 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  //___Inicializace displeje___//
  //dispInit();
  //writeChar('a', 1, 5);

  LOAD_MIN_OFF;
 8000888:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <main+0xd4>)
 800088a:	2200      	movs	r2, #0
 800088c:	2180      	movs	r1, #128	; 0x80
 800088e:	0018      	movs	r0, r3
 8000890:	f002 fe7b 	bl	800358a <HAL_GPIO_WritePin>
  LOAD_MAX_OFF;
 8000894:	4b19      	ldr	r3, [pc, #100]	; (80008fc <main+0xd4>)
 8000896:	2200      	movs	r2, #0
 8000898:	2140      	movs	r1, #64	; 0x40
 800089a:	0018      	movs	r0, r3
 800089c:	f002 fe75 	bl	800358a <HAL_GPIO_WritePin>

  if(regInit() != REG_OK)	//inicializace shift registrů
 80008a0:	f001 f808 	bl	80018b4 <regInit>
 80008a4:	1e03      	subs	r3, r0, #0
 80008a6:	d004      	beq.n	80008b2 <main+0x8a>
  {
	  flags.conErr = 1;
 80008a8:	4b15      	ldr	r3, [pc, #84]	; (8000900 <main+0xd8>)
 80008aa:	7e1a      	ldrb	r2, [r3, #24]
 80008ac:	2104      	movs	r1, #4
 80008ae:	430a      	orrs	r2, r1
 80008b0:	761a      	strb	r2, [r3, #24]
	  //Odešli zprávu do PC
  }

  // Start timer
  HAL_TIM_Base_Start_IT(&htim14);
 80008b2:	4b14      	ldr	r3, [pc, #80]	; (8000904 <main+0xdc>)
 80008b4:	0018      	movs	r0, r3
 80008b6:	f006 f8d7 	bl	8006a68 <HAL_TIM_Base_Start_IT>

  flags.ui.longBeep = 1;
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <main+0xd8>)
 80008bc:	7c1a      	ldrb	r2, [r3, #16]
 80008be:	2102      	movs	r1, #2
 80008c0:	430a      	orrs	r2, r1
 80008c2:	741a      	strb	r2, [r3, #16]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(flags.time.ten_ms)	// 10 ms
 80008c4:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <main+0xd8>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2201      	movs	r2, #1
 80008ca:	4013      	ands	r3, r2
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d0f8      	beq.n	80008c4 <main+0x9c>
	  {
		  clkHandler();
 80008d2:	f000 fb6f 	bl	8000fb4 <clkHandler>
		  buttonDebounce();
 80008d6:	f000 fbeb 	bl	80010b0 <buttonDebounce>
		  comHandler();
 80008da:	f7ff fd9d 	bl	8000418 <comHandler>
		  UI_Handler();
 80008de:	f000 fc67 	bl	80011b0 <UI_Handler>
		  testHandler();
 80008e2:	f001 fac5 	bl	8001e70 <testHandler>
		  measHandler();
 80008e6:	f000 fd9f 	bl	8001428 <measHandler>
	  if(flags.time.ten_ms)	// 10 ms
 80008ea:	e7eb      	b.n	80008c4 <main+0x9c>
 80008ec:	20000494 	.word	0x20000494
 80008f0:	200006c8 	.word	0x200006c8
 80008f4:	2000116c 	.word	0x2000116c
 80008f8:	20000490 	.word	0x20000490
 80008fc:	48000800 	.word	0x48000800
 8000900:	20000620 	.word	0x20000620
 8000904:	200005d8 	.word	0x200005d8

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b099      	sub	sp, #100	; 0x64
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	242c      	movs	r4, #44	; 0x2c
 8000910:	193b      	adds	r3, r7, r4
 8000912:	0018      	movs	r0, r3
 8000914:	2334      	movs	r3, #52	; 0x34
 8000916:	001a      	movs	r2, r3
 8000918:	2100      	movs	r1, #0
 800091a:	f00b ffaf 	bl	800c87c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091e:	231c      	movs	r3, #28
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	0018      	movs	r0, r3
 8000924:	2310      	movs	r3, #16
 8000926:	001a      	movs	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	f00b ffa7 	bl	800c87c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800092e:	003b      	movs	r3, r7
 8000930:	0018      	movs	r0, r3
 8000932:	231c      	movs	r3, #28
 8000934:	001a      	movs	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	f00b ffa0 	bl	800c87c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 800093c:	0021      	movs	r1, r4
 800093e:	187b      	adds	r3, r7, r1
 8000940:	2232      	movs	r2, #50	; 0x32
 8000942:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2201      	movs	r2, #1
 8000948:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2201      	movs	r2, #1
 800094e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2201      	movs	r2, #1
 8000954:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2210      	movs	r2, #16
 800095a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2210      	movs	r2, #16
 8000960:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2202      	movs	r2, #2
 8000966:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2280      	movs	r2, #128	; 0x80
 800096c:	0212      	lsls	r2, r2, #8
 800096e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000970:	187b      	adds	r3, r7, r1
 8000972:	2280      	movs	r2, #128	; 0x80
 8000974:	0352      	lsls	r2, r2, #13
 8000976:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2200      	movs	r2, #0
 800097c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800097e:	187b      	adds	r3, r7, r1
 8000980:	0018      	movs	r0, r3
 8000982:	f004 fcc9 	bl	8005318 <HAL_RCC_OscConfig>
 8000986:	1e03      	subs	r3, r0, #0
 8000988:	d001      	beq.n	800098e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800098a:	f000 fe83 	bl	8001694 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098e:	211c      	movs	r1, #28
 8000990:	187b      	adds	r3, r7, r1
 8000992:	2207      	movs	r2, #7
 8000994:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2202      	movs	r2, #2
 800099a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2101      	movs	r1, #1
 80009ac:	0018      	movs	r0, r3
 80009ae:	f005 f839 	bl	8005a24 <HAL_RCC_ClockConfig>
 80009b2:	1e03      	subs	r3, r0, #0
 80009b4:	d001      	beq.n	80009ba <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80009b6:	f000 fe6d 	bl	8001694 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80009ba:	003b      	movs	r3, r7
 80009bc:	2280      	movs	r2, #128	; 0x80
 80009be:	0292      	lsls	r2, r2, #10
 80009c0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80009c2:	003b      	movs	r3, r7
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009c8:	003b      	movs	r3, r7
 80009ca:	0018      	movs	r0, r3
 80009cc:	f005 f9a6 	bl	8005d1c <HAL_RCCEx_PeriphCLKConfig>
 80009d0:	1e03      	subs	r3, r0, #0
 80009d2:	d001      	beq.n	80009d8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80009d4:	f000 fe5e 	bl	8001694 <Error_Handler>
  }
}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b019      	add	sp, #100	; 0x64
 80009de:	bd90      	pop	{r4, r7, pc}

080009e0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	0018      	movs	r0, r3
 80009ea:	230c      	movs	r3, #12
 80009ec:	001a      	movs	r2, r3
 80009ee:	2100      	movs	r1, #0
 80009f0:	f00b ff44 	bl	800c87c <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80009f4:	4b87      	ldr	r3, [pc, #540]	; (8000c14 <MX_ADC_Init+0x234>)
 80009f6:	4a88      	ldr	r2, [pc, #544]	; (8000c18 <MX_ADC_Init+0x238>)
 80009f8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009fa:	4b86      	ldr	r3, [pc, #536]	; (8000c14 <MX_ADC_Init+0x234>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000a00:	4b84      	ldr	r3, [pc, #528]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a06:	4b83      	ldr	r3, [pc, #524]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000a0c:	4b81      	ldr	r3, [pc, #516]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a12:	4b80      	ldr	r3, [pc, #512]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a14:	2204      	movs	r2, #4
 8000a16:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000a18:	4b7e      	ldr	r3, [pc, #504]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000a1e:	4b7d      	ldr	r3, [pc, #500]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000a24:	4b7b      	ldr	r3, [pc, #492]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000a2a:	4b7a      	ldr	r3, [pc, #488]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a30:	4b78      	ldr	r3, [pc, #480]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a32:	22c2      	movs	r2, #194	; 0xc2
 8000a34:	32ff      	adds	r2, #255	; 0xff
 8000a36:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a38:	4b76      	ldr	r3, [pc, #472]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000a3e:	4b75      	ldr	r3, [pc, #468]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a40:	2224      	movs	r2, #36	; 0x24
 8000a42:	2100      	movs	r1, #0
 8000a44:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a46:	4b73      	ldr	r3, [pc, #460]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000a4c:	4b71      	ldr	r3, [pc, #452]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f001 fd2a 	bl	80024a8 <HAL_ADC_Init>
 8000a54:	1e03      	subs	r3, r0, #0
 8000a56:	d001      	beq.n	8000a5c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000a58:	f000 fe1c 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a62:	1d3b      	adds	r3, r7, #4
 8000a64:	2280      	movs	r2, #128	; 0x80
 8000a66:	0152      	lsls	r2, r2, #5
 8000a68:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	2280      	movs	r2, #128	; 0x80
 8000a6e:	0552      	lsls	r2, r2, #21
 8000a70:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a72:	1d3a      	adds	r2, r7, #4
 8000a74:	4b67      	ldr	r3, [pc, #412]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a76:	0011      	movs	r1, r2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f001 fee7 	bl	800284c <HAL_ADC_ConfigChannel>
 8000a7e:	1e03      	subs	r3, r0, #0
 8000a80:	d001      	beq.n	8000a86 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000a82:	f000 fe07 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2201      	movs	r2, #1
 8000a8a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a8c:	1d3a      	adds	r2, r7, #4
 8000a8e:	4b61      	ldr	r3, [pc, #388]	; (8000c14 <MX_ADC_Init+0x234>)
 8000a90:	0011      	movs	r1, r2
 8000a92:	0018      	movs	r0, r3
 8000a94:	f001 feda 	bl	800284c <HAL_ADC_ConfigChannel>
 8000a98:	1e03      	subs	r3, r0, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000a9c:	f000 fdfa 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	2202      	movs	r2, #2
 8000aa4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000aa6:	1d3a      	adds	r2, r7, #4
 8000aa8:	4b5a      	ldr	r3, [pc, #360]	; (8000c14 <MX_ADC_Init+0x234>)
 8000aaa:	0011      	movs	r1, r2
 8000aac:	0018      	movs	r0, r3
 8000aae:	f001 fecd 	bl	800284c <HAL_ADC_ConfigChannel>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000ab6:	f000 fded 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	2203      	movs	r2, #3
 8000abe:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ac0:	1d3a      	adds	r2, r7, #4
 8000ac2:	4b54      	ldr	r3, [pc, #336]	; (8000c14 <MX_ADC_Init+0x234>)
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 fec0 	bl	800284c <HAL_ADC_ConfigChannel>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 8000ad0:	f000 fde0 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2204      	movs	r2, #4
 8000ad8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ada:	1d3a      	adds	r2, r7, #4
 8000adc:	4b4d      	ldr	r3, [pc, #308]	; (8000c14 <MX_ADC_Init+0x234>)
 8000ade:	0011      	movs	r1, r2
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f001 feb3 	bl	800284c <HAL_ADC_ConfigChannel>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 8000aea:	f000 fdd3 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2205      	movs	r2, #5
 8000af2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000af4:	1d3a      	adds	r2, r7, #4
 8000af6:	4b47      	ldr	r3, [pc, #284]	; (8000c14 <MX_ADC_Init+0x234>)
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 fea6 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000b04:	f000 fdc6 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2206      	movs	r2, #6
 8000b0c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b0e:	1d3a      	adds	r2, r7, #4
 8000b10:	4b40      	ldr	r3, [pc, #256]	; (8000c14 <MX_ADC_Init+0x234>)
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f001 fe99 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b1a:	1e03      	subs	r3, r0, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000b1e:	f000 fdb9 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2207      	movs	r2, #7
 8000b26:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b28:	1d3a      	adds	r2, r7, #4
 8000b2a:	4b3a      	ldr	r3, [pc, #232]	; (8000c14 <MX_ADC_Init+0x234>)
 8000b2c:	0011      	movs	r1, r2
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f001 fe8c 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 8000b38:	f000 fdac 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2208      	movs	r2, #8
 8000b40:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b42:	1d3a      	adds	r2, r7, #4
 8000b44:	4b33      	ldr	r3, [pc, #204]	; (8000c14 <MX_ADC_Init+0x234>)
 8000b46:	0011      	movs	r1, r2
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f001 fe7f 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b4e:	1e03      	subs	r3, r0, #0
 8000b50:	d001      	beq.n	8000b56 <MX_ADC_Init+0x176>
  {
    Error_Handler();
 8000b52:	f000 fd9f 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	2209      	movs	r2, #9
 8000b5a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b5c:	1d3a      	adds	r2, r7, #4
 8000b5e:	4b2d      	ldr	r3, [pc, #180]	; (8000c14 <MX_ADC_Init+0x234>)
 8000b60:	0011      	movs	r1, r2
 8000b62:	0018      	movs	r0, r3
 8000b64:	f001 fe72 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b68:	1e03      	subs	r3, r0, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_ADC_Init+0x190>
  {
    Error_Handler();
 8000b6c:	f000 fd92 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	220a      	movs	r2, #10
 8000b74:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b76:	1d3a      	adds	r2, r7, #4
 8000b78:	4b26      	ldr	r3, [pc, #152]	; (8000c14 <MX_ADC_Init+0x234>)
 8000b7a:	0011      	movs	r1, r2
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f001 fe65 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b82:	1e03      	subs	r3, r0, #0
 8000b84:	d001      	beq.n	8000b8a <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8000b86:	f000 fd85 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	220b      	movs	r2, #11
 8000b8e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b90:	1d3a      	adds	r2, r7, #4
 8000b92:	4b20      	ldr	r3, [pc, #128]	; (8000c14 <MX_ADC_Init+0x234>)
 8000b94:	0011      	movs	r1, r2
 8000b96:	0018      	movs	r0, r3
 8000b98:	f001 fe58 	bl	800284c <HAL_ADC_ConfigChannel>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 8000ba0:	f000 fd78 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	220c      	movs	r2, #12
 8000ba8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000baa:	1d3a      	adds	r2, r7, #4
 8000bac:	4b19      	ldr	r3, [pc, #100]	; (8000c14 <MX_ADC_Init+0x234>)
 8000bae:	0011      	movs	r1, r2
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f001 fe4b 	bl	800284c <HAL_ADC_ConfigChannel>
 8000bb6:	1e03      	subs	r3, r0, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 8000bba:	f000 fd6b 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	220d      	movs	r2, #13
 8000bc2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000bc4:	1d3a      	adds	r2, r7, #4
 8000bc6:	4b13      	ldr	r3, [pc, #76]	; (8000c14 <MX_ADC_Init+0x234>)
 8000bc8:	0011      	movs	r1, r2
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 fe3e 	bl	800284c <HAL_ADC_ConfigChannel>
 8000bd0:	1e03      	subs	r3, r0, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8000bd4:	f000 fd5e 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	220e      	movs	r2, #14
 8000bdc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000bde:	1d3a      	adds	r2, r7, #4
 8000be0:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <MX_ADC_Init+0x234>)
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 fe31 	bl	800284c <HAL_ADC_ConfigChannel>
 8000bea:	1e03      	subs	r3, r0, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC_Init+0x212>
  {
    Error_Handler();
 8000bee:	f000 fd51 	bl	8001694 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000bf2:	1d3b      	adds	r3, r7, #4
 8000bf4:	220f      	movs	r2, #15
 8000bf6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000bf8:	1d3a      	adds	r2, r7, #4
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <MX_ADC_Init+0x234>)
 8000bfc:	0011      	movs	r1, r2
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f001 fe24 	bl	800284c <HAL_ADC_ConfigChannel>
 8000c04:	1e03      	subs	r3, r0, #0
 8000c06:	d001      	beq.n	8000c0c <MX_ADC_Init+0x22c>
  {
    Error_Handler();
 8000c08:	f000 fd44 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b004      	add	sp, #16
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000680 	.word	0x20000680
 8000c18:	40012400 	.word	0x40012400

08000c1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c20:	4b1e      	ldr	r3, [pc, #120]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c22:	4a1f      	ldr	r2, [pc, #124]	; (8000ca0 <MX_SPI1_Init+0x84>)
 8000c24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c26:	4b1d      	ldr	r3, [pc, #116]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c28:	2282      	movs	r2, #130	; 0x82
 8000c2a:	0052      	lsls	r2, r2, #1
 8000c2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c34:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c36:	22e0      	movs	r2, #224	; 0xe0
 8000c38:	00d2      	lsls	r2, r2, #3
 8000c3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c42:	4b16      	ldr	r3, [pc, #88]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c48:	4b14      	ldr	r3, [pc, #80]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c4a:	2280      	movs	r2, #128	; 0x80
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000c50:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c52:	2238      	movs	r2, #56	; 0x38
 8000c54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c56:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c5c:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c62:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c68:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c74:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c76:	2208      	movs	r2, #8
 8000c78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c7a:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <MX_SPI1_Init+0x80>)
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f005 f94b 	bl	8005f18 <HAL_SPI_Init>
 8000c82:	1e03      	subs	r3, r0, #0
 8000c84:	d001      	beq.n	8000c8a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c86:	f000 fd05 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  DISP_CS_OFF;
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <MX_SPI1_Init+0x88>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2140      	movs	r1, #64	; 0x40
 8000c90:	0018      	movs	r0, r3
 8000c92:	f002 fc7a 	bl	800358a <HAL_GPIO_WritePin>
  /* USER CODE END SPI1_Init 2 */

}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000574 	.word	0x20000574
 8000ca0:	40013000 	.word	0x40013000
 8000ca4:	48000400 	.word	0x48000400

08000ca8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	231c      	movs	r3, #28
 8000cb4:	001a      	movs	r2, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	f00b fde0 	bl	800c87c <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cbe:	4a1e      	ldr	r2, [pc, #120]	; (8000d38 <MX_TIM14_Init+0x90>)
 8000cc0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48-1;
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cc4:	222f      	movs	r2, #47	; 0x2f
 8000cc6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000-1;
 8000cce:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cd0:	4a1a      	ldr	r2, [pc, #104]	; (8000d3c <MX_TIM14_Init+0x94>)
 8000cd2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cd4:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f005 fe70 	bl	80069c8 <HAL_TIM_Base_Init>
 8000ce8:	1e03      	subs	r3, r0, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8000cec:	f000 fcd2 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 8000cf0:	4b10      	ldr	r3, [pc, #64]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f005 ff0a 	bl	8006b0c <HAL_TIM_OC_Init>
 8000cf8:	1e03      	subs	r3, r0, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8000cfc:	f000 fcca 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d0c:	1d3b      	adds	r3, r7, #4
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d18:	1d39      	adds	r1, r7, #4
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_TIM14_Init+0x8c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f006 f862 	bl	8006de8 <HAL_TIM_OC_ConfigChannel>
 8000d24:	1e03      	subs	r3, r0, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000d28:	f000 fcb4 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000d2c:	46c0      	nop			; (mov r8, r8)
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	b008      	add	sp, #32
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200005d8 	.word	0x200005d8
 8000d38:	40002000 	.word	0x40002000
 8000d3c:	0000270f 	.word	0x0000270f

08000d40 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d44:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d46:	4a15      	ldr	r2, [pc, #84]	; (8000d9c <MX_USART3_UART_Init+0x5c>)
 8000d48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000d4a:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d4c:	2296      	movs	r2, #150	; 0x96
 8000d4e:	0212      	lsls	r2, r2, #8
 8000d50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d52:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d58:	4b0f      	ldr	r3, [pc, #60]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d64:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d66:	220c      	movs	r2, #12
 8000d68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d6a:	4b0b      	ldr	r3, [pc, #44]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d70:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d76:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d82:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <MX_USART3_UART_Init+0x58>)
 8000d84:	0018      	movs	r0, r3
 8000d86:	f006 fb33 	bl	80073f0 <HAL_UART_Init>
 8000d8a:	1e03      	subs	r3, r0, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d8e:	f000 fc81 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	200004f0 	.word	0x200004f0
 8000d9c:	40004800 	.word	0x40004800

08000da0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <MX_DMA_Init+0x38>)
 8000da8:	695a      	ldr	r2, [r3, #20]
 8000daa:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <MX_DMA_Init+0x38>)
 8000dac:	2101      	movs	r1, #1
 8000dae:	430a      	orrs	r2, r1
 8000db0:	615a      	str	r2, [r3, #20]
 8000db2:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <MX_DMA_Init+0x38>)
 8000db4:	695b      	ldr	r3, [r3, #20]
 8000db6:	2201      	movs	r2, #1
 8000db8:	4013      	ands	r3, r2
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	2009      	movs	r0, #9
 8000dc4:	f002 f804 	bl	8002dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000dc8:	2009      	movs	r0, #9
 8000dca:	f002 f816 	bl	8002dfa <HAL_NVIC_EnableIRQ>

}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	b002      	add	sp, #8
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	40021000 	.word	0x40021000

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b590      	push	{r4, r7, lr}
 8000dde:	b08b      	sub	sp, #44	; 0x2c
 8000de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	2414      	movs	r4, #20
 8000de4:	193b      	adds	r3, r7, r4
 8000de6:	0018      	movs	r0, r3
 8000de8:	2314      	movs	r3, #20
 8000dea:	001a      	movs	r2, r3
 8000dec:	2100      	movs	r1, #0
 8000dee:	f00b fd45 	bl	800c87c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000df2:	4b6b      	ldr	r3, [pc, #428]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000df4:	695a      	ldr	r2, [r3, #20]
 8000df6:	4b6a      	ldr	r3, [pc, #424]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000df8:	2180      	movs	r1, #128	; 0x80
 8000dfa:	03c9      	lsls	r1, r1, #15
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	615a      	str	r2, [r3, #20]
 8000e00:	4b67      	ldr	r3, [pc, #412]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e02:	695a      	ldr	r2, [r3, #20]
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	03db      	lsls	r3, r3, #15
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0e:	4b64      	ldr	r3, [pc, #400]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e10:	695a      	ldr	r2, [r3, #20]
 8000e12:	4b63      	ldr	r3, [pc, #396]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e14:	2180      	movs	r1, #128	; 0x80
 8000e16:	0309      	lsls	r1, r1, #12
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	615a      	str	r2, [r3, #20]
 8000e1c:	4b60      	ldr	r3, [pc, #384]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e1e:	695a      	ldr	r2, [r3, #20]
 8000e20:	2380      	movs	r3, #128	; 0x80
 8000e22:	031b      	lsls	r3, r3, #12
 8000e24:	4013      	ands	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b5d      	ldr	r3, [pc, #372]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e2c:	695a      	ldr	r2, [r3, #20]
 8000e2e:	4b5c      	ldr	r3, [pc, #368]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e30:	2180      	movs	r1, #128	; 0x80
 8000e32:	0289      	lsls	r1, r1, #10
 8000e34:	430a      	orrs	r2, r1
 8000e36:	615a      	str	r2, [r3, #20]
 8000e38:	4b59      	ldr	r3, [pc, #356]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e3a:	695a      	ldr	r2, [r3, #20]
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	029b      	lsls	r3, r3, #10
 8000e40:	4013      	ands	r3, r2
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e46:	4b56      	ldr	r3, [pc, #344]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e48:	695a      	ldr	r2, [r3, #20]
 8000e4a:	4b55      	ldr	r3, [pc, #340]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e4c:	2180      	movs	r1, #128	; 0x80
 8000e4e:	02c9      	lsls	r1, r1, #11
 8000e50:	430a      	orrs	r2, r1
 8000e52:	615a      	str	r2, [r3, #20]
 8000e54:	4b52      	ldr	r3, [pc, #328]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e56:	695a      	ldr	r2, [r3, #20]
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	02db      	lsls	r3, r3, #11
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e62:	4b4f      	ldr	r3, [pc, #316]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e64:	695a      	ldr	r2, [r3, #20]
 8000e66:	4b4e      	ldr	r3, [pc, #312]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e68:	2180      	movs	r1, #128	; 0x80
 8000e6a:	0349      	lsls	r1, r1, #13
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	615a      	str	r2, [r3, #20]
 8000e70:	4b4b      	ldr	r3, [pc, #300]	; (8000fa0 <MX_GPIO_Init+0x1c4>)
 8000e72:	695a      	ldr	r2, [r3, #20]
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	035b      	lsls	r3, r3, #13
 8000e78:	4013      	ands	r3, r2
 8000e7a:	603b      	str	r3, [r7, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _5V_BAT_OFF_Pin|DEBUG_Pin|SR_CLR_Pin|SR_RCLK_Pin
 8000e7e:	4949      	ldr	r1, [pc, #292]	; (8000fa4 <MX_GPIO_Init+0x1c8>)
 8000e80:	4b49      	ldr	r3, [pc, #292]	; (8000fa8 <MX_GPIO_Init+0x1cc>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	0018      	movs	r0, r3
 8000e86:	f002 fb80 	bl	800358a <HAL_GPIO_WritePin>
                          |SR_OE_Pin|DISP_CS_Pin|DISP_RST_Pin|BACKLIGHT_GREEN_Pin
                          |BACKLIGHT_WHITE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LOAD_MAX_Pin|LOAD_MIN_Pin|EM_HEATER_CTRL_Pin|HEATER_CTRL_Pin
 8000e8a:	239e      	movs	r3, #158	; 0x9e
 8000e8c:	015b      	lsls	r3, r3, #5
 8000e8e:	4847      	ldr	r0, [pc, #284]	; (8000fac <MX_GPIO_Init+0x1d0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	0019      	movs	r1, r3
 8000e94:	f002 fb79 	bl	800358a <HAL_GPIO_WritePin>
                          |BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_RESET);
 8000e98:	2380      	movs	r3, #128	; 0x80
 8000e9a:	0219      	lsls	r1, r3, #8
 8000e9c:	2390      	movs	r3, #144	; 0x90
 8000e9e:	05db      	lsls	r3, r3, #23
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f002 fb71 	bl	800358a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : _5V_BAT_OFF_Pin DEBUG_Pin SR_CLR_Pin SR_RCLK_Pin
                           SR_OE_Pin DISP_CS_Pin DISP_RST_Pin BACKLIGHT_GREEN_Pin
                           BACKLIGHT_WHITE_Pin */
  GPIO_InitStruct.Pin = _5V_BAT_OFF_Pin|DEBUG_Pin|SR_CLR_Pin|SR_RCLK_Pin
 8000ea8:	193b      	adds	r3, r7, r4
 8000eaa:	4a3e      	ldr	r2, [pc, #248]	; (8000fa4 <MX_GPIO_Init+0x1c8>)
 8000eac:	601a      	str	r2, [r3, #0]
                          |SR_OE_Pin|DISP_CS_Pin|DISP_RST_Pin|BACKLIGHT_GREEN_Pin
                          |BACKLIGHT_WHITE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	193b      	adds	r3, r7, r4
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	193b      	adds	r3, r7, r4
 8000ec2:	4a39      	ldr	r2, [pc, #228]	; (8000fa8 <MX_GPIO_Init+0x1cc>)
 8000ec4:	0019      	movs	r1, r3
 8000ec6:	0010      	movs	r0, r2
 8000ec8:	f002 f9ca 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_MAX_Pin LOAD_MIN_Pin EM_HEATER_CTRL_Pin HEATER_CTRL_Pin
                           BUZZER_Pin */
  GPIO_InitStruct.Pin = LOAD_MAX_Pin|LOAD_MIN_Pin|EM_HEATER_CTRL_Pin|HEATER_CTRL_Pin
 8000ecc:	0021      	movs	r1, r4
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	229e      	movs	r2, #158	; 0x9e
 8000ed2:	0152      	lsls	r2, r2, #5
 8000ed4:	601a      	str	r2, [r3, #0]
                          |BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed6:	000c      	movs	r4, r1
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	2201      	movs	r2, #1
 8000edc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	193b      	adds	r3, r7, r4
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	193b      	adds	r3, r7, r4
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	4a2f      	ldr	r2, [pc, #188]	; (8000fac <MX_GPIO_Init+0x1d0>)
 8000eee:	0019      	movs	r1, r3
 8000ef0:	0010      	movs	r0, r2
 8000ef2:	f002 f9b5 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_0_Pin;
 8000ef6:	193b      	adds	r3, r7, r4
 8000ef8:	22c0      	movs	r2, #192	; 0xc0
 8000efa:	0092      	lsls	r2, r2, #2
 8000efc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000efe:	193b      	adds	r3, r7, r4
 8000f00:	2288      	movs	r2, #136	; 0x88
 8000f02:	0352      	lsls	r2, r2, #13
 8000f04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f06:	193b      	adds	r3, r7, r4
 8000f08:	2202      	movs	r2, #2
 8000f0a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0c:	193a      	adds	r2, r7, r4
 8000f0e:	2390      	movs	r3, #144	; 0x90
 8000f10:	05db      	lsls	r3, r3, #23
 8000f12:	0011      	movs	r1, r2
 8000f14:	0018      	movs	r0, r3
 8000f16:	f002 f9a3 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f1a:	193b      	adds	r3, r7, r4
 8000f1c:	2280      	movs	r2, #128	; 0x80
 8000f1e:	00d2      	lsls	r2, r2, #3
 8000f20:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f22:	193b      	adds	r3, r7, r4
 8000f24:	2200      	movs	r2, #0
 8000f26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	193b      	adds	r3, r7, r4
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	193a      	adds	r2, r7, r4
 8000f30:	2390      	movs	r3, #144	; 0x90
 8000f32:	05db      	lsls	r3, r3, #23
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f002 f992 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pin : BACKLIGHT_RED_Pin */
  GPIO_InitStruct.Pin = BACKLIGHT_RED_Pin;
 8000f3c:	0021      	movs	r1, r4
 8000f3e:	187b      	adds	r3, r7, r1
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	0212      	lsls	r2, r2, #8
 8000f44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f46:	000c      	movs	r4, r1
 8000f48:	193b      	adds	r3, r7, r4
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	193b      	adds	r3, r7, r4
 8000f50:	2200      	movs	r2, #0
 8000f52:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	193b      	adds	r3, r7, r4
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BACKLIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 8000f5a:	193a      	adds	r2, r7, r4
 8000f5c:	2390      	movs	r3, #144	; 0x90
 8000f5e:	05db      	lsls	r3, r3, #23
 8000f60:	0011      	movs	r1, r2
 8000f62:	0018      	movs	r0, r3
 8000f64:	f002 f97c 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONNECTION_ERR_Pin */
  GPIO_InitStruct.Pin = CONNECTION_ERR_Pin;
 8000f68:	193b      	adds	r3, r7, r4
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	2200      	movs	r2, #0
 8000f72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	193b      	adds	r3, r7, r4
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CONNECTION_ERR_GPIO_Port, &GPIO_InitStruct);
 8000f7a:	193b      	adds	r3, r7, r4
 8000f7c:	4a0c      	ldr	r2, [pc, #48]	; (8000fb0 <MX_GPIO_Init+0x1d4>)
 8000f7e:	0019      	movs	r1, r3
 8000f80:	0010      	movs	r0, r2
 8000f82:	f002 f96d 	bl	8003260 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	2007      	movs	r0, #7
 8000f8c:	f001 ff20 	bl	8002dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000f90:	2007      	movs	r0, #7
 8000f92:	f001 ff32 	bl	8002dfa <HAL_NVIC_EnableIRQ>

}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	b00b      	add	sp, #44	; 0x2c
 8000f9c:	bd90      	pop	{r4, r7, pc}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	0000f3c4 	.word	0x0000f3c4
 8000fa8:	48000400 	.word	0x48000400
 8000fac:	48000800 	.word	0x48000800
 8000fb0:	48000c00 	.word	0x48000c00

08000fb4 <clkHandler>:

/* USER CODE BEGIN 4 */

void clkHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	flags.time.ten_ms = 0;
 8000fb8:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <clkHandler+0xf4>)
 8000fba:	781a      	ldrb	r2, [r3, #0]
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	438a      	bics	r2, r1
 8000fc0:	701a      	strb	r2, [r3, #0]
	flags.time.sec	= 0;
 8000fc2:	4b39      	ldr	r3, [pc, #228]	; (80010a8 <clkHandler+0xf4>)
 8000fc4:	781a      	ldrb	r2, [r3, #0]
 8000fc6:	2102      	movs	r1, #2
 8000fc8:	438a      	bics	r2, r1
 8000fca:	701a      	strb	r2, [r3, #0]
	flags.time.min	= 0;
 8000fcc:	4b36      	ldr	r3, [pc, #216]	; (80010a8 <clkHandler+0xf4>)
 8000fce:	781a      	ldrb	r2, [r3, #0]
 8000fd0:	2104      	movs	r1, #4
 8000fd2:	438a      	bics	r2, r1
 8000fd4:	701a      	strb	r2, [r3, #0]
	flags.time.hour	= 0;
 8000fd6:	4b34      	ldr	r3, [pc, #208]	; (80010a8 <clkHandler+0xf4>)
 8000fd8:	781a      	ldrb	r2, [r3, #0]
 8000fda:	2108      	movs	r1, #8
 8000fdc:	438a      	bics	r2, r1
 8000fde:	701a      	strb	r2, [r3, #0]
	sysTime[SYSTIME_TEN_MS]++;
 8000fe0:	4b32      	ldr	r3, [pc, #200]	; (80010ac <clkHandler+0xf8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	1c5a      	adds	r2, r3, #1
 8000fe6:	4b31      	ldr	r3, [pc, #196]	; (80010ac <clkHandler+0xf8>)
 8000fe8:	601a      	str	r2, [r3, #0]
#ifdef __DEBUG_FAST__
	if((sysTime[SYSTIME_TEN_MS] % 10) == 0)	//0,1 s
#else
	if((sysTime[SYSTIME_TEN_MS] % 100) == 0)	//1 s
 8000fea:	4b30      	ldr	r3, [pc, #192]	; (80010ac <clkHandler+0xf8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2164      	movs	r1, #100	; 0x64
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f7ff f921 	bl	8000238 <__aeabi_uidivmod>
 8000ff6:	1e0b      	subs	r3, r1, #0
 8000ff8:	d109      	bne.n	800100e <clkHandler+0x5a>
#endif
	{
		sysTime[SYSTIME_SEC]++;
 8000ffa:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <clkHandler+0xf8>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	1c5a      	adds	r2, r3, #1
 8001000:	4b2a      	ldr	r3, [pc, #168]	; (80010ac <clkHandler+0xf8>)
 8001002:	605a      	str	r2, [r3, #4]
		flags.time.sec = 1;
 8001004:	4b28      	ldr	r3, [pc, #160]	; (80010a8 <clkHandler+0xf4>)
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	2102      	movs	r1, #2
 800100a:	430a      	orrs	r2, r1
 800100c:	701a      	strb	r2, [r3, #0]
	}

	if(flags.time.sec)
 800100e:	4b26      	ldr	r3, [pc, #152]	; (80010a8 <clkHandler+0xf4>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2202      	movs	r2, #2
 8001014:	4013      	ands	r3, r2
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b00      	cmp	r3, #0
 800101a:	d042      	beq.n	80010a2 <clkHandler+0xee>
	{
		if((sysTime[SYSTIME_SEC] % 60) == 0 && sysTime[SYSTIME_TEN_MS] != 0)	//1 min
 800101c:	4b23      	ldr	r3, [pc, #140]	; (80010ac <clkHandler+0xf8>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	213c      	movs	r1, #60	; 0x3c
 8001022:	0018      	movs	r0, r3
 8001024:	f7ff f908 	bl	8000238 <__aeabi_uidivmod>
 8001028:	1e0b      	subs	r3, r1, #0
 800102a:	d110      	bne.n	800104e <clkHandler+0x9a>
 800102c:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <clkHandler+0xf8>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d00c      	beq.n	800104e <clkHandler+0x9a>
		{
			sysTime[SYSTIME_SEC] = 0;
 8001034:	4b1d      	ldr	r3, [pc, #116]	; (80010ac <clkHandler+0xf8>)
 8001036:	2200      	movs	r2, #0
 8001038:	605a      	str	r2, [r3, #4]
			sysTime[SYSTIME_MIN]++;
 800103a:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <clkHandler+0xf8>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <clkHandler+0xf8>)
 8001042:	609a      	str	r2, [r3, #8]
			flags.time.min = 1;
 8001044:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <clkHandler+0xf4>)
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	2104      	movs	r1, #4
 800104a:	430a      	orrs	r2, r1
 800104c:	701a      	strb	r2, [r3, #0]
		}

		if(flags.time.min)
 800104e:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <clkHandler+0xf4>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2204      	movs	r2, #4
 8001054:	4013      	ands	r3, r2
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b00      	cmp	r3, #0
 800105a:	d022      	beq.n	80010a2 <clkHandler+0xee>
		{
			if((sysTime[SYSTIME_MIN] % 60) == 0 && sysTime[SYSTIME_TEN_MS] != 0)	//1 min
 800105c:	4b13      	ldr	r3, [pc, #76]	; (80010ac <clkHandler+0xf8>)
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	213c      	movs	r1, #60	; 0x3c
 8001062:	0018      	movs	r0, r3
 8001064:	f7ff f8e8 	bl	8000238 <__aeabi_uidivmod>
 8001068:	1e0b      	subs	r3, r1, #0
 800106a:	d11a      	bne.n	80010a2 <clkHandler+0xee>
 800106c:	4b0f      	ldr	r3, [pc, #60]	; (80010ac <clkHandler+0xf8>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d016      	beq.n	80010a2 <clkHandler+0xee>
			{

				sysTime[SYSTIME_SEC] = 0;
 8001074:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <clkHandler+0xf8>)
 8001076:	2200      	movs	r2, #0
 8001078:	605a      	str	r2, [r3, #4]
				sysTime[SYSTIME_MIN] = 0;
 800107a:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <clkHandler+0xf8>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
				sysTime[SYSTIME_HOUR]++;
 8001080:	4b0a      	ldr	r3, [pc, #40]	; (80010ac <clkHandler+0xf8>)
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <clkHandler+0xf8>)
 8001088:	60da      	str	r2, [r3, #12]
				flags.time.hour = 1;
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <clkHandler+0xf4>)
 800108c:	781a      	ldrb	r2, [r3, #0]
 800108e:	2108      	movs	r1, #8
 8001090:	430a      	orrs	r2, r1
 8001092:	701a      	strb	r2, [r3, #0]
				if(sysTime[SYSTIME_HOUR] >= 23)
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <clkHandler+0xf8>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	2b16      	cmp	r3, #22
 800109a:	d902      	bls.n	80010a2 <clkHandler+0xee>
					sysTime[SYSTIME_HOUR] = 0;
 800109c:	4b03      	ldr	r3, [pc, #12]	; (80010ac <clkHandler+0xf8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
		char timeStamp[30];
		sprintf(timeStamp, "%d : %d : %d\n", sysTime[SYSTIME_HOUR], sysTime[SYSTIME_MIN], sysTime[SYSTIME_SEC]);
		pushStr(USB_Tx_Buffer, timeStamp, strlen(timeStamp));	//odešli čas
	}
#endif
}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000620 	.word	0x20000620
 80010ac:	2000023c 	.word	0x2000023c

080010b0 <buttonDebounce>:

void buttonDebounce(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	if(flags.buttons.butt0_int)
 80010b4:	4b3a      	ldr	r3, [pc, #232]	; (80011a0 <buttonDebounce+0xf0>)
 80010b6:	791b      	ldrb	r3, [r3, #4]
 80010b8:	2201      	movs	r2, #1
 80010ba:	4013      	ands	r3, r2
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d031      	beq.n	8001126 <buttonDebounce+0x76>
	{
		if(HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port,BUTTON_0_Pin) == GPIO_PIN_SET)
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	009a      	lsls	r2, r3, #2
 80010c6:	2390      	movs	r3, #144	; 0x90
 80010c8:	05db      	lsls	r3, r3, #23
 80010ca:	0011      	movs	r1, r2
 80010cc:	0018      	movs	r0, r3
 80010ce:	f002 fa3f 	bl	8003550 <HAL_GPIO_ReadPin>
 80010d2:	0003      	movs	r3, r0
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d106      	bne.n	80010e6 <buttonDebounce+0x36>
		{
			button0_Debounce++;
 80010d8:	4b32      	ldr	r3, [pc, #200]	; (80011a4 <buttonDebounce+0xf4>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	4b30      	ldr	r3, [pc, #192]	; (80011a4 <buttonDebounce+0xf4>)
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	e007      	b.n	80010f6 <buttonDebounce+0x46>
		}
		else
		{
			button0_Debounce = 0;
 80010e6:	4b2f      	ldr	r3, [pc, #188]	; (80011a4 <buttonDebounce+0xf4>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
			flags.buttons.butt0_int = 0;
 80010ec:	4b2c      	ldr	r3, [pc, #176]	; (80011a0 <buttonDebounce+0xf0>)
 80010ee:	791a      	ldrb	r2, [r3, #4]
 80010f0:	2101      	movs	r1, #1
 80010f2:	438a      	bics	r2, r1
 80010f4:	711a      	strb	r2, [r3, #4]
		}
		if(button0_Debounce >= 5)
 80010f6:	4b2b      	ldr	r3, [pc, #172]	; (80011a4 <buttonDebounce+0xf4>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d913      	bls.n	8001126 <buttonDebounce+0x76>
		{
			flags.buttons.butt0_ver = 1;
 80010fe:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <buttonDebounce+0xf0>)
 8001100:	791a      	ldrb	r2, [r3, #4]
 8001102:	2102      	movs	r1, #2
 8001104:	430a      	orrs	r2, r1
 8001106:	711a      	strb	r2, [r3, #4]
			flags.buttons.butt0_int = 0;
 8001108:	4b25      	ldr	r3, [pc, #148]	; (80011a0 <buttonDebounce+0xf0>)
 800110a:	791a      	ldrb	r2, [r3, #4]
 800110c:	2101      	movs	r1, #1
 800110e:	438a      	bics	r2, r1
 8001110:	711a      	strb	r2, [r3, #4]
			button0_Debounce = 0;
 8001112:	4b24      	ldr	r3, [pc, #144]	; (80011a4 <buttonDebounce+0xf4>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]

#ifdef __DEBUG_BUTT__
			HAL_GPIO_TogglePin(BACKLIGHT_GREEN_GPIO_Port, BACKLIGHT_GREEN_Pin);
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4a22      	ldr	r2, [pc, #136]	; (80011a8 <buttonDebounce+0xf8>)
 800111e:	0019      	movs	r1, r3
 8001120:	0010      	movs	r0, r2
 8001122:	f002 fa4f 	bl	80035c4 <HAL_GPIO_TogglePin>
			//writeChar('a', 1, 5);
#endif
		}
	}

	if(flags.buttons.butt1_int)
 8001126:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <buttonDebounce+0xf0>)
 8001128:	791b      	ldrb	r3, [r3, #4]
 800112a:	2204      	movs	r2, #4
 800112c:	4013      	ands	r3, r2
 800112e:	b2db      	uxtb	r3, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	d032      	beq.n	800119a <buttonDebounce+0xea>
	{
		if(HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port,BUTTON_1_Pin) == GPIO_PIN_SET)
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	005a      	lsls	r2, r3, #1
 8001138:	2390      	movs	r3, #144	; 0x90
 800113a:	05db      	lsls	r3, r3, #23
 800113c:	0011      	movs	r1, r2
 800113e:	0018      	movs	r0, r3
 8001140:	f002 fa06 	bl	8003550 <HAL_GPIO_ReadPin>
 8001144:	0003      	movs	r3, r0
 8001146:	2b01      	cmp	r3, #1
 8001148:	d106      	bne.n	8001158 <buttonDebounce+0xa8>
		{
			button1_Debounce++;
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <buttonDebounce+0xfc>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	3301      	adds	r3, #1
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4b16      	ldr	r3, [pc, #88]	; (80011ac <buttonDebounce+0xfc>)
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	e007      	b.n	8001168 <buttonDebounce+0xb8>
		}
		else
		{
			button1_Debounce = 0;
 8001158:	4b14      	ldr	r3, [pc, #80]	; (80011ac <buttonDebounce+0xfc>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
			flags.buttons.butt1_int = 0;
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <buttonDebounce+0xf0>)
 8001160:	791a      	ldrb	r2, [r3, #4]
 8001162:	2104      	movs	r1, #4
 8001164:	438a      	bics	r2, r1
 8001166:	711a      	strb	r2, [r3, #4]
		}
		if(button1_Debounce >= 5)
 8001168:	4b10      	ldr	r3, [pc, #64]	; (80011ac <buttonDebounce+0xfc>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b04      	cmp	r3, #4
 800116e:	d914      	bls.n	800119a <buttonDebounce+0xea>
		{
			flags.buttons.butt1_ver = 1;
 8001170:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <buttonDebounce+0xf0>)
 8001172:	791a      	ldrb	r2, [r3, #4]
 8001174:	2108      	movs	r1, #8
 8001176:	430a      	orrs	r2, r1
 8001178:	711a      	strb	r2, [r3, #4]
			flags.buttons.butt1_int = 0;
 800117a:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <buttonDebounce+0xf0>)
 800117c:	791a      	ldrb	r2, [r3, #4]
 800117e:	2104      	movs	r1, #4
 8001180:	438a      	bics	r2, r1
 8001182:	711a      	strb	r2, [r3, #4]
			button1_Debounce = 0;
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <buttonDebounce+0xfc>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]

#ifdef __DEBUG_BUTT__
			HAL_GPIO_TogglePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin);
 800118a:	2380      	movs	r3, #128	; 0x80
 800118c:	021a      	lsls	r2, r3, #8
 800118e:	2390      	movs	r3, #144	; 0x90
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	0011      	movs	r1, r2
 8001194:	0018      	movs	r0, r3
 8001196:	f002 fa15 	bl	80035c4 <HAL_GPIO_TogglePin>
#endif
		}
	}
}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000620 	.word	0x20000620
 80011a4:	2000024c 	.word	0x2000024c
 80011a8:	48000400 	.word	0x48000400
 80011ac:	2000024d 	.word	0x2000024d

080011b0 <UI_Handler>:

//_____Obsluha piezo + podsvícení displeje_____//
void UI_Handler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
		DONE,
	}UI_State;

	static uint32_t startTime;

	if(flags.ui.error && (UI_State != ERROR))
 80011b4:	4b95      	ldr	r3, [pc, #596]	; (800140c <UI_Handler+0x25c>)
 80011b6:	7c1b      	ldrb	r3, [r3, #16]
 80011b8:	2204      	movs	r2, #4
 80011ba:	4013      	ands	r3, r2
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00b      	beq.n	80011da <UI_Handler+0x2a>
 80011c2:	4b93      	ldr	r3, [pc, #588]	; (8001410 <UI_Handler+0x260>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d007      	beq.n	80011da <UI_Handler+0x2a>
	{
		UI_State = ERROR;
 80011ca:	4b91      	ldr	r3, [pc, #580]	; (8001410 <UI_Handler+0x260>)
 80011cc:	2203      	movs	r2, #3
 80011ce:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 80011d0:	4b90      	ldr	r3, [pc, #576]	; (8001414 <UI_Handler+0x264>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b90      	ldr	r3, [pc, #576]	; (8001418 <UI_Handler+0x268>)
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	e05e      	b.n	8001298 <UI_Handler+0xe8>
	}
	else if(flags.ui.notice && (UI_State == OFF))
 80011da:	4b8c      	ldr	r3, [pc, #560]	; (800140c <UI_Handler+0x25c>)
 80011dc:	7c1b      	ldrb	r3, [r3, #16]
 80011de:	2208      	movs	r2, #8
 80011e0:	4013      	ands	r3, r2
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d010      	beq.n	800120a <UI_Handler+0x5a>
 80011e8:	4b89      	ldr	r3, [pc, #548]	; (8001410 <UI_Handler+0x260>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10c      	bne.n	800120a <UI_Handler+0x5a>
	{
		UI_State = NOTICE;
 80011f0:	4b87      	ldr	r3, [pc, #540]	; (8001410 <UI_Handler+0x260>)
 80011f2:	2204      	movs	r2, #4
 80011f4:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 80011f6:	4b87      	ldr	r3, [pc, #540]	; (8001414 <UI_Handler+0x264>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4b87      	ldr	r3, [pc, #540]	; (8001418 <UI_Handler+0x268>)
 80011fc:	601a      	str	r2, [r3, #0]
		flags.ui.notice = 0;
 80011fe:	4b83      	ldr	r3, [pc, #524]	; (800140c <UI_Handler+0x25c>)
 8001200:	7c1a      	ldrb	r2, [r3, #16]
 8001202:	2108      	movs	r1, #8
 8001204:	438a      	bics	r2, r1
 8001206:	741a      	strb	r2, [r3, #16]
 8001208:	e046      	b.n	8001298 <UI_Handler+0xe8>
	}
	else if(flags.ui.done && (UI_State == OFF))
 800120a:	4b80      	ldr	r3, [pc, #512]	; (800140c <UI_Handler+0x25c>)
 800120c:	7c1b      	ldrb	r3, [r3, #16]
 800120e:	2210      	movs	r2, #16
 8001210:	4013      	ands	r3, r2
 8001212:	b2db      	uxtb	r3, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	d010      	beq.n	800123a <UI_Handler+0x8a>
 8001218:	4b7d      	ldr	r3, [pc, #500]	; (8001410 <UI_Handler+0x260>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d10c      	bne.n	800123a <UI_Handler+0x8a>
	{
		UI_State = DONE;
 8001220:	4b7b      	ldr	r3, [pc, #492]	; (8001410 <UI_Handler+0x260>)
 8001222:	2205      	movs	r2, #5
 8001224:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001226:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <UI_Handler+0x264>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	4b7b      	ldr	r3, [pc, #492]	; (8001418 <UI_Handler+0x268>)
 800122c:	601a      	str	r2, [r3, #0]
		flags.ui.done = 0;
 800122e:	4b77      	ldr	r3, [pc, #476]	; (800140c <UI_Handler+0x25c>)
 8001230:	7c1a      	ldrb	r2, [r3, #16]
 8001232:	2110      	movs	r1, #16
 8001234:	438a      	bics	r2, r1
 8001236:	741a      	strb	r2, [r3, #16]
 8001238:	e02e      	b.n	8001298 <UI_Handler+0xe8>
	}
	else if(flags.ui.longBeep && (UI_State == OFF))
 800123a:	4b74      	ldr	r3, [pc, #464]	; (800140c <UI_Handler+0x25c>)
 800123c:	7c1b      	ldrb	r3, [r3, #16]
 800123e:	2202      	movs	r2, #2
 8001240:	4013      	ands	r3, r2
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b00      	cmp	r3, #0
 8001246:	d010      	beq.n	800126a <UI_Handler+0xba>
 8001248:	4b71      	ldr	r3, [pc, #452]	; (8001410 <UI_Handler+0x260>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d10c      	bne.n	800126a <UI_Handler+0xba>
	{
		UI_State = LONG_BEEP;
 8001250:	4b6f      	ldr	r3, [pc, #444]	; (8001410 <UI_Handler+0x260>)
 8001252:	2202      	movs	r2, #2
 8001254:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001256:	4b6f      	ldr	r3, [pc, #444]	; (8001414 <UI_Handler+0x264>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	4b6f      	ldr	r3, [pc, #444]	; (8001418 <UI_Handler+0x268>)
 800125c:	601a      	str	r2, [r3, #0]
		flags.ui.longBeep = 0;
 800125e:	4b6b      	ldr	r3, [pc, #428]	; (800140c <UI_Handler+0x25c>)
 8001260:	7c1a      	ldrb	r2, [r3, #16]
 8001262:	2102      	movs	r1, #2
 8001264:	438a      	bics	r2, r1
 8001266:	741a      	strb	r2, [r3, #16]
 8001268:	e016      	b.n	8001298 <UI_Handler+0xe8>
	}
	else if(flags.ui.shortBeep && (UI_State == OFF))
 800126a:	4b68      	ldr	r3, [pc, #416]	; (800140c <UI_Handler+0x25c>)
 800126c:	7c1b      	ldrb	r3, [r3, #16]
 800126e:	2201      	movs	r2, #1
 8001270:	4013      	ands	r3, r2
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b00      	cmp	r3, #0
 8001276:	d00f      	beq.n	8001298 <UI_Handler+0xe8>
 8001278:	4b65      	ldr	r3, [pc, #404]	; (8001410 <UI_Handler+0x260>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d10b      	bne.n	8001298 <UI_Handler+0xe8>
	{
		UI_State = SHORT_BEEP;
 8001280:	4b63      	ldr	r3, [pc, #396]	; (8001410 <UI_Handler+0x260>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001286:	4b63      	ldr	r3, [pc, #396]	; (8001414 <UI_Handler+0x264>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4b63      	ldr	r3, [pc, #396]	; (8001418 <UI_Handler+0x268>)
 800128c:	601a      	str	r2, [r3, #0]
		flags.ui.shortBeep = 0;
 800128e:	4b5f      	ldr	r3, [pc, #380]	; (800140c <UI_Handler+0x25c>)
 8001290:	7c1a      	ldrb	r2, [r3, #16]
 8001292:	2101      	movs	r1, #1
 8001294:	438a      	bics	r2, r1
 8001296:	741a      	strb	r2, [r3, #16]
	}

	switch(UI_State)
 8001298:	4b5d      	ldr	r3, [pc, #372]	; (8001410 <UI_Handler+0x260>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b05      	cmp	r3, #5
 800129e:	d900      	bls.n	80012a2 <UI_Handler+0xf2>
 80012a0:	e0a0      	b.n	80013e4 <UI_Handler+0x234>
 80012a2:	009a      	lsls	r2, r3, #2
 80012a4:	4b5d      	ldr	r3, [pc, #372]	; (800141c <UI_Handler+0x26c>)
 80012a6:	18d3      	adds	r3, r2, r3
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	469f      	mov	pc, r3
	{
	case SHORT_BEEP:
#ifndef __SILENT__
			BUZZER_ON;
 80012ac:	2380      	movs	r3, #128	; 0x80
 80012ae:	015b      	lsls	r3, r3, #5
 80012b0:	485b      	ldr	r0, [pc, #364]	; (8001420 <UI_Handler+0x270>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	0019      	movs	r1, r3
 80012b6:	f002 f968 	bl	800358a <HAL_GPIO_WritePin>
#endif
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 50)
 80012ba:	4b56      	ldr	r3, [pc, #344]	; (8001414 <UI_Handler+0x264>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	4b56      	ldr	r3, [pc, #344]	; (8001418 <UI_Handler+0x268>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b31      	cmp	r3, #49	; 0x31
 80012c6:	d800      	bhi.n	80012ca <UI_Handler+0x11a>
 80012c8:	e094      	b.n	80013f4 <UI_Handler+0x244>
		{
			UI_State = OFF;
 80012ca:	4b51      	ldr	r3, [pc, #324]	; (8001410 <UI_Handler+0x260>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
			BUZZER_OFF;
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	015b      	lsls	r3, r3, #5
 80012d4:	4852      	ldr	r0, [pc, #328]	; (8001420 <UI_Handler+0x270>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	0019      	movs	r1, r3
 80012da:	f002 f956 	bl	800358a <HAL_GPIO_WritePin>
		}
		break;
 80012de:	e089      	b.n	80013f4 <UI_Handler+0x244>

	case LONG_BEEP:
#ifndef __SILENT__
			BUZZER_ON;
 80012e0:	2380      	movs	r3, #128	; 0x80
 80012e2:	015b      	lsls	r3, r3, #5
 80012e4:	484e      	ldr	r0, [pc, #312]	; (8001420 <UI_Handler+0x270>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	0019      	movs	r1, r3
 80012ea:	f002 f94e 	bl	800358a <HAL_GPIO_WritePin>
#endif
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 100)
 80012ee:	4b49      	ldr	r3, [pc, #292]	; (8001414 <UI_Handler+0x264>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	4b49      	ldr	r3, [pc, #292]	; (8001418 <UI_Handler+0x268>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b63      	cmp	r3, #99	; 0x63
 80012fa:	d800      	bhi.n	80012fe <UI_Handler+0x14e>
 80012fc:	e07c      	b.n	80013f8 <UI_Handler+0x248>
		{
			UI_State = OFF;
 80012fe:	4b44      	ldr	r3, [pc, #272]	; (8001410 <UI_Handler+0x260>)
 8001300:	2200      	movs	r2, #0
 8001302:	701a      	strb	r2, [r3, #0]
			BUZZER_OFF;
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	015b      	lsls	r3, r3, #5
 8001308:	4845      	ldr	r0, [pc, #276]	; (8001420 <UI_Handler+0x270>)
 800130a:	2200      	movs	r2, #0
 800130c:	0019      	movs	r1, r3
 800130e:	f002 f93c 	bl	800358a <HAL_GPIO_WritePin>
		}
		break;
 8001312:	e071      	b.n	80013f8 <UI_Handler+0x248>

	case ERROR:
		if(!flags.ui.error)
 8001314:	4b3d      	ldr	r3, [pc, #244]	; (800140c <UI_Handler+0x25c>)
 8001316:	7c1b      	ldrb	r3, [r3, #16]
 8001318:	2204      	movs	r2, #4
 800131a:	4013      	ands	r3, r2
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d102      	bne.n	8001328 <UI_Handler+0x178>
			UI_State = OFF;
 8001322:	4b3b      	ldr	r3, [pc, #236]	; (8001410 <UI_Handler+0x260>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 50))
 8001328:	4b3a      	ldr	r3, [pc, #232]	; (8001414 <UI_Handler+0x264>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b3a      	ldr	r3, [pc, #232]	; (8001418 <UI_Handler+0x268>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2132      	movs	r1, #50	; 0x32
 8001334:	0018      	movs	r0, r3
 8001336:	f7fe ff7f 	bl	8000238 <__aeabi_uidivmod>
 800133a:	1e0b      	subs	r3, r1, #0
 800133c:	d15e      	bne.n	80013fc <UI_Handler+0x24c>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	015b      	lsls	r3, r3, #5
 8001342:	4a37      	ldr	r2, [pc, #220]	; (8001420 <UI_Handler+0x270>)
 8001344:	0019      	movs	r1, r3
 8001346:	0010      	movs	r0, r2
 8001348:	f002 f93c 	bl	80035c4 <HAL_GPIO_TogglePin>
#endif
			BACKLIGHT_RED_Toggle;
 800134c:	2380      	movs	r3, #128	; 0x80
 800134e:	021a      	lsls	r2, r3, #8
 8001350:	2390      	movs	r3, #144	; 0x90
 8001352:	05db      	lsls	r3, r3, #23
 8001354:	0011      	movs	r1, r2
 8001356:	0018      	movs	r0, r3
 8001358:	f002 f934 	bl	80035c4 <HAL_GPIO_TogglePin>
		}
		break;
 800135c:	e04e      	b.n	80013fc <UI_Handler+0x24c>

	case NOTICE:
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 35))
 800135e:	4b2d      	ldr	r3, [pc, #180]	; (8001414 <UI_Handler+0x264>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <UI_Handler+0x268>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	2123      	movs	r1, #35	; 0x23
 800136a:	0018      	movs	r0, r3
 800136c:	f7fe ff64 	bl	8000238 <__aeabi_uidivmod>
 8001370:	1e0b      	subs	r3, r1, #0
 8001372:	d106      	bne.n	8001382 <UI_Handler+0x1d2>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	015b      	lsls	r3, r3, #5
 8001378:	4a29      	ldr	r2, [pc, #164]	; (8001420 <UI_Handler+0x270>)
 800137a:	0019      	movs	r1, r3
 800137c:	0010      	movs	r0, r2
 800137e:	f002 f921 	bl	80035c4 <HAL_GPIO_TogglePin>
#endif
		}
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 209)
 8001382:	4b24      	ldr	r3, [pc, #144]	; (8001414 <UI_Handler+0x264>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	4b24      	ldr	r3, [pc, #144]	; (8001418 <UI_Handler+0x268>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2bd0      	cmp	r3, #208	; 0xd0
 800138e:	d937      	bls.n	8001400 <UI_Handler+0x250>
			UI_State = OFF;
 8001390:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <UI_Handler+0x260>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
		break;
 8001396:	e033      	b.n	8001400 <UI_Handler+0x250>

	case DONE:
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 50))
 8001398:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <UI_Handler+0x264>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b1e      	ldr	r3, [pc, #120]	; (8001418 <UI_Handler+0x268>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2132      	movs	r1, #50	; 0x32
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7fe ff47 	bl	8000238 <__aeabi_uidivmod>
 80013aa:	1e0b      	subs	r3, r1, #0
 80013ac:	d10d      	bne.n	80013ca <UI_Handler+0x21a>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
 80013ae:	2380      	movs	r3, #128	; 0x80
 80013b0:	015b      	lsls	r3, r3, #5
 80013b2:	4a1b      	ldr	r2, [pc, #108]	; (8001420 <UI_Handler+0x270>)
 80013b4:	0019      	movs	r1, r3
 80013b6:	0010      	movs	r0, r2
 80013b8:	f002 f904 	bl	80035c4 <HAL_GPIO_TogglePin>
#endif
			BACKLIGHT_GREEN_Toggle;
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4a18      	ldr	r2, [pc, #96]	; (8001424 <UI_Handler+0x274>)
 80013c2:	0019      	movs	r1, r3
 80013c4:	0010      	movs	r0, r2
 80013c6:	f002 f8fd 	bl	80035c4 <HAL_GPIO_TogglePin>
		}
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 299)
 80013ca:	4b12      	ldr	r3, [pc, #72]	; (8001414 <UI_Handler+0x264>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <UI_Handler+0x268>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	1ad2      	subs	r2, r2, r3
 80013d4:	2395      	movs	r3, #149	; 0x95
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	429a      	cmp	r2, r3
 80013da:	d913      	bls.n	8001404 <UI_Handler+0x254>
			UI_State = OFF;
 80013dc:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <UI_Handler+0x260>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
		break;
 80013e2:	e00f      	b.n	8001404 <UI_Handler+0x254>

	default:	//Ošetřuje i UI_State == OFF
		BUZZER_OFF;
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	015b      	lsls	r3, r3, #5
 80013e8:	480d      	ldr	r0, [pc, #52]	; (8001420 <UI_Handler+0x270>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	0019      	movs	r1, r3
 80013ee:	f002 f8cc 	bl	800358a <HAL_GPIO_WritePin>
#ifndef __DEBUG_BUTT__
		setColour(BACKLIGHT_OFF);
#endif
		break;
 80013f2:	e008      	b.n	8001406 <UI_Handler+0x256>
		break;
 80013f4:	46c0      	nop			; (mov r8, r8)
 80013f6:	e006      	b.n	8001406 <UI_Handler+0x256>
		break;
 80013f8:	46c0      	nop			; (mov r8, r8)
 80013fa:	e004      	b.n	8001406 <UI_Handler+0x256>
		break;
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	e002      	b.n	8001406 <UI_Handler+0x256>
		break;
 8001400:	46c0      	nop			; (mov r8, r8)
 8001402:	e000      	b.n	8001406 <UI_Handler+0x256>
		break;
 8001404:	46c0      	nop			; (mov r8, r8)

	}
}
 8001406:	46c0      	nop			; (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000620 	.word	0x20000620
 8001410:	2000024e 	.word	0x2000024e
 8001414:	2000023c 	.word	0x2000023c
 8001418:	20000250 	.word	0x20000250
 800141c:	0800d1c8 	.word	0x0800d1c8
 8001420:	48000800 	.word	0x48000800
 8001424:	48000400 	.word	0x48000400

08001428 <measHandler>:

//_____Osluha AD převodníků_____//
void measHandler(void)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	af00      	add	r7, sp, #0
		U_BAT,					//kanál 6
		PAD9, PAD15,			//kanál 4, 13
		U48V_CURRENT			//kanál 3
	}ADC_State;

	flags.meas.measComplete = 0;
 800142c:	4b6d      	ldr	r3, [pc, #436]	; (80015e4 <measHandler+0x1bc>)
 800142e:	7d1a      	ldrb	r2, [r3, #20]
 8001430:	2102      	movs	r1, #2
 8001432:	438a      	bics	r2, r1
 8001434:	751a      	strb	r2, [r3, #20]
	flags.meas.measConflict = 0;
 8001436:	4b6b      	ldr	r3, [pc, #428]	; (80015e4 <measHandler+0x1bc>)
 8001438:	7d1a      	ldrb	r2, [r3, #20]
 800143a:	2110      	movs	r1, #16
 800143c:	438a      	bics	r2, r1
 800143e:	751a      	strb	r2, [r3, #20]

	if(flags.meas.measRequest)
 8001440:	4b68      	ldr	r3, [pc, #416]	; (80015e4 <measHandler+0x1bc>)
 8001442:	7d1b      	ldrb	r3, [r3, #20]
 8001444:	2201      	movs	r2, #1
 8001446:	4013      	ands	r3, r2
 8001448:	b2db      	uxtb	r3, r3
 800144a:	2b00      	cmp	r3, #0
 800144c:	d03b      	beq.n	80014c6 <measHandler+0x9e>
	{
		if(ADC_State == WAITING)
 800144e:	4b66      	ldr	r3, [pc, #408]	; (80015e8 <measHandler+0x1c0>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d12d      	bne.n	80014b2 <measHandler+0x8a>
		{
			flags.meas.measRunning = 1;
 8001456:	4b63      	ldr	r3, [pc, #396]	; (80015e4 <measHandler+0x1bc>)
 8001458:	7d1a      	ldrb	r2, [r3, #20]
 800145a:	2108      	movs	r1, #8
 800145c:	430a      	orrs	r2, r1
 800145e:	751a      	strb	r2, [r3, #20]
			if(currentPhase() == BATTERY_TEST)	//probíhá battery test
 8001460:	f000 fcfc 	bl	8001e5c <currentPhase>
 8001464:	0003      	movs	r3, r0
 8001466:	2b05      	cmp	r3, #5
 8001468:	d111      	bne.n	800148e <measHandler+0x66>
			{
				flags.meas.onlyBattery = 1;
 800146a:	4b5e      	ldr	r3, [pc, #376]	; (80015e4 <measHandler+0x1bc>)
 800146c:	7d1a      	ldrb	r2, [r3, #20]
 800146e:	2120      	movs	r1, #32
 8001470:	430a      	orrs	r2, r1
 8001472:	751a      	strb	r2, [r3, #20]
				ADC_State = U_BAT;
 8001474:	4b5c      	ldr	r3, [pc, #368]	; (80015e8 <measHandler+0x1c0>)
 8001476:	220d      	movs	r2, #13
 8001478:	701a      	strb	r2, [r3, #0]
				changeChannel(ADC_CHANNEL_6);
 800147a:	2006      	movs	r0, #6
 800147c:	f000 f8be 	bl	80015fc <changeChannel>
				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
 8001480:	495a      	ldr	r1, [pc, #360]	; (80015ec <measHandler+0x1c4>)
 8001482:	4b5b      	ldr	r3, [pc, #364]	; (80015f0 <measHandler+0x1c8>)
 8001484:	2214      	movs	r2, #20
 8001486:	0018      	movs	r0, r3
 8001488:	f001 f94e 	bl	8002728 <HAL_ADC_Start_DMA>
 800148c:	e016      	b.n	80014bc <measHandler+0x94>
			}
			else
			{
				flags.meas.onlyBattery = 0;
 800148e:	4b55      	ldr	r3, [pc, #340]	; (80015e4 <measHandler+0x1bc>)
 8001490:	7d1a      	ldrb	r2, [r3, #20]
 8001492:	2120      	movs	r1, #32
 8001494:	438a      	bics	r2, r1
 8001496:	751a      	strb	r2, [r3, #20]
				ADC_State = U15V;
 8001498:	4b53      	ldr	r3, [pc, #332]	; (80015e8 <measHandler+0x1c0>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
				changeChannel(ADC_CHANNEL_7);
 800149e:	2007      	movs	r0, #7
 80014a0:	f000 f8ac 	bl	80015fc <changeChannel>
				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
 80014a4:	4951      	ldr	r1, [pc, #324]	; (80015ec <measHandler+0x1c4>)
 80014a6:	4b52      	ldr	r3, [pc, #328]	; (80015f0 <measHandler+0x1c8>)
 80014a8:	2214      	movs	r2, #20
 80014aa:	0018      	movs	r0, r3
 80014ac:	f001 f93c 	bl	8002728 <HAL_ADC_Start_DMA>
 80014b0:	e004      	b.n	80014bc <measHandler+0x94>
			}
		}
		else
		{
			flags.meas.measConflict = 1;
 80014b2:	4b4c      	ldr	r3, [pc, #304]	; (80015e4 <measHandler+0x1bc>)
 80014b4:	7d1a      	ldrb	r2, [r3, #20]
 80014b6:	2110      	movs	r1, #16
 80014b8:	430a      	orrs	r2, r1
 80014ba:	751a      	strb	r2, [r3, #20]
		}
		flags.meas.measRequest = 0;
 80014bc:	4b49      	ldr	r3, [pc, #292]	; (80015e4 <measHandler+0x1bc>)
 80014be:	7d1a      	ldrb	r2, [r3, #20]
 80014c0:	2101      	movs	r1, #1
 80014c2:	438a      	bics	r2, r1
 80014c4:	751a      	strb	r2, [r3, #20]
	}

	if(ADC_State != WAITING)
 80014c6:	4b48      	ldr	r3, [pc, #288]	; (80015e8 <measHandler+0x1c0>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d100      	bne.n	80014d0 <measHandler+0xa8>
 80014ce:	e086      	b.n	80015de <measHandler+0x1b6>
	{
		if(flags.meas.measDataReady)
 80014d0:	4b44      	ldr	r3, [pc, #272]	; (80015e4 <measHandler+0x1bc>)
 80014d2:	7d1b      	ldrb	r3, [r3, #20]
 80014d4:	2204      	movs	r2, #4
 80014d6:	4013      	ands	r3, r2
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d100      	bne.n	80014e0 <measHandler+0xb8>
 80014de:	e07e      	b.n	80015de <measHandler+0x1b6>
		{
			flags.meas.measDataReady = 0;
 80014e0:	4b40      	ldr	r3, [pc, #256]	; (80015e4 <measHandler+0x1bc>)
 80014e2:	7d1a      	ldrb	r2, [r3, #20]
 80014e4:	2104      	movs	r1, #4
 80014e6:	438a      	bics	r2, r1
 80014e8:	751a      	strb	r2, [r3, #20]

			if(ADC_State == U_BAT)	//U_BAT je vždy měřeno jako poslední
 80014ea:	4b3f      	ldr	r3, [pc, #252]	; (80015e8 <measHandler+0x1c0>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b0d      	cmp	r3, #13
 80014f0:	d116      	bne.n	8001520 <measHandler+0xf8>
			{
				ADC_Results[ADC_State-1] = ADC_dataProcessing();
 80014f2:	4b3d      	ldr	r3, [pc, #244]	; (80015e8 <measHandler+0x1c0>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	1e5c      	subs	r4, r3, #1
 80014f8:	f000 f8a8 	bl	800164c <ADC_dataProcessing>
 80014fc:	0001      	movs	r1, r0
 80014fe:	4b3d      	ldr	r3, [pc, #244]	; (80015f4 <measHandler+0x1cc>)
 8001500:	00a2      	lsls	r2, r4, #2
 8001502:	50d1      	str	r1, [r2, r3]
				flags.meas.measComplete = 1;
 8001504:	4b37      	ldr	r3, [pc, #220]	; (80015e4 <measHandler+0x1bc>)
 8001506:	7d1a      	ldrb	r2, [r3, #20]
 8001508:	2102      	movs	r1, #2
 800150a:	430a      	orrs	r2, r1
 800150c:	751a      	strb	r2, [r3, #20]
				flags.meas.measRunning = 0;
 800150e:	4b35      	ldr	r3, [pc, #212]	; (80015e4 <measHandler+0x1bc>)
 8001510:	7d1a      	ldrb	r2, [r3, #20]
 8001512:	2108      	movs	r1, #8
 8001514:	438a      	bics	r2, r1
 8001516:	751a      	strb	r2, [r3, #20]
				ADC_State = WAITING;
 8001518:	4b33      	ldr	r3, [pc, #204]	; (80015e8 <measHandler+0x1c0>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]

				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
			}
		}
	}
}
 800151e:	e05e      	b.n	80015de <measHandler+0x1b6>
				ADC_Results[ADC_State-1] = ADC_dataProcessing();
 8001520:	4b31      	ldr	r3, [pc, #196]	; (80015e8 <measHandler+0x1c0>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	1e5c      	subs	r4, r3, #1
 8001526:	f000 f891 	bl	800164c <ADC_dataProcessing>
 800152a:	0001      	movs	r1, r0
 800152c:	4b31      	ldr	r3, [pc, #196]	; (80015f4 <measHandler+0x1cc>)
 800152e:	00a2      	lsls	r2, r4, #2
 8001530:	50d1      	str	r1, [r2, r3]
				ADC_State += 2;
 8001532:	4b2d      	ldr	r3, [pc, #180]	; (80015e8 <measHandler+0x1c0>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	3302      	adds	r3, #2
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4b2b      	ldr	r3, [pc, #172]	; (80015e8 <measHandler+0x1c0>)
 800153c:	701a      	strb	r2, [r3, #0]
				switch(ADC_State)
 800153e:	4b2a      	ldr	r3, [pc, #168]	; (80015e8 <measHandler+0x1c0>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b10      	cmp	r3, #16
 8001544:	d844      	bhi.n	80015d0 <measHandler+0x1a8>
 8001546:	009a      	lsls	r2, r3, #2
 8001548:	4b2b      	ldr	r3, [pc, #172]	; (80015f8 <measHandler+0x1d0>)
 800154a:	18d3      	adds	r3, r2, r3
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	469f      	mov	pc, r3
					changeChannel(ADC_CHANNEL_7);
 8001550:	2007      	movs	r0, #7
 8001552:	f000 f853 	bl	80015fc <changeChannel>
					break;
 8001556:	e03c      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_10);
 8001558:	200a      	movs	r0, #10
 800155a:	f000 f84f 	bl	80015fc <changeChannel>
					break;
 800155e:	e038      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_14);
 8001560:	200e      	movs	r0, #14
 8001562:	f000 f84b 	bl	80015fc <changeChannel>
					break;
 8001566:	e034      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_12);
 8001568:	200c      	movs	r0, #12
 800156a:	f000 f847 	bl	80015fc <changeChannel>
					break;
 800156e:	e030      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_5);
 8001570:	2005      	movs	r0, #5
 8001572:	f000 f843 	bl	80015fc <changeChannel>
					break;
 8001576:	e02c      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_11);
 8001578:	200b      	movs	r0, #11
 800157a:	f000 f83f 	bl	80015fc <changeChannel>
					break;
 800157e:	e028      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_9);
 8001580:	2009      	movs	r0, #9
 8001582:	f000 f83b 	bl	80015fc <changeChannel>
					break;
 8001586:	e024      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_2);
 8001588:	2002      	movs	r0, #2
 800158a:	f000 f837 	bl	80015fc <changeChannel>
					break;
 800158e:	e020      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_15);
 8001590:	200f      	movs	r0, #15
 8001592:	f000 f833 	bl	80015fc <changeChannel>
					break;
 8001596:	e01c      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_0);
 8001598:	2000      	movs	r0, #0
 800159a:	f000 f82f 	bl	80015fc <changeChannel>
					break;
 800159e:	e018      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_8);
 80015a0:	2008      	movs	r0, #8
 80015a2:	f000 f82b 	bl	80015fc <changeChannel>
					break;
 80015a6:	e014      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_1);
 80015a8:	2001      	movs	r0, #1
 80015aa:	f000 f827 	bl	80015fc <changeChannel>
					break;
 80015ae:	e010      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_6);
 80015b0:	2006      	movs	r0, #6
 80015b2:	f000 f823 	bl	80015fc <changeChannel>
					break;
 80015b6:	e00c      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_4);
 80015b8:	2004      	movs	r0, #4
 80015ba:	f000 f81f 	bl	80015fc <changeChannel>
					break;
 80015be:	e008      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_13);
 80015c0:	200d      	movs	r0, #13
 80015c2:	f000 f81b 	bl	80015fc <changeChannel>
					break;
 80015c6:	e004      	b.n	80015d2 <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_3);
 80015c8:	2003      	movs	r0, #3
 80015ca:	f000 f817 	bl	80015fc <changeChannel>
					break;
 80015ce:	e000      	b.n	80015d2 <measHandler+0x1aa>
					break;
 80015d0:	46c0      	nop			; (mov r8, r8)
				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
 80015d2:	4906      	ldr	r1, [pc, #24]	; (80015ec <measHandler+0x1c4>)
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <measHandler+0x1c8>)
 80015d6:	2214      	movs	r2, #20
 80015d8:	0018      	movs	r0, r3
 80015da:	f001 f8a5 	bl	8002728 <HAL_ADC_Start_DMA>
}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bdb0      	pop	{r4, r5, r7, pc}
 80015e4:	20000620 	.word	0x20000620
 80015e8:	20000254 	.word	0x20000254
 80015ec:	200004a0 	.word	0x200004a0
 80015f0:	20000680 	.word	0x20000680
 80015f4:	200001fc 	.word	0x200001fc
 80015f8:	0800d1e0 	.word	0x0800d1e0

080015fc <changeChannel>:

//_____Změna lanálu ADC_____//
static void changeChannel(unsigned int channel)
{
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b087      	sub	sp, #28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001604:	240c      	movs	r4, #12
 8001606:	193b      	adds	r3, r7, r4
 8001608:	0018      	movs	r0, r3
 800160a:	230c      	movs	r3, #12
 800160c:	001a      	movs	r2, r3
 800160e:	2100      	movs	r1, #0
 8001610:	f00b f934 	bl	800c87c <memset>
	sConfig.Channel = channel;
 8001614:	0021      	movs	r1, r4
 8001616:	187b      	adds	r3, r7, r1
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800161c:	187b      	adds	r3, r7, r1
 800161e:	2280      	movs	r2, #128	; 0x80
 8001620:	0152      	lsls	r2, r2, #5
 8001622:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001624:	187b      	adds	r3, r7, r1
 8001626:	2280      	movs	r2, #128	; 0x80
 8001628:	0552      	lsls	r2, r2, #21
 800162a:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800162c:	187a      	adds	r2, r7, r1
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <changeChannel+0x4c>)
 8001630:	0011      	movs	r1, r2
 8001632:	0018      	movs	r0, r3
 8001634:	f001 f90a 	bl	800284c <HAL_ADC_ConfigChannel>
 8001638:	1e03      	subs	r3, r0, #0
 800163a:	d001      	beq.n	8001640 <changeChannel+0x44>
	{
		Error_Handler();
 800163c:	f000 f82a 	bl	8001694 <Error_Handler>
	}
}
 8001640:	46c0      	nop			; (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	b007      	add	sp, #28
 8001646:	bd90      	pop	{r4, r7, pc}
 8001648:	20000680 	.word	0x20000680

0800164c <ADC_dataProcessing>:

//_____Zpracování naměřených dat_____//
static uint32_t ADC_dataProcessing()
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
	uint32_t mean = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 20; i++)
 8001656:	2300      	movs	r3, #0
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	e009      	b.n	8001670 <ADC_dataProcessing+0x24>
	{
		mean += ADC_Buffer[i];
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <ADC_dataProcessing+0x44>)
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	0092      	lsls	r2, r2, #2
 8001662:	58d3      	ldr	r3, [r2, r3]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	18d3      	adds	r3, r2, r3
 8001668:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 20; i++)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	3301      	adds	r3, #1
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2b13      	cmp	r3, #19
 8001674:	ddf2      	ble.n	800165c <ADC_dataProcessing+0x10>
	}
	mean = mean/20;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2114      	movs	r1, #20
 800167a:	0018      	movs	r0, r3
 800167c:	f7fe fd56 	bl	800012c <__udivsi3>
 8001680:	0003      	movs	r3, r0
 8001682:	607b      	str	r3, [r7, #4]

	return mean;
 8001684:	687b      	ldr	r3, [r7, #4]
}
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b002      	add	sp, #8
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	200004a0 	.word	0x200004a0

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	e7fe      	b.n	800169c <Error_Handler+0x8>

0800169e <createBuffer>:

//_____Vytvoří buffer v dynamické paměti_____//
//Návratová hodnota - ukazatel na vytvořený buffer (NULL = chyba)
//Argument - velikost bufferu
RING_BUFFER* createBuffer(int size)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b084      	sub	sp, #16
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
	RING_BUFFER* buffer = (RING_BUFFER*) malloc(sizeof(RING_BUFFER));
 80016a6:	2018      	movs	r0, #24
 80016a8:	f00b f8d4 	bl	800c854 <malloc>
 80016ac:	0003      	movs	r3, r0
 80016ae:	60fb      	str	r3, [r7, #12]
	if(buffer == NULL)			//Nepodařilo se alokovat paměť
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <createBuffer+0x1c>
	{
		return NULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e022      	b.n	8001700 <createBuffer+0x62>
	}
	buffer->buffer = (char*) malloc(size * sizeof(char));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	0018      	movs	r0, r3
 80016be:	f00b f8c9 	bl	800c854 <malloc>
 80016c2:	0003      	movs	r3, r0
 80016c4:	001a      	movs	r2, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	601a      	str	r2, [r3, #0]
	if(buffer->buffer == NULL)	//Nepodařilo se alokovat paměť
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d105      	bne.n	80016de <createBuffer+0x40>
	{
		free(buffer);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f00b f8c7 	bl	800c868 <free>
		return NULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	e010      	b.n	8001700 <createBuffer+0x62>
	}

	buffer->bufferSize = size;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	605a      	str	r2, [r3, #4]
	buffer->filled = 0;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
	buffer->first = 0;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	60da      	str	r2, [r3, #12]
	buffer->last = size-1;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	1e5a      	subs	r2, r3, #1
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	611a      	str	r2, [r3, #16]
	buffer->status = BUFFER_EMPTY;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2201      	movs	r2, #1
 80016fc:	751a      	strb	r2, [r3, #20]

	return buffer;
 80016fe:	68fb      	ldr	r3, [r7, #12]
}
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	b004      	add	sp, #16
 8001706:	bd80      	pop	{r7, pc}

08001708 <push>:
	return buffer->status;
}

//_____Uloží znak do bufferu_____//
BUFFER_STATE push(RING_BUFFER* buffer, char character)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	000a      	movs	r2, r1
 8001712:	1cfb      	adds	r3, r7, #3
 8001714:	701a      	strb	r2, [r3, #0]
	if(buffer->status == BUFFER_FULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	7d1b      	ldrb	r3, [r3, #20]
 800171a:	2b02      	cmp	r3, #2
 800171c:	d101      	bne.n	8001722 <push+0x1a>
		return BUFFER_FULL;
 800171e:	2302      	movs	r3, #2
 8001720:	e025      	b.n	800176e <push+0x66>

	buffer->last = (buffer->last + 1) % (buffer->bufferSize);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	0019      	movs	r1, r3
 800172e:	0010      	movs	r0, r2
 8001730:	f7fe fe6c 	bl	800040c <__aeabi_idivmod>
 8001734:	000b      	movs	r3, r1
 8001736:	001a      	movs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	611a      	str	r2, [r3, #16]
	buffer->filled++;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	1c5a      	adds	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	609a      	str	r2, [r3, #8]
	buffer->buffer[buffer->last] = character;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	18d3      	adds	r3, r2, r3
 8001750:	1cfa      	adds	r2, r7, #3
 8001752:	7812      	ldrb	r2, [r2, #0]
 8001754:	701a      	strb	r2, [r3, #0]
	buffer->status = (buffer->filled >= buffer->bufferSize)? BUFFER_FULL : BUFFER_OK;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	689a      	ldr	r2, [r3, #8]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	429a      	cmp	r2, r3
 8001760:	db01      	blt.n	8001766 <push+0x5e>
 8001762:	2202      	movs	r2, #2
 8001764:	e000      	b.n	8001768 <push+0x60>
 8001766:	2200      	movs	r2, #0
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	751a      	strb	r2, [r3, #20]

	return BUFFER_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	0018      	movs	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	b002      	add	sp, #8
 8001774:	bd80      	pop	{r7, pc}

08001776 <pushStr>:

//_____Uloží řetězec do bufferu_____//
BUFFER_STATE pushStr(RING_BUFFER* buffer, char* str, int len)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b086      	sub	sp, #24
 800177a:	af00      	add	r7, sp, #0
 800177c:	60f8      	str	r0, [r7, #12]
 800177e:	60b9      	str	r1, [r7, #8]
 8001780:	607a      	str	r2, [r7, #4]
	if(buffer->bufferSize < (buffer->filled + len))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6899      	ldr	r1, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	18cb      	adds	r3, r1, r3
 800178e:	429a      	cmp	r2, r3
 8001790:	da01      	bge.n	8001796 <pushStr+0x20>
		return BUFFER_FULL;
 8001792:	2302      	movs	r3, #2
 8001794:	e013      	b.n	80017be <pushStr+0x48>

	for(int i = 0; i < len; i++)
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	e00b      	b.n	80017b4 <pushStr+0x3e>
	{
		push(buffer, str[i]);
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	18d3      	adds	r3, r2, r3
 80017a2:	781a      	ldrb	r2, [r3, #0]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	0011      	movs	r1, r2
 80017a8:	0018      	movs	r0, r3
 80017aa:	f7ff ffad 	bl	8001708 <push>
	for(int i = 0; i < len; i++)
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	3301      	adds	r3, #1
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	dbef      	blt.n	800179c <pushStr+0x26>
	}

	return BUFFER_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	0018      	movs	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	b006      	add	sp, #24
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <pop>:

//_____Přečte a odstraní poslední znak z bufferu_____//
//Znak bude uložen na adresu v argumentu
BUFFER_STATE pop(RING_BUFFER* buffer, char* character)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
 80017ce:	6039      	str	r1, [r7, #0]
	if(buffer->status == BUFFER_EMPTY)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7d1b      	ldrb	r3, [r3, #20]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d101      	bne.n	80017dc <pop+0x16>
		return BUFFER_EMPTY;
 80017d8:	2301      	movs	r3, #1
 80017da:	e023      	b.n	8001824 <pop+0x5e>

	*character = buffer->buffer[buffer->first];
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	18d3      	adds	r3, r2, r3
 80017e6:	781a      	ldrb	r2, [r3, #0]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	701a      	strb	r2, [r3, #0]
	buffer->first = (buffer->first + 1) % (buffer->bufferSize);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	0019      	movs	r1, r3
 80017f8:	0010      	movs	r0, r2
 80017fa:	f7fe fe07 	bl	800040c <__aeabi_idivmod>
 80017fe:	000b      	movs	r3, r1
 8001800:	001a      	movs	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	60da      	str	r2, [r3, #12]
	buffer->filled--;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	1e5a      	subs	r2, r3, #1
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	609a      	str	r2, [r3, #8]
	buffer->status = (buffer->filled <= 0)? BUFFER_EMPTY : BUFFER_OK;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	1e5a      	subs	r2, r3, #1
 8001816:	4313      	orrs	r3, r2
 8001818:	0fdb      	lsrs	r3, r3, #31
 800181a:	b2db      	uxtb	r3, r3
 800181c:	001a      	movs	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	751a      	strb	r2, [r3, #20]

	return BUFFER_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	0018      	movs	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	b002      	add	sp, #8
 800182a:	bd80      	pop	{r7, pc}

0800182c <getCount>:



//_____Zjistí počet registrů_____//
static uint8_t getCount(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af02      	add	r7, sp, #8
	uint8_t question;
	uint8_t answer;
	regCount = 0;
 8001832:	4b1d      	ldr	r3, [pc, #116]	; (80018a8 <getCount+0x7c>)
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]

	do
	{
		question = 42;
 8001838:	1dfb      	adds	r3, r7, #7
 800183a:	222a      	movs	r2, #42	; 0x2a
 800183c:	701a      	strb	r2, [r3, #0]
		answer = 0;
 800183e:	1dbb      	adds	r3, r7, #6
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
		if(HAL_SPI_TransmitReceive(&hspi1, &question, &answer, 1, 100) != HAL_OK)
 8001844:	1dba      	adds	r2, r7, #6
 8001846:	1df9      	adds	r1, r7, #7
 8001848:	4818      	ldr	r0, [pc, #96]	; (80018ac <getCount+0x80>)
 800184a:	2364      	movs	r3, #100	; 0x64
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2301      	movs	r3, #1
 8001850:	f004 fd72 	bl	8006338 <HAL_SPI_TransmitReceive>
 8001854:	1e03      	subs	r3, r0, #0
 8001856:	d001      	beq.n	800185c <getCount+0x30>
			return 0;
 8001858:	2300      	movs	r3, #0
 800185a:	e021      	b.n	80018a0 <getCount+0x74>
		regCount++;
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <getCount+0x7c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	3301      	adds	r3, #1
 8001862:	b2da      	uxtb	r2, r3
 8001864:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <getCount+0x7c>)
 8001866:	701a      	strb	r2, [r3, #0]

		HAL_Delay(1);
 8001868:	2001      	movs	r0, #1
 800186a:	f000 fdf9 	bl	8002460 <HAL_Delay>

		if(regCount >= 100)	//Ošetření nepřipojených relé desek
 800186e:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <getCount+0x7c>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b63      	cmp	r3, #99	; 0x63
 8001874:	d906      	bls.n	8001884 <getCount+0x58>
		{
			flags.conErr = 1;
 8001876:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <getCount+0x84>)
 8001878:	7e1a      	ldrb	r2, [r3, #24]
 800187a:	2104      	movs	r1, #4
 800187c:	430a      	orrs	r2, r1
 800187e:	761a      	strb	r2, [r3, #24]
			return 0;
 8001880:	2300      	movs	r3, #0
 8001882:	e00d      	b.n	80018a0 <getCount+0x74>
		}
	}
	while(answer != question);
 8001884:	1dbb      	adds	r3, r7, #6
 8001886:	781a      	ldrb	r2, [r3, #0]
 8001888:	1dfb      	adds	r3, r7, #7
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	429a      	cmp	r2, r3
 800188e:	d1d3      	bne.n	8001838 <getCount+0xc>

	regCount--;
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <getCount+0x7c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	3b01      	subs	r3, #1
 8001896:	b2da      	uxtb	r2, r3
 8001898:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <getCount+0x7c>)
 800189a:	701a      	strb	r2, [r3, #0]

	return regCount;
 800189c:	4b02      	ldr	r3, [pc, #8]	; (80018a8 <getCount+0x7c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
}
 80018a0:	0018      	movs	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	b002      	add	sp, #8
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200006c5 	.word	0x200006c5
 80018ac:	20000574 	.word	0x20000574
 80018b0:	20000620 	.word	0x20000620

080018b4 <regInit>:

//_____Inicializuje registry_____//
REG_STATE regInit(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
	REG_CLR_ACTIVE;
 80018ba:	2380      	movs	r3, #128	; 0x80
 80018bc:	019b      	lsls	r3, r3, #6
 80018be:	482f      	ldr	r0, [pc, #188]	; (800197c <regInit+0xc8>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	0019      	movs	r1, r3
 80018c4:	f001 fe61 	bl	800358a <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80018c8:	2005      	movs	r0, #5
 80018ca:	f000 fdc9 	bl	8002460 <HAL_Delay>
	REG_CLR_INACTIVE;
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	019b      	lsls	r3, r3, #6
 80018d2:	482a      	ldr	r0, [pc, #168]	; (800197c <regInit+0xc8>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	0019      	movs	r1, r3
 80018d8:	f001 fe57 	bl	800358a <HAL_GPIO_WritePin>

	REG_DISABLE;
 80018dc:	2380      	movs	r3, #128	; 0x80
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	4826      	ldr	r0, [pc, #152]	; (800197c <regInit+0xc8>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	0019      	movs	r1, r3
 80018e6:	f001 fe50 	bl	800358a <HAL_GPIO_WritePin>

	if(getCount() == 0)
 80018ea:	f7ff ff9f 	bl	800182c <getCount>
 80018ee:	1e03      	subs	r3, r0, #0
 80018f0:	d101      	bne.n	80018f6 <regInit+0x42>
	{
		return REG_CON_ERR;	//Connection error
 80018f2:	2301      	movs	r3, #1
 80018f4:	e03e      	b.n	8001974 <regInit+0xc0>
	}

	regValues = (uint8_t*) malloc(regCount * sizeof(uint8_t));
 80018f6:	4b22      	ldr	r3, [pc, #136]	; (8001980 <regInit+0xcc>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	0018      	movs	r0, r3
 80018fc:	f00a ffaa 	bl	800c854 <malloc>
 8001900:	0003      	movs	r3, r0
 8001902:	001a      	movs	r2, r3
 8001904:	4b1f      	ldr	r3, [pc, #124]	; (8001984 <regInit+0xd0>)
 8001906:	601a      	str	r2, [r3, #0]
	if(regValues == NULL)
 8001908:	4b1e      	ldr	r3, [pc, #120]	; (8001984 <regInit+0xd0>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d104      	bne.n	800191a <regInit+0x66>
	{
		regState = REG_ERR;
 8001910:	4b1d      	ldr	r3, [pc, #116]	; (8001988 <regInit+0xd4>)
 8001912:	2202      	movs	r2, #2
 8001914:	701a      	strb	r2, [r3, #0]
		return REG_ERR;
 8001916:	2302      	movs	r3, #2
 8001918:	e02c      	b.n	8001974 <regInit+0xc0>
	}

	for(int i = 0; i < regCount; i++)
 800191a:	2300      	movs	r3, #0
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	e008      	b.n	8001932 <regInit+0x7e>
	{
		regValues[i] = 0;
 8001920:	4b18      	ldr	r3, [pc, #96]	; (8001984 <regInit+0xd0>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	18d3      	adds	r3, r2, r3
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < regCount; i++)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	3301      	adds	r3, #1
 8001930:	607b      	str	r3, [r7, #4]
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <regInit+0xcc>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	001a      	movs	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4293      	cmp	r3, r2
 800193c:	dbf0      	blt.n	8001920 <regInit+0x6c>
	}

	sendData();
 800193e:	f000 f827 	bl	8001990 <sendData>

	REG_ENABLE;
 8001942:	2380      	movs	r3, #128	; 0x80
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	480d      	ldr	r0, [pc, #52]	; (800197c <regInit+0xc8>)
 8001948:	2200      	movs	r2, #0
 800194a:	0019      	movs	r1, r3
 800194c:	f001 fe1d 	bl	800358a <HAL_GPIO_WritePin>

	regState = (HAL_SPI_Transmit(&hspi1, &regValues[0], regCount, 100) == HAL_OK)? REG_OK : REG_ERR;
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <regInit+0xd0>)
 8001952:	6819      	ldr	r1, [r3, #0]
 8001954:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <regInit+0xcc>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	b29a      	uxth	r2, r3
 800195a:	480c      	ldr	r0, [pc, #48]	; (800198c <regInit+0xd8>)
 800195c:	2364      	movs	r3, #100	; 0x64
 800195e:	f004 fb93 	bl	8006088 <HAL_SPI_Transmit>
 8001962:	1e03      	subs	r3, r0, #0
 8001964:	d101      	bne.n	800196a <regInit+0xb6>
 8001966:	2200      	movs	r2, #0
 8001968:	e000      	b.n	800196c <regInit+0xb8>
 800196a:	2202      	movs	r2, #2
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <regInit+0xd4>)
 800196e:	701a      	strb	r2, [r3, #0]
	return regState;
 8001970:	4b05      	ldr	r3, [pc, #20]	; (8001988 <regInit+0xd4>)
 8001972:	781b      	ldrb	r3, [r3, #0]
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	b002      	add	sp, #8
 800197a:	bd80      	pop	{r7, pc}
 800197c:	48000400 	.word	0x48000400
 8001980:	200006c5 	.word	0x200006c5
 8001984:	200006c0 	.word	0x200006c0
 8001988:	200006c4 	.word	0x200006c4
 800198c:	20000574 	.word	0x20000574

08001990 <sendData>:

//_____Pošle data z regValues do registrů_____//
REG_STATE sendData(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	if(HAL_SPI_Transmit(&hspi1, &regValues[0], regCount, 100) == HAL_OK)
 8001994:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <sendData+0x54>)
 8001996:	6819      	ldr	r1, [r3, #0]
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <sendData+0x58>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b29a      	uxth	r2, r3
 800199e:	4813      	ldr	r0, [pc, #76]	; (80019ec <sendData+0x5c>)
 80019a0:	2364      	movs	r3, #100	; 0x64
 80019a2:	f004 fb71 	bl	8006088 <HAL_SPI_Transmit>
 80019a6:	1e03      	subs	r3, r0, #0
 80019a8:	d114      	bne.n	80019d4 <sendData+0x44>
	{
		//vytvoř pulz na RCLK¨
		REG_RCLK_HIGH;
 80019aa:	2380      	movs	r3, #128	; 0x80
 80019ac:	01db      	lsls	r3, r3, #7
 80019ae:	4810      	ldr	r0, [pc, #64]	; (80019f0 <sendData+0x60>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	0019      	movs	r1, r3
 80019b4:	f001 fde9 	bl	800358a <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80019b8:	2001      	movs	r0, #1
 80019ba:	f000 fd51 	bl	8002460 <HAL_Delay>
		REG_RCLK_LOW;
 80019be:	2380      	movs	r3, #128	; 0x80
 80019c0:	01db      	lsls	r3, r3, #7
 80019c2:	480b      	ldr	r0, [pc, #44]	; (80019f0 <sendData+0x60>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	0019      	movs	r1, r3
 80019c8:	f001 fddf 	bl	800358a <HAL_GPIO_WritePin>

		regState = REG_OK;
 80019cc:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <sendData+0x64>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]
 80019d2:	e002      	b.n	80019da <sendData+0x4a>
	}
	else
	{
		regState = REG_ERR;
 80019d4:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <sendData+0x64>)
 80019d6:	2202      	movs	r2, #2
 80019d8:	701a      	strb	r2, [r3, #0]
	}

	return regState;
 80019da:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <sendData+0x64>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
}
 80019de:	0018      	movs	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200006c0 	.word	0x200006c0
 80019e8:	200006c5 	.word	0x200006c5
 80019ec:	20000574 	.word	0x20000574
 80019f0:	48000400 	.word	0x48000400
 80019f4:	200006c4 	.word	0x200006c4

080019f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fe:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <HAL_MspInit+0x44>)
 8001a00:	699a      	ldr	r2, [r3, #24]
 8001a02:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <HAL_MspInit+0x44>)
 8001a04:	2101      	movs	r1, #1
 8001a06:	430a      	orrs	r2, r1
 8001a08:	619a      	str	r2, [r3, #24]
 8001a0a:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <HAL_MspInit+0x44>)
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4013      	ands	r3, r2
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_MspInit+0x44>)
 8001a18:	69da      	ldr	r2, [r3, #28]
 8001a1a:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <HAL_MspInit+0x44>)
 8001a1c:	2180      	movs	r1, #128	; 0x80
 8001a1e:	0549      	lsls	r1, r1, #21
 8001a20:	430a      	orrs	r2, r1
 8001a22:	61da      	str	r2, [r3, #28]
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_MspInit+0x44>)
 8001a26:	69da      	ldr	r2, [r3, #28]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	055b      	lsls	r3, r3, #21
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a32:	46c0      	nop			; (mov r8, r8)
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b002      	add	sp, #8
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	40021000 	.word	0x40021000

08001a40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a40:	b590      	push	{r4, r7, lr}
 8001a42:	b08d      	sub	sp, #52	; 0x34
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	241c      	movs	r4, #28
 8001a4a:	193b      	adds	r3, r7, r4
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	2314      	movs	r3, #20
 8001a50:	001a      	movs	r2, r3
 8001a52:	2100      	movs	r1, #0
 8001a54:	f00a ff12 	bl	800c87c <memset>
  if(hadc->Instance==ADC1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a4a      	ldr	r2, [pc, #296]	; (8001b88 <HAL_ADC_MspInit+0x148>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d000      	beq.n	8001a64 <HAL_ADC_MspInit+0x24>
 8001a62:	e08d      	b.n	8001b80 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a64:	4b49      	ldr	r3, [pc, #292]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a66:	699a      	ldr	r2, [r3, #24]
 8001a68:	4b48      	ldr	r3, [pc, #288]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a6a:	2180      	movs	r1, #128	; 0x80
 8001a6c:	0089      	lsls	r1, r1, #2
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	619a      	str	r2, [r3, #24]
 8001a72:	4b46      	ldr	r3, [pc, #280]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a74:	699a      	ldr	r2, [r3, #24]
 8001a76:	2380      	movs	r3, #128	; 0x80
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
 8001a7e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a80:	4b42      	ldr	r3, [pc, #264]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a82:	695a      	ldr	r2, [r3, #20]
 8001a84:	4b41      	ldr	r3, [pc, #260]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a86:	2180      	movs	r1, #128	; 0x80
 8001a88:	0309      	lsls	r1, r1, #12
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	615a      	str	r2, [r3, #20]
 8001a8e:	4b3f      	ldr	r3, [pc, #252]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a90:	695a      	ldr	r2, [r3, #20]
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	031b      	lsls	r3, r3, #12
 8001a96:	4013      	ands	r3, r2
 8001a98:	617b      	str	r3, [r7, #20]
 8001a9a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9c:	4b3b      	ldr	r3, [pc, #236]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001a9e:	695a      	ldr	r2, [r3, #20]
 8001aa0:	4b3a      	ldr	r3, [pc, #232]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001aa2:	2180      	movs	r1, #128	; 0x80
 8001aa4:	0289      	lsls	r1, r1, #10
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	615a      	str	r2, [r3, #20]
 8001aaa:	4b38      	ldr	r3, [pc, #224]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001aac:	695a      	ldr	r2, [r3, #20]
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	029b      	lsls	r3, r3, #10
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab8:	4b34      	ldr	r3, [pc, #208]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001aba:	695a      	ldr	r2, [r3, #20]
 8001abc:	4b33      	ldr	r3, [pc, #204]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001abe:	2180      	movs	r1, #128	; 0x80
 8001ac0:	02c9      	lsls	r1, r1, #11
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	615a      	str	r2, [r3, #20]
 8001ac6:	4b31      	ldr	r3, [pc, #196]	; (8001b8c <HAL_ADC_MspInit+0x14c>)
 8001ac8:	695a      	ldr	r2, [r3, #20]
 8001aca:	2380      	movs	r3, #128	; 0x80
 8001acc:	02db      	lsls	r3, r3, #11
 8001ace:	4013      	ands	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ad4:	193b      	adds	r3, r7, r4
 8001ad6:	223f      	movs	r2, #63	; 0x3f
 8001ad8:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ada:	193b      	adds	r3, r7, r4
 8001adc:	2203      	movs	r2, #3
 8001ade:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	193b      	adds	r3, r7, r4
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae6:	193b      	adds	r3, r7, r4
 8001ae8:	4a29      	ldr	r2, [pc, #164]	; (8001b90 <HAL_ADC_MspInit+0x150>)
 8001aea:	0019      	movs	r1, r3
 8001aec:	0010      	movs	r0, r2
 8001aee:	f001 fbb7 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001af2:	193b      	adds	r3, r7, r4
 8001af4:	22ff      	movs	r2, #255	; 0xff
 8001af6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001af8:	193b      	adds	r3, r7, r4
 8001afa:	2203      	movs	r2, #3
 8001afc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	193b      	adds	r3, r7, r4
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	193a      	adds	r2, r7, r4
 8001b06:	2390      	movs	r3, #144	; 0x90
 8001b08:	05db      	lsls	r3, r3, #23
 8001b0a:	0011      	movs	r1, r2
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f001 fba7 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b12:	193b      	adds	r3, r7, r4
 8001b14:	2203      	movs	r2, #3
 8001b16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b18:	193b      	adds	r3, r7, r4
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	193b      	adds	r3, r7, r4
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b24:	193b      	adds	r3, r7, r4
 8001b26:	4a1b      	ldr	r2, [pc, #108]	; (8001b94 <HAL_ADC_MspInit+0x154>)
 8001b28:	0019      	movs	r1, r3
 8001b2a:	0010      	movs	r0, r2
 8001b2c:	f001 fb98 	bl	8003260 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001b30:	4b19      	ldr	r3, [pc, #100]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b32:	4a1a      	ldr	r2, [pc, #104]	; (8001b9c <HAL_ADC_MspInit+0x15c>)
 8001b34:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b36:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b44:	2280      	movs	r2, #128	; 0x80
 8001b46:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b48:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b4a:	2280      	movs	r2, #128	; 0x80
 8001b4c:	0052      	lsls	r2, r2, #1
 8001b4e:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b52:	2280      	movs	r2, #128	; 0x80
 8001b54:	00d2      	lsls	r2, r2, #3
 8001b56:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8001b58:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b66:	0018      	movs	r0, r3
 8001b68:	f001 f964 	bl	8002e34 <HAL_DMA_Init>
 8001b6c:	1e03      	subs	r3, r0, #0
 8001b6e:	d001      	beq.n	8001b74 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8001b70:	f7ff fd90 	bl	8001694 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a08      	ldr	r2, [pc, #32]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b78:	631a      	str	r2, [r3, #48]	; 0x30
 8001b7a:	4b07      	ldr	r3, [pc, #28]	; (8001b98 <HAL_ADC_MspInit+0x158>)
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b80:	46c0      	nop			; (mov r8, r8)
 8001b82:	46bd      	mov	sp, r7
 8001b84:	b00d      	add	sp, #52	; 0x34
 8001b86:	bd90      	pop	{r4, r7, pc}
 8001b88:	40012400 	.word	0x40012400
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	48000800 	.word	0x48000800
 8001b94:	48000400 	.word	0x48000400
 8001b98:	2000063c 	.word	0x2000063c
 8001b9c:	40020008 	.word	0x40020008

08001ba0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b08b      	sub	sp, #44	; 0x2c
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	2414      	movs	r4, #20
 8001baa:	193b      	adds	r3, r7, r4
 8001bac:	0018      	movs	r0, r3
 8001bae:	2314      	movs	r3, #20
 8001bb0:	001a      	movs	r2, r3
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	f00a fe62 	bl	800c87c <memset>
  if(hspi->Instance==SPI1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a1c      	ldr	r2, [pc, #112]	; (8001c30 <HAL_SPI_MspInit+0x90>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d131      	bne.n	8001c26 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <HAL_SPI_MspInit+0x94>)
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_SPI_MspInit+0x94>)
 8001bc8:	2180      	movs	r1, #128	; 0x80
 8001bca:	0149      	lsls	r1, r1, #5
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	619a      	str	r2, [r3, #24]
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <HAL_SPI_MspInit+0x94>)
 8001bd2:	699a      	ldr	r2, [r3, #24]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	015b      	lsls	r3, r3, #5
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bde:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <HAL_SPI_MspInit+0x94>)
 8001be0:	695a      	ldr	r2, [r3, #20]
 8001be2:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <HAL_SPI_MspInit+0x94>)
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	02c9      	lsls	r1, r1, #11
 8001be8:	430a      	orrs	r2, r1
 8001bea:	615a      	str	r2, [r3, #20]
 8001bec:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <HAL_SPI_MspInit+0x94>)
 8001bee:	695a      	ldr	r2, [r3, #20]
 8001bf0:	2380      	movs	r3, #128	; 0x80
 8001bf2:	02db      	lsls	r3, r3, #11
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001bfa:	0021      	movs	r1, r4
 8001bfc:	187b      	adds	r3, r7, r1
 8001bfe:	2238      	movs	r2, #56	; 0x38
 8001c00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	187b      	adds	r3, r7, r1
 8001c04:	2202      	movs	r2, #2
 8001c06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	187b      	adds	r3, r7, r1
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c0e:	187b      	adds	r3, r7, r1
 8001c10:	2203      	movs	r2, #3
 8001c12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001c14:	187b      	adds	r3, r7, r1
 8001c16:	2200      	movs	r2, #0
 8001c18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1a:	187b      	adds	r3, r7, r1
 8001c1c:	4a06      	ldr	r2, [pc, #24]	; (8001c38 <HAL_SPI_MspInit+0x98>)
 8001c1e:	0019      	movs	r1, r3
 8001c20:	0010      	movs	r0, r2
 8001c22:	f001 fb1d 	bl	8003260 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c26:	46c0      	nop			; (mov r8, r8)
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b00b      	add	sp, #44	; 0x2c
 8001c2c:	bd90      	pop	{r4, r7, pc}
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	40013000 	.word	0x40013000
 8001c34:	40021000 	.word	0x40021000
 8001c38:	48000400 	.word	0x48000400

08001c3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a0e      	ldr	r2, [pc, #56]	; (8001c84 <HAL_TIM_Base_MspInit+0x48>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d115      	bne.n	8001c7a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <HAL_TIM_Base_MspInit+0x4c>)
 8001c50:	69da      	ldr	r2, [r3, #28]
 8001c52:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <HAL_TIM_Base_MspInit+0x4c>)
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	0049      	lsls	r1, r1, #1
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	61da      	str	r2, [r3, #28]
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <HAL_TIM_Base_MspInit+0x4c>)
 8001c5e:	69da      	ldr	r2, [r3, #28]
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	4013      	ands	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	2013      	movs	r0, #19
 8001c70:	f001 f8ae 	bl	8002dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001c74:	2013      	movs	r0, #19
 8001c76:	f001 f8c0 	bl	8002dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b004      	add	sp, #16
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	46c0      	nop			; (mov r8, r8)
 8001c84:	40002000 	.word	0x40002000
 8001c88:	40021000 	.word	0x40021000

08001c8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b08b      	sub	sp, #44	; 0x2c
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	2414      	movs	r4, #20
 8001c96:	193b      	adds	r3, r7, r4
 8001c98:	0018      	movs	r0, r3
 8001c9a:	2314      	movs	r3, #20
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	f00a fdec 	bl	800c87c <memset>
  if(huart->Instance==USART3)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a20      	ldr	r2, [pc, #128]	; (8001d2c <HAL_UART_MspInit+0xa0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d13a      	bne.n	8001d24 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cae:	4b20      	ldr	r3, [pc, #128]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001cb0:	69da      	ldr	r2, [r3, #28]
 8001cb2:	4b1f      	ldr	r3, [pc, #124]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001cb4:	2180      	movs	r1, #128	; 0x80
 8001cb6:	02c9      	lsls	r1, r1, #11
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	61da      	str	r2, [r3, #28]
 8001cbc:	4b1c      	ldr	r3, [pc, #112]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001cbe:	69da      	ldr	r2, [r3, #28]
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	02db      	lsls	r3, r3, #11
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cca:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001ccc:	695a      	ldr	r2, [r3, #20]
 8001cce:	4b18      	ldr	r3, [pc, #96]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001cd0:	2180      	movs	r1, #128	; 0x80
 8001cd2:	0309      	lsls	r1, r1, #12
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	615a      	str	r2, [r3, #20]
 8001cd8:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	2380      	movs	r3, #128	; 0x80
 8001cde:	031b      	lsls	r3, r3, #12
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ce6:	193b      	adds	r3, r7, r4
 8001ce8:	22c0      	movs	r2, #192	; 0xc0
 8001cea:	0112      	lsls	r2, r2, #4
 8001cec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	0021      	movs	r1, r4
 8001cf0:	187b      	adds	r3, r7, r1
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	187b      	adds	r3, r7, r1
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cfc:	187b      	adds	r3, r7, r1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 8001d02:	187b      	adds	r3, r7, r1
 8001d04:	2201      	movs	r2, #1
 8001d06:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d08:	187b      	adds	r3, r7, r1
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	0010      	movs	r0, r2
 8001d10:	f001 faa6 	bl	8003260 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2100      	movs	r1, #0
 8001d18:	201d      	movs	r0, #29
 8001d1a:	f001 f859 	bl	8002dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8001d1e:	201d      	movs	r0, #29
 8001d20:	f001 f86b 	bl	8002dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d24:	46c0      	nop			; (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b00b      	add	sp, #44	; 0x2c
 8001d2a:	bd90      	pop	{r4, r7, pc}
 8001d2c:	40004800 	.word	0x40004800
 8001d30:	40021000 	.word	0x40021000
 8001d34:	48000800 	.word	0x48000800

08001d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d3c:	e7fe      	b.n	8001d3c <NMI_Handler+0x4>

08001d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d42:	e7fe      	b.n	8001d42 <HardFault_Handler+0x4>

08001d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d48:	46c0      	nop			; (mov r8, r8)
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5c:	f000 fb64 	bl	8002428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d60:	46c0      	nop			; (mov r8, r8)
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001d6a:	2380      	movs	r3, #128	; 0x80
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f001 fc44 	bl	80035fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f001 fc3f 	bl	80035fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001d88:	4b03      	ldr	r3, [pc, #12]	; (8001d98 <DMA1_Channel1_IRQHandler+0x14>)
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f001 f97d 	bl	800308a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d90:	46c0      	nop			; (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	2000063c 	.word	0x2000063c

08001d9c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001da0:	4b03      	ldr	r3, [pc, #12]	; (8001db0 <TIM14_IRQHandler+0x14>)
 8001da2:	0018      	movs	r0, r3
 8001da4:	f004 ff0a 	bl	8006bbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	200005d8 	.word	0x200005d8

08001db4 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001db8:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <USART3_4_IRQHandler+0x14>)
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f005 fb6c 	bl	8007498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8001dc0:	46c0      	nop			; (mov r8, r8)
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	46c0      	nop			; (mov r8, r8)
 8001dc8:	200004f0 	.word	0x200004f0

08001dcc <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001dd0:	4b03      	ldr	r3, [pc, #12]	; (8001de0 <USB_IRQHandler+0x14>)
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f001 fd64 	bl	80038a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8001dd8:	46c0      	nop			; (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	46c0      	nop			; (mov r8, r8)
 8001de0:	20001370 	.word	0x20001370

08001de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dec:	4a14      	ldr	r2, [pc, #80]	; (8001e40 <_sbrk+0x5c>)
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <_sbrk+0x60>)
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <_sbrk+0x64>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d102      	bne.n	8001e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e00:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <_sbrk+0x64>)
 8001e02:	4a12      	ldr	r2, [pc, #72]	; (8001e4c <_sbrk+0x68>)
 8001e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <_sbrk+0x64>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	18d3      	adds	r3, r2, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d207      	bcs.n	8001e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e14:	f00a fcf4 	bl	800c800 <__errno>
 8001e18:	0003      	movs	r3, r0
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	425b      	negs	r3, r3
 8001e22:	e009      	b.n	8001e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <_sbrk+0x64>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2a:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <_sbrk+0x64>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	18d2      	adds	r2, r2, r3
 8001e32:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <_sbrk+0x64>)
 8001e34:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001e36:	68fb      	ldr	r3, [r7, #12]
}
 8001e38:	0018      	movs	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b006      	add	sp, #24
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20004000 	.word	0x20004000
 8001e44:	00000400 	.word	0x00000400
 8001e48:	20000258 	.word	0x20000258
 8001e4c:	20001678 	.word	0x20001678

08001e50 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001e54:	46c0      	nop			; (mov r8, r8)
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <currentPhase>:
static void startTest();
static void stopTest();

//_____Dotaz na aktuální fázi testu_____//
TEST_PHASE currentPhase()
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	return testPhase;
 8001e60:	4b02      	ldr	r3, [pc, #8]	; (8001e6c <currentPhase+0x10>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
}
 8001e64:	0018      	movs	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	2000025c 	.word	0x2000025c

08001e70 <testHandler>:

//_____Funkce pro řízení testu_____//
void testHandler()
{
 8001e70:	b5b0      	push	{r4, r5, r7, lr}
 8001e72:	b092      	sub	sp, #72	; 0x48
 8001e74:	af02      	add	r7, sp, #8
	flags.testProgress = 0;
 8001e76:	4bdb      	ldr	r3, [pc, #876]	; (80021e4 <testHandler+0x374>)
 8001e78:	7e1a      	ldrb	r2, [r3, #24]
 8001e7a:	2102      	movs	r1, #2
 8001e7c:	438a      	bics	r2, r1
 8001e7e:	761a      	strb	r2, [r3, #24]

	if(flags.instructions.startRequest)
 8001e80:	4bd8      	ldr	r3, [pc, #864]	; (80021e4 <testHandler+0x374>)
 8001e82:	7b1b      	ldrb	r3, [r3, #12]
 8001e84:	2201      	movs	r2, #1
 8001e86:	4013      	ands	r3, r2
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d02f      	beq.n	8001eee <testHandler+0x7e>
	{
		if(testPhase == WAITING)
 8001e8e:	4bd6      	ldr	r3, [pc, #856]	; (80021e8 <testHandler+0x378>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d126      	bne.n	8001ee4 <testHandler+0x74>
		{
			if(flags.conErr)
 8001e96:	4bd3      	ldr	r3, [pc, #844]	; (80021e4 <testHandler+0x374>)
 8001e98:	7e1b      	ldrb	r3, [r3, #24]
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d01c      	beq.n	8001ede <testHandler+0x6e>
			{
				char txt[] = {"Relay PCB connection error\n"};
 8001ea4:	211c      	movs	r1, #28
 8001ea6:	187b      	adds	r3, r7, r1
 8001ea8:	4ad0      	ldr	r2, [pc, #832]	; (80021ec <testHandler+0x37c>)
 8001eaa:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001eac:	c331      	stmia	r3!, {r0, r4, r5}
 8001eae:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001eb0:	c331      	stmia	r3!, {r0, r4, r5}
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	601a      	str	r2, [r3, #0]
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
 8001eb6:	4bce      	ldr	r3, [pc, #824]	; (80021f0 <testHandler+0x380>)
 8001eb8:	681c      	ldr	r4, [r3, #0]
 8001eba:	000d      	movs	r5, r1
 8001ebc:	187b      	adds	r3, r7, r1
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f7fe f922 	bl	8000108 <strlen>
 8001ec4:	0003      	movs	r3, r0
 8001ec6:	001a      	movs	r2, r3
 8001ec8:	197b      	adds	r3, r7, r5
 8001eca:	0019      	movs	r1, r3
 8001ecc:	0020      	movs	r0, r4
 8001ece:	f7ff fc52 	bl	8001776 <pushStr>
				flags.instructions.startRequest = 0;
 8001ed2:	4bc4      	ldr	r3, [pc, #784]	; (80021e4 <testHandler+0x374>)
 8001ed4:	7b1a      	ldrb	r2, [r3, #12]
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	438a      	bics	r2, r1
 8001eda:	731a      	strb	r2, [r3, #12]
 8001edc:	e007      	b.n	8001eee <testHandler+0x7e>
			}
			else
			{
				startTest();
 8001ede:	f000 f999 	bl	8002214 <startTest>
 8001ee2:	e004      	b.n	8001eee <testHandler+0x7e>
			}
		}
		else
		{
			flags.startConflict = 1;
 8001ee4:	4bbf      	ldr	r3, [pc, #764]	; (80021e4 <testHandler+0x374>)
 8001ee6:	7e1a      	ldrb	r2, [r3, #24]
 8001ee8:	2101      	movs	r1, #1
 8001eea:	430a      	orrs	r2, r1
 8001eec:	761a      	strb	r2, [r3, #24]
		}
	}
	if(flags.instructions.stopRequest)
 8001eee:	4bbd      	ldr	r3, [pc, #756]	; (80021e4 <testHandler+0x374>)
 8001ef0:	7b1b      	ldrb	r3, [r3, #12]
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <testHandler+0x90>
	{
		stopTest();
 8001efc:	f000 f9ec 	bl	80022d8 <stopTest>
	}

	switch(testPhase)
 8001f00:	4bb9      	ldr	r3, [pc, #740]	; (80021e8 <testHandler+0x378>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b06      	cmp	r3, #6
 8001f06:	d900      	bls.n	8001f0a <testHandler+0x9a>
 8001f08:	e17f      	b.n	800220a <testHandler+0x39a>
 8001f0a:	009a      	lsls	r2, r3, #2
 8001f0c:	4bb9      	ldr	r3, [pc, #740]	; (80021f4 <testHandler+0x384>)
 8001f0e:	18d3      	adds	r3, r2, r3
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	469f      	mov	pc, r3
	{
	case WAITING:
		flags.testProgress = 0;
 8001f14:	4bb3      	ldr	r3, [pc, #716]	; (80021e4 <testHandler+0x374>)
 8001f16:	7e1a      	ldrb	r2, [r3, #24]
 8001f18:	2102      	movs	r1, #2
 8001f1a:	438a      	bics	r2, r1
 8001f1c:	761a      	strb	r2, [r3, #24]
		flags.meas.measRequest = 0;
 8001f1e:	4bb1      	ldr	r3, [pc, #708]	; (80021e4 <testHandler+0x374>)
 8001f20:	7d1a      	ldrb	r2, [r3, #20]
 8001f22:	2101      	movs	r1, #1
 8001f24:	438a      	bics	r2, r1
 8001f26:	751a      	strb	r2, [r3, #20]
		break;
 8001f28:	e16f      	b.n	800220a <testHandler+0x39a>
	case START:

		//___Pokud je dokončeno měření napětí naprázdno...____//
		if(flags.meas.measComplete)
 8001f2a:	4bae      	ldr	r3, [pc, #696]	; (80021e4 <testHandler+0x374>)
 8001f2c:	7d1b      	ldrb	r3, [r3, #20]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	4013      	ands	r3, r2
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d006      	beq.n	8001f46 <testHandler+0xd6>
		{
			testPhase++;
 8001f38:	4bab      	ldr	r3, [pc, #684]	; (80021e8 <testHandler+0x378>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	4ba9      	ldr	r3, [pc, #676]	; (80021e8 <testHandler+0x378>)
 8001f42:	701a      	strb	r2, [r3, #0]
		}
		else if(sysTime[SYSTIME_SEC] == 1)	//Pauza pro ustálení po sepnutí relé
		{
			flags.meas.measRequest = 1;
		}
		break;
 8001f44:	e146      	b.n	80021d4 <testHandler+0x364>
		else if(sysTime[SYSTIME_SEC] == 1)	//Pauza pro ustálení po sepnutí relé
 8001f46:	4bac      	ldr	r3, [pc, #688]	; (80021f8 <testHandler+0x388>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d000      	beq.n	8001f50 <testHandler+0xe0>
 8001f4e:	e141      	b.n	80021d4 <testHandler+0x364>
			flags.meas.measRequest = 1;
 8001f50:	4ba4      	ldr	r3, [pc, #656]	; (80021e4 <testHandler+0x374>)
 8001f52:	7d1a      	ldrb	r2, [r3, #20]
 8001f54:	2101      	movs	r1, #1
 8001f56:	430a      	orrs	r2, r1
 8001f58:	751a      	strb	r2, [r3, #20]
		break;
 8001f5a:	e13b      	b.n	80021d4 <testHandler+0x364>
	case START_DONE:
		//___Připojení zátěže___//
		LOAD_MIN_ON;
 8001f5c:	4ba7      	ldr	r3, [pc, #668]	; (80021fc <testHandler+0x38c>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	2180      	movs	r1, #128	; 0x80
 8001f62:	0018      	movs	r0, r3
 8001f64:	f001 fb11 	bl	800358a <HAL_GPIO_WritePin>
		LOAD_MAX_ON;
 8001f68:	4ba4      	ldr	r3, [pc, #656]	; (80021fc <testHandler+0x38c>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	2140      	movs	r1, #64	; 0x40
 8001f6e:	0018      	movs	r0, r3
 8001f70:	f001 fb0b 	bl	800358a <HAL_GPIO_WritePin>

		testPhase++;
 8001f74:	4b9c      	ldr	r3, [pc, #624]	; (80021e8 <testHandler+0x378>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	4b9a      	ldr	r3, [pc, #616]	; (80021e8 <testHandler+0x378>)
 8001f7e:	701a      	strb	r2, [r3, #0]
		flags.testProgress = 1;
 8001f80:	4b98      	ldr	r3, [pc, #608]	; (80021e4 <testHandler+0x374>)
 8001f82:	7e1a      	ldrb	r2, [r3, #24]
 8001f84:	2102      	movs	r1, #2
 8001f86:	430a      	orrs	r2, r1
 8001f88:	761a      	strb	r2, [r3, #24]
		//flags.ui.shortBeep = 1;

		PROGRESS_ON(*sourceInTesting, PROGRESS_LED1);	//blikání druhé progress led
 8001f8a:	4b9d      	ldr	r3, [pc, #628]	; (8002200 <testHandler+0x390>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	781a      	ldrb	r2, [r3, #0]
 8001f90:	4b9b      	ldr	r3, [pc, #620]	; (8002200 <testHandler+0x390>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2120      	movs	r1, #32
 8001f96:	430a      	orrs	r2, r1
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	701a      	strb	r2, [r3, #0]
		sendData();
 8001f9c:	f7ff fcf8 	bl	8001990 <sendData>

		//___Nulování času___//
		for(int i = 1; i < 4; i++)
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fa4:	e007      	b.n	8001fb6 <testHandler+0x146>
		{
			sysTime[i] = 0;
 8001fa6:	4b94      	ldr	r3, [pc, #592]	; (80021f8 <testHandler+0x388>)
 8001fa8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001faa:	0092      	lsls	r2, r2, #2
 8001fac:	2100      	movs	r1, #0
 8001fae:	50d1      	str	r1, [r2, r3]
		for(int i = 1; i < 4; i++)
 8001fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	ddf4      	ble.n	8001fa6 <testHandler+0x136>
		}
		break;
 8001fbc:	e125      	b.n	800220a <testHandler+0x39a>
	case MAIN_TEST:
		if(flags.time.sec)	//___Změna času___//
 8001fbe:	4b89      	ldr	r3, [pc, #548]	; (80021e4 <testHandler+0x374>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d026      	beq.n	800201a <testHandler+0x1aa>
		{
			char time[9] = {0};
 8001fcc:	2510      	movs	r5, #16
 8001fce:	197b      	adds	r3, r7, r5
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	2205      	movs	r2, #5
 8001fd8:	2100      	movs	r1, #0
 8001fda:	0018      	movs	r0, r3
 8001fdc:	f00a fc4e 	bl	800c87c <memset>
			sprintf(time, "%d:%d:%d", 60-sysTime[SYSTIME_SEC], 60-sysTime[SYSTIME_MIN], 3-sysTime[SYSTIME_HOUR]);
 8001fe0:	4b85      	ldr	r3, [pc, #532]	; (80021f8 <testHandler+0x388>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	223c      	movs	r2, #60	; 0x3c
 8001fe6:	1ad2      	subs	r2, r2, r3
 8001fe8:	4b83      	ldr	r3, [pc, #524]	; (80021f8 <testHandler+0x388>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	213c      	movs	r1, #60	; 0x3c
 8001fee:	1acc      	subs	r4, r1, r3
 8001ff0:	4b81      	ldr	r3, [pc, #516]	; (80021f8 <testHandler+0x388>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	2103      	movs	r1, #3
 8001ff6:	1acb      	subs	r3, r1, r3
 8001ff8:	4982      	ldr	r1, [pc, #520]	; (8002204 <testHandler+0x394>)
 8001ffa:	1978      	adds	r0, r7, r5
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	0023      	movs	r3, r4
 8002000:	f00a fcfe 	bl	800ca00 <siprintf>
			//writeRow(time, strlen(time), 0, LEFT);

			PROGRESS_RUNNING(*sourceInTesting, PROGRESS_LED2);	//blikání druhé progress led
 8002004:	4b7e      	ldr	r3, [pc, #504]	; (8002200 <testHandler+0x390>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	781a      	ldrb	r2, [r3, #0]
 800200a:	4b7d      	ldr	r3, [pc, #500]	; (8002200 <testHandler+0x390>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2110      	movs	r1, #16
 8002010:	404a      	eors	r2, r1
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]
			sendData();
 8002016:	f7ff fcbb 	bl	8001990 <sendData>
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každou minutu___//
 800201a:	4b77      	ldr	r3, [pc, #476]	; (80021f8 <testHandler+0x388>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00b      	beq.n	800203a <testHandler+0x1ca>
 8002022:	4b70      	ldr	r3, [pc, #448]	; (80021e4 <testHandler+0x374>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2204      	movs	r2, #4
 8002028:	4013      	ands	r3, r2
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	d004      	beq.n	800203a <testHandler+0x1ca>
#else
		if(!(sysTime[SYSTIME_MIN] % 10) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých deset minut___//
#endif
		{
			flags.meas.measRequest = 1;
 8002030:	4b6c      	ldr	r3, [pc, #432]	; (80021e4 <testHandler+0x374>)
 8002032:	7d1a      	ldrb	r2, [r3, #20]
 8002034:	2101      	movs	r1, #1
 8002036:	430a      	orrs	r2, r1
 8002038:	751a      	strb	r2, [r3, #20]
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] >= 10)	//___Po deseti minutách je měření u konce___//
 800203a:	4b6f      	ldr	r3, [pc, #444]	; (80021f8 <testHandler+0x388>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2b09      	cmp	r3, #9
 8002040:	dc00      	bgt.n	8002044 <testHandler+0x1d4>
 8002042:	e0c9      	b.n	80021d8 <testHandler+0x368>
#else
		if(sysTime[SYSTIME_HOUR] >= 3)	//___Po třech hodinách je měření u konce___//
#endif
		{
			testPhase++;
 8002044:	4b68      	ldr	r3, [pc, #416]	; (80021e8 <testHandler+0x378>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	b2da      	uxtb	r2, r3
 800204c:	4b66      	ldr	r3, [pc, #408]	; (80021e8 <testHandler+0x378>)
 800204e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002050:	e0c2      	b.n	80021d8 <testHandler+0x368>
	case MAIN_TEST_DONE:
		if(!flags.meas.measRunning)
 8002052:	4b64      	ldr	r3, [pc, #400]	; (80021e4 <testHandler+0x374>)
 8002054:	7d1b      	ldrb	r3, [r3, #20]
 8002056:	2208      	movs	r2, #8
 8002058:	4013      	ands	r3, r2
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	d000      	beq.n	8002062 <testHandler+0x1f2>
 8002060:	e0bc      	b.n	80021dc <testHandler+0x36c>
		{
			flags.ui.notice = 1;
 8002062:	4b60      	ldr	r3, [pc, #384]	; (80021e4 <testHandler+0x374>)
 8002064:	7c1a      	ldrb	r2, [r3, #16]
 8002066:	2108      	movs	r1, #8
 8002068:	430a      	orrs	r2, r1
 800206a:	741a      	strb	r2, [r3, #16]
			flags.testProgress = 1;
 800206c:	4b5d      	ldr	r3, [pc, #372]	; (80021e4 <testHandler+0x374>)
 800206e:	7e1a      	ldrb	r2, [r3, #24]
 8002070:	2102      	movs	r1, #2
 8002072:	430a      	orrs	r2, r1
 8002074:	761a      	strb	r2, [r3, #24]

			testPhase++;
 8002076:	4b5c      	ldr	r3, [pc, #368]	; (80021e8 <testHandler+0x378>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	3301      	adds	r3, #1
 800207c:	b2da      	uxtb	r2, r3
 800207e:	4b5a      	ldr	r3, [pc, #360]	; (80021e8 <testHandler+0x378>)
 8002080:	701a      	strb	r2, [r3, #0]

			LOAD_MIN_OFF;
 8002082:	4b5e      	ldr	r3, [pc, #376]	; (80021fc <testHandler+0x38c>)
 8002084:	2200      	movs	r2, #0
 8002086:	2180      	movs	r1, #128	; 0x80
 8002088:	0018      	movs	r0, r3
 800208a:	f001 fa7e 	bl	800358a <HAL_GPIO_WritePin>
			LOAD_MAX_OFF;
 800208e:	4b5b      	ldr	r3, [pc, #364]	; (80021fc <testHandler+0x38c>)
 8002090:	2200      	movs	r2, #0
 8002092:	2140      	movs	r1, #64	; 0x40
 8002094:	0018      	movs	r0, r3
 8002096:	f001 fa78 	bl	800358a <HAL_GPIO_WritePin>

			PROGRESS_ON(*sourceInTesting, PROGRESS_LED2);
 800209a:	4b59      	ldr	r3, [pc, #356]	; (8002200 <testHandler+0x390>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	781a      	ldrb	r2, [r3, #0]
 80020a0:	4b57      	ldr	r3, [pc, #348]	; (8002200 <testHandler+0x390>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2110      	movs	r1, #16
 80020a6:	430a      	orrs	r2, r1
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	701a      	strb	r2, [r3, #0]
			PWR_OFF(*sourceInTesting);
 80020ac:	4b54      	ldr	r3, [pc, #336]	; (8002200 <testHandler+0x390>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	781a      	ldrb	r2, [r3, #0]
 80020b2:	4b53      	ldr	r3, [pc, #332]	; (8002200 <testHandler+0x390>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2101      	movs	r1, #1
 80020b8:	430a      	orrs	r2, r1
 80020ba:	b2d2      	uxtb	r2, r2
 80020bc:	701a      	strb	r2, [r3, #0]
			sendData();
 80020be:	f7ff fc67 	bl	8001990 <sendData>

			//___Nulování času___//
			for(int i = 1; i < 4; i++)
 80020c2:	2301      	movs	r3, #1
 80020c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80020c6:	e007      	b.n	80020d8 <testHandler+0x268>
			{
				sysTime[i] = 0;
 80020c8:	4b4b      	ldr	r3, [pc, #300]	; (80021f8 <testHandler+0x388>)
 80020ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020cc:	0092      	lsls	r2, r2, #2
 80020ce:	2100      	movs	r1, #0
 80020d0:	50d1      	str	r1, [r2, r3]
			for(int i = 1; i < 4; i++)
 80020d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020d4:	3301      	adds	r3, #1
 80020d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80020d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020da:	2b03      	cmp	r3, #3
 80020dc:	ddf4      	ble.n	80020c8 <testHandler+0x258>
			}
		}
		break;
 80020de:	e07d      	b.n	80021dc <testHandler+0x36c>
	case BATTERY_TEST:
		if(flags.time.sec)	//___Změna času___//
 80020e0:	4b40      	ldr	r3, [pc, #256]	; (80021e4 <testHandler+0x374>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2202      	movs	r2, #2
 80020e6:	4013      	ands	r3, r2
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d025      	beq.n	800213a <testHandler+0x2ca>
		{
			char time[9] = {0};
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	3304      	adds	r3, #4
 80020f6:	2205      	movs	r2, #5
 80020f8:	2100      	movs	r1, #0
 80020fa:	0018      	movs	r0, r3
 80020fc:	f00a fbbe 	bl	800c87c <memset>
			sprintf(time, "%d:%d:%d", 60-sysTime[SYSTIME_SEC], 60-sysTime[SYSTIME_MIN], 3-sysTime[SYSTIME_HOUR]);
 8002100:	4b3d      	ldr	r3, [pc, #244]	; (80021f8 <testHandler+0x388>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	223c      	movs	r2, #60	; 0x3c
 8002106:	1ad2      	subs	r2, r2, r3
 8002108:	4b3b      	ldr	r3, [pc, #236]	; (80021f8 <testHandler+0x388>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	213c      	movs	r1, #60	; 0x3c
 800210e:	1acc      	subs	r4, r1, r3
 8002110:	4b39      	ldr	r3, [pc, #228]	; (80021f8 <testHandler+0x388>)
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	2103      	movs	r1, #3
 8002116:	1acb      	subs	r3, r1, r3
 8002118:	493a      	ldr	r1, [pc, #232]	; (8002204 <testHandler+0x394>)
 800211a:	1d38      	adds	r0, r7, #4
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	0023      	movs	r3, r4
 8002120:	f00a fc6e 	bl	800ca00 <siprintf>
			//writeRow(time, strlen(time), 0, LEFT);

			PROGRESS_RUNNING(*sourceInTesting, PROGRESS_LED3);	//blikání třetí progress led
 8002124:	4b36      	ldr	r3, [pc, #216]	; (8002200 <testHandler+0x390>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	781a      	ldrb	r2, [r3, #0]
 800212a:	4b35      	ldr	r3, [pc, #212]	; (8002200 <testHandler+0x390>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2108      	movs	r1, #8
 8002130:	404a      	eors	r2, r1
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	701a      	strb	r2, [r3, #0]
			sendData();
 8002136:	f7ff fc2b 	bl	8001990 <sendData>
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každou minutu___//
 800213a:	4b2f      	ldr	r3, [pc, #188]	; (80021f8 <testHandler+0x388>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <testHandler+0x2ea>
 8002142:	4b28      	ldr	r3, [pc, #160]	; (80021e4 <testHandler+0x374>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2204      	movs	r2, #4
 8002148:	4013      	ands	r3, r2
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d004      	beq.n	800215a <testHandler+0x2ea>
#else
		if(!(sysTime[SYSTIME_MIN] % 5) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých pět minut___//
#endif
		{
			flags.meas.measRequest = 1;
 8002150:	4b24      	ldr	r3, [pc, #144]	; (80021e4 <testHandler+0x374>)
 8002152:	7d1a      	ldrb	r2, [r3, #20]
 8002154:	2101      	movs	r1, #1
 8002156:	430a      	orrs	r2, r1
 8002158:	751a      	strb	r2, [r3, #20]
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] >= 3)	//___Po třech minutách je měření u konce___//
 800215a:	4b27      	ldr	r3, [pc, #156]	; (80021f8 <testHandler+0x388>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	2b02      	cmp	r3, #2
 8002160:	dd3e      	ble.n	80021e0 <testHandler+0x370>
#else
		if(sysTime[SYSTIME_MIN] >= 15)	//___Po patnácti minutách je měření u konce___//
#endif
		{
			testPhase++;
 8002162:	4b21      	ldr	r3, [pc, #132]	; (80021e8 <testHandler+0x378>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <testHandler+0x378>)
 800216c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800216e:	e037      	b.n	80021e0 <testHandler+0x370>
	case BATTERY_TEST_DONE:
		if(!flags.meas.measRunning)
 8002170:	4b1c      	ldr	r3, [pc, #112]	; (80021e4 <testHandler+0x374>)
 8002172:	7d1b      	ldrb	r3, [r3, #20]
 8002174:	2208      	movs	r2, #8
 8002176:	4013      	ands	r3, r2
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	d144      	bne.n	8002208 <testHandler+0x398>
		{
			flags.ui.done = 1;
 800217e:	4b19      	ldr	r3, [pc, #100]	; (80021e4 <testHandler+0x374>)
 8002180:	7c1a      	ldrb	r2, [r3, #16]
 8002182:	2110      	movs	r1, #16
 8002184:	430a      	orrs	r2, r1
 8002186:	741a      	strb	r2, [r3, #16]
			flags.testProgress = 1;
 8002188:	4b16      	ldr	r3, [pc, #88]	; (80021e4 <testHandler+0x374>)
 800218a:	7e1a      	ldrb	r2, [r3, #24]
 800218c:	2102      	movs	r1, #2
 800218e:	430a      	orrs	r2, r1
 8002190:	761a      	strb	r2, [r3, #24]

			//Zobrazit text na displej

			PROGRESS_ON(*sourceInTesting, PROGRESS_LED3);
 8002192:	4b1b      	ldr	r3, [pc, #108]	; (8002200 <testHandler+0x390>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	781a      	ldrb	r2, [r3, #0]
 8002198:	4b19      	ldr	r3, [pc, #100]	; (8002200 <testHandler+0x390>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2108      	movs	r1, #8
 800219e:	430a      	orrs	r2, r1
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	701a      	strb	r2, [r3, #0]
			RELAY_OFF(*sourceInTesting);
 80021a4:	4b16      	ldr	r3, [pc, #88]	; (8002200 <testHandler+0x390>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	781a      	ldrb	r2, [r3, #0]
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <testHandler+0x390>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2102      	movs	r1, #2
 80021b0:	438a      	bics	r2, r1
 80021b2:	b2d2      	uxtb	r2, r2
 80021b4:	701a      	strb	r2, [r3, #0]
			PWR_ON(*sourceInTesting);
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <testHandler+0x390>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	781a      	ldrb	r2, [r3, #0]
 80021bc:	4b10      	ldr	r3, [pc, #64]	; (8002200 <testHandler+0x390>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2101      	movs	r1, #1
 80021c2:	438a      	bics	r2, r1
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	701a      	strb	r2, [r3, #0]
			sendData();
 80021c8:	f7ff fbe2 	bl	8001990 <sendData>

			testPhase = WAITING;
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <testHandler+0x378>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80021d2:	e019      	b.n	8002208 <testHandler+0x398>
		break;
 80021d4:	46c0      	nop			; (mov r8, r8)
 80021d6:	e018      	b.n	800220a <testHandler+0x39a>
		break;
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	e016      	b.n	800220a <testHandler+0x39a>
		break;
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	e014      	b.n	800220a <testHandler+0x39a>
		break;
 80021e0:	46c0      	nop			; (mov r8, r8)
 80021e2:	e012      	b.n	800220a <testHandler+0x39a>
 80021e4:	20000620 	.word	0x20000620
 80021e8:	2000025c 	.word	0x2000025c
 80021ec:	0800d128 	.word	0x0800d128
 80021f0:	20000490 	.word	0x20000490
 80021f4:	0800d23c 	.word	0x0800d23c
 80021f8:	2000023c 	.word	0x2000023c
 80021fc:	48000800 	.word	0x48000800
 8002200:	200006d0 	.word	0x200006d0
 8002204:	0800d11c 	.word	0x0800d11c
		break;
 8002208:	46c0      	nop			; (mov r8, r8)

	}
}
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	46bd      	mov	sp, r7
 800220e:	b010      	add	sp, #64	; 0x40
 8002210:	bdb0      	pop	{r4, r5, r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)

08002214 <startTest>:

//_____Funkce pro zahájení testu_____//
static void startTest(/*ukazatel na zdroj*/)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
	flags.ui.shortBeep = 1;
 800221a:	4b28      	ldr	r3, [pc, #160]	; (80022bc <startTest+0xa8>)
 800221c:	7c1a      	ldrb	r2, [r3, #16]
 800221e:	2101      	movs	r1, #1
 8002220:	430a      	orrs	r2, r1
 8002222:	741a      	strb	r2, [r3, #16]
	testPhase = START;
 8002224:	4b26      	ldr	r3, [pc, #152]	; (80022c0 <startTest+0xac>)
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
	testNum = 0;
 800222a:	4b26      	ldr	r3, [pc, #152]	; (80022c4 <startTest+0xb0>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
	flags.testProgress = 1;
 8002230:	4b22      	ldr	r3, [pc, #136]	; (80022bc <startTest+0xa8>)
 8002232:	7e1a      	ldrb	r2, [r3, #24]
 8002234:	2102      	movs	r1, #2
 8002236:	430a      	orrs	r2, r1
 8002238:	761a      	strb	r2, [r3, #24]

	sourceInTesting = &regValues[0/*ukazatel na zdroj*/];
 800223a:	4b23      	ldr	r3, [pc, #140]	; (80022c8 <startTest+0xb4>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	4b23      	ldr	r3, [pc, #140]	; (80022cc <startTest+0xb8>)
 8002240:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < regCount; i++)
 8002242:	2300      	movs	r3, #0
 8002244:	607b      	str	r3, [r7, #4]
 8002246:	e008      	b.n	800225a <startTest+0x46>
	{
		regValues[i] = 0;
 8002248:	4b1f      	ldr	r3, [pc, #124]	; (80022c8 <startTest+0xb4>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	18d3      	adds	r3, r2, r3
 8002250:	2200      	movs	r2, #0
 8002252:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < regCount; i++)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3301      	adds	r3, #1
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <startTest+0xbc>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	001a      	movs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	4293      	cmp	r3, r2
 8002264:	dbf0      	blt.n	8002248 <startTest+0x34>
	}
	PROGRESS_ON(*sourceInTesting, PROGRESS_LED1);	//rozsvítit první ledku progress
 8002266:	4b19      	ldr	r3, [pc, #100]	; (80022cc <startTest+0xb8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	781a      	ldrb	r2, [r3, #0]
 800226c:	4b17      	ldr	r3, [pc, #92]	; (80022cc <startTest+0xb8>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2120      	movs	r1, #32
 8002272:	430a      	orrs	r2, r1
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	701a      	strb	r2, [r3, #0]
	RELAY_ON(*sourceInTesting);	//připojit relé
 8002278:	4b14      	ldr	r3, [pc, #80]	; (80022cc <startTest+0xb8>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	781a      	ldrb	r2, [r3, #0]
 800227e:	4b13      	ldr	r3, [pc, #76]	; (80022cc <startTest+0xb8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2102      	movs	r1, #2
 8002284:	430a      	orrs	r2, r1
 8002286:	b2d2      	uxtb	r2, r2
 8002288:	701a      	strb	r2, [r3, #0]

	sendData();	//poslat konfiguraci shift registrům
 800228a:	f7ff fb81 	bl	8001990 <sendData>
	//Zobrazit text na displej

	//___Nulování času___//
	for(int i = 1; i < 4; i++)
 800228e:	2301      	movs	r3, #1
 8002290:	603b      	str	r3, [r7, #0]
 8002292:	e007      	b.n	80022a4 <startTest+0x90>
	{
		sysTime[i] = 0;
 8002294:	4b0f      	ldr	r3, [pc, #60]	; (80022d4 <startTest+0xc0>)
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	0092      	lsls	r2, r2, #2
 800229a:	2100      	movs	r1, #0
 800229c:	50d1      	str	r1, [r2, r3]
	for(int i = 1; i < 4; i++)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	3301      	adds	r3, #1
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	2b03      	cmp	r3, #3
 80022a8:	ddf4      	ble.n	8002294 <startTest+0x80>
	}

	flags.instructions.startRequest = 0;
 80022aa:	4b04      	ldr	r3, [pc, #16]	; (80022bc <startTest+0xa8>)
 80022ac:	7b1a      	ldrb	r2, [r3, #12]
 80022ae:	2101      	movs	r1, #1
 80022b0:	438a      	bics	r2, r1
 80022b2:	731a      	strb	r2, [r3, #12]
}
 80022b4:	46c0      	nop			; (mov r8, r8)
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b002      	add	sp, #8
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20000620 	.word	0x20000620
 80022c0:	2000025c 	.word	0x2000025c
 80022c4:	20000260 	.word	0x20000260
 80022c8:	200006c0 	.word	0x200006c0
 80022cc:	200006d0 	.word	0x200006d0
 80022d0:	200006c5 	.word	0x200006c5
 80022d4:	2000023c 	.word	0x2000023c

080022d8 <stopTest>:

//_____Funkce pro ukončení testu_____//
static void stopTest()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	flags.ui.longBeep = 1;
 80022dc:	4b15      	ldr	r3, [pc, #84]	; (8002334 <stopTest+0x5c>)
 80022de:	7c1a      	ldrb	r2, [r3, #16]
 80022e0:	2102      	movs	r1, #2
 80022e2:	430a      	orrs	r2, r1
 80022e4:	741a      	strb	r2, [r3, #16]
	testPhase = WAITING;
 80022e6:	4b14      	ldr	r3, [pc, #80]	; (8002338 <stopTest+0x60>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]

	//Zobrazit text na displej
	LOAD_MIN_OFF;
 80022ec:	4b13      	ldr	r3, [pc, #76]	; (800233c <stopTest+0x64>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	2180      	movs	r1, #128	; 0x80
 80022f2:	0018      	movs	r0, r3
 80022f4:	f001 f949 	bl	800358a <HAL_GPIO_WritePin>
	LOAD_MAX_OFF;
 80022f8:	4b10      	ldr	r3, [pc, #64]	; (800233c <stopTest+0x64>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	2140      	movs	r1, #64	; 0x40
 80022fe:	0018      	movs	r0, r3
 8002300:	f001 f943 	bl	800358a <HAL_GPIO_WritePin>

	*sourceInTesting = 0;
 8002304:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <stopTest+0x68>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2200      	movs	r2, #0
 800230a:	701a      	strb	r2, [r3, #0]
	ERROR_ON(*sourceInTesting);
 800230c:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <stopTest+0x68>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	781a      	ldrb	r2, [r3, #0]
 8002312:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <stopTest+0x68>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2104      	movs	r1, #4
 8002318:	430a      	orrs	r2, r1
 800231a:	b2d2      	uxtb	r2, r2
 800231c:	701a      	strb	r2, [r3, #0]
	sendData();
 800231e:	f7ff fb37 	bl	8001990 <sendData>

	flags.instructions.stopRequest = 0;
 8002322:	4b04      	ldr	r3, [pc, #16]	; (8002334 <stopTest+0x5c>)
 8002324:	7b1a      	ldrb	r2, [r3, #12]
 8002326:	2102      	movs	r1, #2
 8002328:	438a      	bics	r2, r1
 800232a:	731a      	strb	r2, [r3, #12]
}
 800232c:	46c0      	nop			; (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	20000620 	.word	0x20000620
 8002338:	2000025c 	.word	0x2000025c
 800233c:	48000800 	.word	0x48000800
 8002340:	200006d0 	.word	0x200006d0

08002344 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002344:	480d      	ldr	r0, [pc, #52]	; (800237c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002346:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002348:	480d      	ldr	r0, [pc, #52]	; (8002380 <LoopForever+0x6>)
  ldr r1, =_edata
 800234a:	490e      	ldr	r1, [pc, #56]	; (8002384 <LoopForever+0xa>)
  ldr r2, =_sidata
 800234c:	4a0e      	ldr	r2, [pc, #56]	; (8002388 <LoopForever+0xe>)
  movs r3, #0
 800234e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002350:	e002      	b.n	8002358 <LoopCopyDataInit>

08002352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002356:	3304      	adds	r3, #4

08002358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800235a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800235c:	d3f9      	bcc.n	8002352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235e:	4a0b      	ldr	r2, [pc, #44]	; (800238c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002360:	4c0b      	ldr	r4, [pc, #44]	; (8002390 <LoopForever+0x16>)
  movs r3, #0
 8002362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002364:	e001      	b.n	800236a <LoopFillZerobss>

08002366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002368:	3204      	adds	r2, #4

0800236a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800236a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800236c:	d3fb      	bcc.n	8002366 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800236e:	f7ff fd6f 	bl	8001e50 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002372:	f00a fa4b 	bl	800c80c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002376:	f7fe fa57 	bl	8000828 <main>

0800237a <LoopForever>:

LoopForever:
    b LoopForever
 800237a:	e7fe      	b.n	800237a <LoopForever>
  ldr   r0, =_estack
 800237c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002384:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002388:	0800d384 	.word	0x0800d384
  ldr r2, =_sbss
 800238c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002390:	20001674 	.word	0x20001674

08002394 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002394:	e7fe      	b.n	8002394 <ADC1_COMP_IRQHandler>
	...

08002398 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800239c:	4b07      	ldr	r3, [pc, #28]	; (80023bc <HAL_Init+0x24>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_Init+0x24>)
 80023a2:	2110      	movs	r1, #16
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80023a8:	2003      	movs	r0, #3
 80023aa:	f000 f809 	bl	80023c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023ae:	f7ff fb23 	bl	80019f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	40022000 	.word	0x40022000

080023c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c0:	b590      	push	{r4, r7, lr}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023c8:	4b14      	ldr	r3, [pc, #80]	; (800241c <HAL_InitTick+0x5c>)
 80023ca:	681c      	ldr	r4, [r3, #0]
 80023cc:	4b14      	ldr	r3, [pc, #80]	; (8002420 <HAL_InitTick+0x60>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	0019      	movs	r1, r3
 80023d2:	23fa      	movs	r3, #250	; 0xfa
 80023d4:	0098      	lsls	r0, r3, #2
 80023d6:	f7fd fea9 	bl	800012c <__udivsi3>
 80023da:	0003      	movs	r3, r0
 80023dc:	0019      	movs	r1, r3
 80023de:	0020      	movs	r0, r4
 80023e0:	f7fd fea4 	bl	800012c <__udivsi3>
 80023e4:	0003      	movs	r3, r0
 80023e6:	0018      	movs	r0, r3
 80023e8:	f000 fd17 	bl	8002e1a <HAL_SYSTICK_Config>
 80023ec:	1e03      	subs	r3, r0, #0
 80023ee:	d001      	beq.n	80023f4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e00f      	b.n	8002414 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b03      	cmp	r3, #3
 80023f8:	d80b      	bhi.n	8002412 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	2301      	movs	r3, #1
 80023fe:	425b      	negs	r3, r3
 8002400:	2200      	movs	r2, #0
 8002402:	0018      	movs	r0, r3
 8002404:	f000 fce4 	bl	8002dd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <HAL_InitTick+0x64>)
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	e000      	b.n	8002414 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
}
 8002414:	0018      	movs	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	b003      	add	sp, #12
 800241a:	bd90      	pop	{r4, r7, pc}
 800241c:	20000000 	.word	0x20000000
 8002420:	20000008 	.word	0x20000008
 8002424:	20000004 	.word	0x20000004

08002428 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <HAL_IncTick+0x1c>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	001a      	movs	r2, r3
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_IncTick+0x20>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	18d2      	adds	r2, r2, r3
 8002438:	4b03      	ldr	r3, [pc, #12]	; (8002448 <HAL_IncTick+0x20>)
 800243a:	601a      	str	r2, [r3, #0]
}
 800243c:	46c0      	nop			; (mov r8, r8)
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	20000008 	.word	0x20000008
 8002448:	200006d4 	.word	0x200006d4

0800244c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  return uwTick;
 8002450:	4b02      	ldr	r3, [pc, #8]	; (800245c <HAL_GetTick+0x10>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	0018      	movs	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	200006d4 	.word	0x200006d4

08002460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002468:	f7ff fff0 	bl	800244c <HAL_GetTick>
 800246c:	0003      	movs	r3, r0
 800246e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	3301      	adds	r3, #1
 8002478:	d005      	beq.n	8002486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247a:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <HAL_Delay+0x44>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	001a      	movs	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	189b      	adds	r3, r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002486:	46c0      	nop			; (mov r8, r8)
 8002488:	f7ff ffe0 	bl	800244c <HAL_GetTick>
 800248c:	0002      	movs	r2, r0
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	429a      	cmp	r2, r3
 8002496:	d8f7      	bhi.n	8002488 <HAL_Delay+0x28>
  {
  }
}
 8002498:	46c0      	nop			; (mov r8, r8)
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b004      	add	sp, #16
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	20000008 	.word	0x20000008

080024a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b0:	230f      	movs	r3, #15
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	2200      	movs	r2, #0
 80024b6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e125      	b.n	8002712 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10a      	bne.n	80024e4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2234      	movs	r2, #52	; 0x34
 80024d8:	2100      	movs	r1, #0
 80024da:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	0018      	movs	r0, r3
 80024e0:	f7ff faae 	bl	8001a40 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e8:	2210      	movs	r2, #16
 80024ea:	4013      	ands	r3, r2
 80024ec:	d000      	beq.n	80024f0 <HAL_ADC_Init+0x48>
 80024ee:	e103      	b.n	80026f8 <HAL_ADC_Init+0x250>
 80024f0:	230f      	movs	r3, #15
 80024f2:	18fb      	adds	r3, r7, r3
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d000      	beq.n	80024fc <HAL_ADC_Init+0x54>
 80024fa:	e0fd      	b.n	80026f8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2204      	movs	r2, #4
 8002504:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002506:	d000      	beq.n	800250a <HAL_ADC_Init+0x62>
 8002508:	e0f6      	b.n	80026f8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800250e:	4a83      	ldr	r2, [pc, #524]	; (800271c <HAL_ADC_Init+0x274>)
 8002510:	4013      	ands	r3, r2
 8002512:	2202      	movs	r2, #2
 8002514:	431a      	orrs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	2203      	movs	r2, #3
 8002522:	4013      	ands	r3, r2
 8002524:	2b01      	cmp	r3, #1
 8002526:	d112      	bne.n	800254e <HAL_ADC_Init+0xa6>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2201      	movs	r2, #1
 8002530:	4013      	ands	r3, r2
 8002532:	2b01      	cmp	r3, #1
 8002534:	d009      	beq.n	800254a <HAL_ADC_Init+0xa2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	68da      	ldr	r2, [r3, #12]
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	021b      	lsls	r3, r3, #8
 8002540:	401a      	ands	r2, r3
 8002542:	2380      	movs	r3, #128	; 0x80
 8002544:	021b      	lsls	r3, r3, #8
 8002546:	429a      	cmp	r2, r3
 8002548:	d101      	bne.n	800254e <HAL_ADC_Init+0xa6>
 800254a:	2301      	movs	r3, #1
 800254c:	e000      	b.n	8002550 <HAL_ADC_Init+0xa8>
 800254e:	2300      	movs	r3, #0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d116      	bne.n	8002582 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	2218      	movs	r2, #24
 800255c:	4393      	bics	r3, r2
 800255e:	0019      	movs	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	0899      	lsrs	r1, r3, #2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	430a      	orrs	r2, r1
 8002580:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4964      	ldr	r1, [pc, #400]	; (8002720 <HAL_ADC_Init+0x278>)
 800258e:	400a      	ands	r2, r1
 8002590:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	7e1b      	ldrb	r3, [r3, #24]
 8002596:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7e5b      	ldrb	r3, [r3, #25]
 800259c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800259e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7e9b      	ldrb	r3, [r3, #26]
 80025a4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80025a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d002      	beq.n	80025b6 <HAL_ADC_Init+0x10e>
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	015b      	lsls	r3, r3, #5
 80025b4:	e000      	b.n	80025b8 <HAL_ADC_Init+0x110>
 80025b6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80025b8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80025be:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d101      	bne.n	80025cc <HAL_ADC_Init+0x124>
 80025c8:	2304      	movs	r3, #4
 80025ca:	e000      	b.n	80025ce <HAL_ADC_Init+0x126>
 80025cc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80025ce:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2124      	movs	r1, #36	; 0x24
 80025d4:	5c5b      	ldrb	r3, [r3, r1]
 80025d6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80025d8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	4313      	orrs	r3, r2
 80025de:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	7edb      	ldrb	r3, [r3, #27]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d115      	bne.n	8002614 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	7e9b      	ldrb	r3, [r3, #26]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d105      	bne.n	80025fc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	2280      	movs	r2, #128	; 0x80
 80025f4:	0252      	lsls	r2, r2, #9
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	e00b      	b.n	8002614 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002600:	2220      	movs	r2, #32
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260c:	2201      	movs	r2, #1
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69da      	ldr	r2, [r3, #28]
 8002618:	23c2      	movs	r3, #194	; 0xc2
 800261a:	33ff      	adds	r3, #255	; 0xff
 800261c:	429a      	cmp	r2, r3
 800261e:	d007      	beq.n	8002630 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002628:	4313      	orrs	r3, r2
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	4313      	orrs	r3, r2
 800262e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68d9      	ldr	r1, [r3, #12]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	430a      	orrs	r2, r1
 800263e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	055b      	lsls	r3, r3, #21
 8002648:	429a      	cmp	r2, r3
 800264a:	d01b      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	2b01      	cmp	r3, #1
 8002652:	d017      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002658:	2b02      	cmp	r3, #2
 800265a:	d013      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	2b03      	cmp	r3, #3
 8002662:	d00f      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002668:	2b04      	cmp	r3, #4
 800266a:	d00b      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002670:	2b05      	cmp	r3, #5
 8002672:	d007      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002678:	2b06      	cmp	r3, #6
 800267a:	d003      	beq.n	8002684 <HAL_ADC_Init+0x1dc>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002680:	2b07      	cmp	r3, #7
 8002682:	d112      	bne.n	80026aa <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	695a      	ldr	r2, [r3, #20]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2107      	movs	r1, #7
 8002690:	438a      	bics	r2, r1
 8002692:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6959      	ldr	r1, [r3, #20]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269e:	2207      	movs	r2, #7
 80026a0:	401a      	ands	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	4a1c      	ldr	r2, [pc, #112]	; (8002724 <HAL_ADC_Init+0x27c>)
 80026b2:	4013      	ands	r3, r2
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d10b      	bne.n	80026d2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c4:	2203      	movs	r2, #3
 80026c6:	4393      	bics	r3, r2
 80026c8:	2201      	movs	r2, #1
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80026d0:	e01c      	b.n	800270c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d6:	2212      	movs	r2, #18
 80026d8:	4393      	bics	r3, r2
 80026da:	2210      	movs	r2, #16
 80026dc:	431a      	orrs	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e6:	2201      	movs	r2, #1
 80026e8:	431a      	orrs	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80026ee:	230f      	movs	r3, #15
 80026f0:	18fb      	adds	r3, r7, r3
 80026f2:	2201      	movs	r2, #1
 80026f4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80026f6:	e009      	b.n	800270c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fc:	2210      	movs	r2, #16
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002704:	230f      	movs	r3, #15
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	2201      	movs	r2, #1
 800270a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800270c:	230f      	movs	r3, #15
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	781b      	ldrb	r3, [r3, #0]
}
 8002712:	0018      	movs	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	b004      	add	sp, #16
 8002718:	bd80      	pop	{r7, pc}
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	fffffefd 	.word	0xfffffefd
 8002720:	fffe0219 	.word	0xfffe0219
 8002724:	833fffe7 	.word	0x833fffe7

08002728 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b087      	sub	sp, #28
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002734:	2317      	movs	r3, #23
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2204      	movs	r2, #4
 8002744:	4013      	ands	r3, r2
 8002746:	d15e      	bne.n	8002806 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2234      	movs	r2, #52	; 0x34
 800274c:	5c9b      	ldrb	r3, [r3, r2]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d101      	bne.n	8002756 <HAL_ADC_Start_DMA+0x2e>
 8002752:	2302      	movs	r3, #2
 8002754:	e05e      	b.n	8002814 <HAL_ADC_Start_DMA+0xec>
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2234      	movs	r2, #52	; 0x34
 800275a:	2101      	movs	r1, #1
 800275c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	7e5b      	ldrb	r3, [r3, #25]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d007      	beq.n	8002776 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002766:	2317      	movs	r3, #23
 8002768:	18fc      	adds	r4, r7, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	0018      	movs	r0, r3
 800276e:	f000 f97b 	bl	8002a68 <ADC_Enable>
 8002772:	0003      	movs	r3, r0
 8002774:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002776:	2317      	movs	r3, #23
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d146      	bne.n	800280e <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002784:	4a25      	ldr	r2, [pc, #148]	; (800281c <HAL_ADC_Start_DMA+0xf4>)
 8002786:	4013      	ands	r3, r2
 8002788:	2280      	movs	r2, #128	; 0x80
 800278a:	0052      	lsls	r2, r2, #1
 800278c:	431a      	orrs	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2234      	movs	r2, #52	; 0x34
 800279c:	2100      	movs	r1, #0
 800279e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a4:	4a1e      	ldr	r2, [pc, #120]	; (8002820 <HAL_ADC_Start_DMA+0xf8>)
 80027a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	4a1d      	ldr	r2, [pc, #116]	; (8002824 <HAL_ADC_Start_DMA+0xfc>)
 80027ae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b4:	4a1c      	ldr	r2, [pc, #112]	; (8002828 <HAL_ADC_Start_DMA+0x100>)
 80027b6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	221c      	movs	r2, #28
 80027be:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2110      	movs	r1, #16
 80027cc:	430a      	orrs	r2, r1
 80027ce:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68da      	ldr	r2, [r3, #12]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2101      	movs	r1, #1
 80027dc:	430a      	orrs	r2, r1
 80027de:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	3340      	adds	r3, #64	; 0x40
 80027ea:	0019      	movs	r1, r3
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f000 fb68 	bl	8002ec4 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2104      	movs	r1, #4
 8002800:	430a      	orrs	r2, r1
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	e003      	b.n	800280e <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002806:	2317      	movs	r3, #23
 8002808:	18fb      	adds	r3, r7, r3
 800280a:	2202      	movs	r2, #2
 800280c:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800280e:	2317      	movs	r3, #23
 8002810:	18fb      	adds	r3, r7, r3
 8002812:	781b      	ldrb	r3, [r3, #0]
}
 8002814:	0018      	movs	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	b007      	add	sp, #28
 800281a:	bd90      	pop	{r4, r7, pc}
 800281c:	fffff0fe 	.word	0xfffff0fe
 8002820:	08002b71 	.word	0x08002b71
 8002824:	08002c25 	.word	0x08002c25
 8002828:	08002c43 	.word	0x08002c43

0800282c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	b002      	add	sp, #8
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002844:	46c0      	nop			; (mov r8, r8)
 8002846:	46bd      	mov	sp, r7
 8002848:	b002      	add	sp, #8
 800284a:	bd80      	pop	{r7, pc}

0800284c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002856:	230f      	movs	r3, #15
 8002858:	18fb      	adds	r3, r7, r3
 800285a:	2200      	movs	r2, #0
 800285c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800285e:	2300      	movs	r3, #0
 8002860:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002866:	2380      	movs	r3, #128	; 0x80
 8002868:	055b      	lsls	r3, r3, #21
 800286a:	429a      	cmp	r2, r3
 800286c:	d011      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x46>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002872:	2b01      	cmp	r3, #1
 8002874:	d00d      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x46>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287a:	2b02      	cmp	r3, #2
 800287c:	d009      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x46>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002882:	2b03      	cmp	r3, #3
 8002884:	d005      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x46>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288a:	2b04      	cmp	r3, #4
 800288c:	d001      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x46>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2234      	movs	r2, #52	; 0x34
 8002896:	5c9b      	ldrb	r3, [r3, r2]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d101      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x54>
 800289c:	2302      	movs	r3, #2
 800289e:	e0d0      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x1f6>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2234      	movs	r2, #52	; 0x34
 80028a4:	2101      	movs	r1, #1
 80028a6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	2204      	movs	r2, #4
 80028b0:	4013      	ands	r3, r2
 80028b2:	d000      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x6a>
 80028b4:	e0b4      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4a64      	ldr	r2, [pc, #400]	; (8002a4c <HAL_ADC_ConfigChannel+0x200>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d100      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x76>
 80028c0:	e082      	b.n	80029c8 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2201      	movs	r2, #1
 80028ce:	409a      	lsls	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028dc:	2380      	movs	r3, #128	; 0x80
 80028de:	055b      	lsls	r3, r3, #21
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d037      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d033      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d02f      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f8:	2b03      	cmp	r3, #3
 80028fa:	d02b      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	2b04      	cmp	r3, #4
 8002902:	d027      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002908:	2b05      	cmp	r3, #5
 800290a:	d023      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002910:	2b06      	cmp	r3, #6
 8002912:	d01f      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002918:	2b07      	cmp	r3, #7
 800291a:	d01b      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	2107      	movs	r1, #7
 8002928:	400b      	ands	r3, r1
 800292a:	429a      	cmp	r2, r3
 800292c:	d012      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2107      	movs	r1, #7
 800293a:	438a      	bics	r2, r1
 800293c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6959      	ldr	r1, [r3, #20]
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	2207      	movs	r2, #7
 800294a:	401a      	ands	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b10      	cmp	r3, #16
 800295a:	d007      	beq.n	800296c <HAL_ADC_ConfigChannel+0x120>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b11      	cmp	r3, #17
 8002962:	d003      	beq.n	800296c <HAL_ADC_ConfigChannel+0x120>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b12      	cmp	r3, #18
 800296a:	d163      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800296c:	4b38      	ldr	r3, [pc, #224]	; (8002a50 <HAL_ADC_ConfigChannel+0x204>)
 800296e:	6819      	ldr	r1, [r3, #0]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b10      	cmp	r3, #16
 8002976:	d009      	beq.n	800298c <HAL_ADC_ConfigChannel+0x140>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b11      	cmp	r3, #17
 800297e:	d102      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x13a>
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	03db      	lsls	r3, r3, #15
 8002984:	e004      	b.n	8002990 <HAL_ADC_ConfigChannel+0x144>
 8002986:	2380      	movs	r3, #128	; 0x80
 8002988:	045b      	lsls	r3, r3, #17
 800298a:	e001      	b.n	8002990 <HAL_ADC_ConfigChannel+0x144>
 800298c:	2380      	movs	r3, #128	; 0x80
 800298e:	041b      	lsls	r3, r3, #16
 8002990:	4a2f      	ldr	r2, [pc, #188]	; (8002a50 <HAL_ADC_ConfigChannel+0x204>)
 8002992:	430b      	orrs	r3, r1
 8002994:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2b10      	cmp	r3, #16
 800299c:	d14a      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800299e:	4b2d      	ldr	r3, [pc, #180]	; (8002a54 <HAL_ADC_ConfigChannel+0x208>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	492d      	ldr	r1, [pc, #180]	; (8002a58 <HAL_ADC_ConfigChannel+0x20c>)
 80029a4:	0018      	movs	r0, r3
 80029a6:	f7fd fbc1 	bl	800012c <__udivsi3>
 80029aa:	0003      	movs	r3, r0
 80029ac:	001a      	movs	r2, r3
 80029ae:	0013      	movs	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	189b      	adds	r3, r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029b8:	e002      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	3b01      	subs	r3, #1
 80029be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1f9      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x16e>
 80029c6:	e035      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2101      	movs	r1, #1
 80029d4:	4099      	lsls	r1, r3
 80029d6:	000b      	movs	r3, r1
 80029d8:	43d9      	mvns	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	400a      	ands	r2, r1
 80029e0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b10      	cmp	r3, #16
 80029e8:	d007      	beq.n	80029fa <HAL_ADC_ConfigChannel+0x1ae>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2b11      	cmp	r3, #17
 80029f0:	d003      	beq.n	80029fa <HAL_ADC_ConfigChannel+0x1ae>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2b12      	cmp	r3, #18
 80029f8:	d11c      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80029fa:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <HAL_ADC_ConfigChannel+0x204>)
 80029fc:	6819      	ldr	r1, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2b10      	cmp	r3, #16
 8002a04:	d007      	beq.n	8002a16 <HAL_ADC_ConfigChannel+0x1ca>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2b11      	cmp	r3, #17
 8002a0c:	d101      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x1c6>
 8002a0e:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <HAL_ADC_ConfigChannel+0x210>)
 8002a10:	e002      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x1cc>
 8002a12:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <HAL_ADC_ConfigChannel+0x214>)
 8002a14:	e000      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x1cc>
 8002a16:	4b13      	ldr	r3, [pc, #76]	; (8002a64 <HAL_ADC_ConfigChannel+0x218>)
 8002a18:	4a0d      	ldr	r2, [pc, #52]	; (8002a50 <HAL_ADC_ConfigChannel+0x204>)
 8002a1a:	400b      	ands	r3, r1
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	e009      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a24:	2220      	movs	r2, #32
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002a2c:	230f      	movs	r3, #15
 8002a2e:	18fb      	adds	r3, r7, r3
 8002a30:	2201      	movs	r2, #1
 8002a32:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2234      	movs	r2, #52	; 0x34
 8002a38:	2100      	movs	r1, #0
 8002a3a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002a3c:	230f      	movs	r3, #15
 8002a3e:	18fb      	adds	r3, r7, r3
 8002a40:	781b      	ldrb	r3, [r3, #0]
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b004      	add	sp, #16
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	00001001 	.word	0x00001001
 8002a50:	40012708 	.word	0x40012708
 8002a54:	20000000 	.word	0x20000000
 8002a58:	000f4240 	.word	0x000f4240
 8002a5c:	ffbfffff 	.word	0xffbfffff
 8002a60:	feffffff 	.word	0xfeffffff
 8002a64:	ff7fffff 	.word	0xff7fffff

08002a68 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	2203      	movs	r2, #3
 8002a80:	4013      	ands	r3, r2
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d112      	bne.n	8002aac <ADC_Enable+0x44>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	4013      	ands	r3, r2
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d009      	beq.n	8002aa8 <ADC_Enable+0x40>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	2380      	movs	r3, #128	; 0x80
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	401a      	ands	r2, r3
 8002aa0:	2380      	movs	r3, #128	; 0x80
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d101      	bne.n	8002aac <ADC_Enable+0x44>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <ADC_Enable+0x46>
 8002aac:	2300      	movs	r3, #0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d152      	bne.n	8002b58 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	4a2a      	ldr	r2, [pc, #168]	; (8002b64 <ADC_Enable+0xfc>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	d00d      	beq.n	8002ada <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac2:	2210      	movs	r2, #16
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ace:	2201      	movs	r2, #1
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e03f      	b.n	8002b5a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002aea:	4b1f      	ldr	r3, [pc, #124]	; (8002b68 <ADC_Enable+0x100>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	491f      	ldr	r1, [pc, #124]	; (8002b6c <ADC_Enable+0x104>)
 8002af0:	0018      	movs	r0, r3
 8002af2:	f7fd fb1b 	bl	800012c <__udivsi3>
 8002af6:	0003      	movs	r3, r0
 8002af8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002afa:	e002      	b.n	8002b02 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1f9      	bne.n	8002afc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b08:	f7ff fca0 	bl	800244c <HAL_GetTick>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b10:	e01b      	b.n	8002b4a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b12:	f7ff fc9b 	bl	800244c <HAL_GetTick>
 8002b16:	0002      	movs	r2, r0
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d914      	bls.n	8002b4a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2201      	movs	r2, #1
 8002b28:	4013      	ands	r3, r2
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d00d      	beq.n	8002b4a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b32:	2210      	movs	r2, #16
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b3e:	2201      	movs	r2, #1
 8002b40:	431a      	orrs	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e007      	b.n	8002b5a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2201      	movs	r2, #1
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d1dc      	bne.n	8002b12 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b004      	add	sp, #16
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	80000017 	.word	0x80000017
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	000f4240 	.word	0x000f4240

08002b70 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	2250      	movs	r2, #80	; 0x50
 8002b84:	4013      	ands	r3, r2
 8002b86:	d140      	bne.n	8002c0a <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b8c:	2280      	movs	r2, #128	; 0x80
 8002b8e:	0092      	lsls	r2, r2, #2
 8002b90:	431a      	orrs	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	23c0      	movs	r3, #192	; 0xc0
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d12d      	bne.n	8002c00 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d129      	bne.n	8002c00 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2208      	movs	r2, #8
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d122      	bne.n	8002c00 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d110      	bne.n	8002be8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685a      	ldr	r2, [r3, #4]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	210c      	movs	r1, #12
 8002bd2:	438a      	bics	r2, r1
 8002bd4:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bda:	4a11      	ldr	r2, [pc, #68]	; (8002c20 <ADC_DMAConvCplt+0xb0>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	2201      	movs	r2, #1
 8002be0:	431a      	orrs	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	639a      	str	r2, [r3, #56]	; 0x38
 8002be6:	e00b      	b.n	8002c00 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bec:	2220      	movs	r2, #32
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	0018      	movs	r0, r3
 8002c04:	f7fd fe00 	bl	8000808 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002c08:	e005      	b.n	8002c16 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	0010      	movs	r0, r2
 8002c14:	4798      	blx	r3
}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b004      	add	sp, #16
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	fffffefe 	.word	0xfffffefe

08002c24 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7ff fdf9 	bl	800282c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b004      	add	sp, #16
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c54:	2240      	movs	r2, #64	; 0x40
 8002c56:	431a      	orrs	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c60:	2204      	movs	r2, #4
 8002c62:	431a      	orrs	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f7ff fde6 	bl	800283c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c70:	46c0      	nop			; (mov r8, r8)
 8002c72:	46bd      	mov	sp, r7
 8002c74:	b004      	add	sp, #16
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	0002      	movs	r2, r0
 8002c80:	1dfb      	adds	r3, r7, #7
 8002c82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c84:	1dfb      	adds	r3, r7, #7
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b7f      	cmp	r3, #127	; 0x7f
 8002c8a:	d809      	bhi.n	8002ca0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c8c:	1dfb      	adds	r3, r7, #7
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	001a      	movs	r2, r3
 8002c92:	231f      	movs	r3, #31
 8002c94:	401a      	ands	r2, r3
 8002c96:	4b04      	ldr	r3, [pc, #16]	; (8002ca8 <__NVIC_EnableIRQ+0x30>)
 8002c98:	2101      	movs	r1, #1
 8002c9a:	4091      	lsls	r1, r2
 8002c9c:	000a      	movs	r2, r1
 8002c9e:	601a      	str	r2, [r3, #0]
  }
}
 8002ca0:	46c0      	nop			; (mov r8, r8)
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b002      	add	sp, #8
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	e000e100 	.word	0xe000e100

08002cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cac:	b590      	push	{r4, r7, lr}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	0002      	movs	r2, r0
 8002cb4:	6039      	str	r1, [r7, #0]
 8002cb6:	1dfb      	adds	r3, r7, #7
 8002cb8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002cba:	1dfb      	adds	r3, r7, #7
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b7f      	cmp	r3, #127	; 0x7f
 8002cc0:	d828      	bhi.n	8002d14 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cc2:	4a2f      	ldr	r2, [pc, #188]	; (8002d80 <__NVIC_SetPriority+0xd4>)
 8002cc4:	1dfb      	adds	r3, r7, #7
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	b25b      	sxtb	r3, r3
 8002cca:	089b      	lsrs	r3, r3, #2
 8002ccc:	33c0      	adds	r3, #192	; 0xc0
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	589b      	ldr	r3, [r3, r2]
 8002cd2:	1dfa      	adds	r2, r7, #7
 8002cd4:	7812      	ldrb	r2, [r2, #0]
 8002cd6:	0011      	movs	r1, r2
 8002cd8:	2203      	movs	r2, #3
 8002cda:	400a      	ands	r2, r1
 8002cdc:	00d2      	lsls	r2, r2, #3
 8002cde:	21ff      	movs	r1, #255	; 0xff
 8002ce0:	4091      	lsls	r1, r2
 8002ce2:	000a      	movs	r2, r1
 8002ce4:	43d2      	mvns	r2, r2
 8002ce6:	401a      	ands	r2, r3
 8002ce8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	019b      	lsls	r3, r3, #6
 8002cee:	22ff      	movs	r2, #255	; 0xff
 8002cf0:	401a      	ands	r2, r3
 8002cf2:	1dfb      	adds	r3, r7, #7
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	4003      	ands	r3, r0
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d00:	481f      	ldr	r0, [pc, #124]	; (8002d80 <__NVIC_SetPriority+0xd4>)
 8002d02:	1dfb      	adds	r3, r7, #7
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	b25b      	sxtb	r3, r3
 8002d08:	089b      	lsrs	r3, r3, #2
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	33c0      	adds	r3, #192	; 0xc0
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002d12:	e031      	b.n	8002d78 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d14:	4a1b      	ldr	r2, [pc, #108]	; (8002d84 <__NVIC_SetPriority+0xd8>)
 8002d16:	1dfb      	adds	r3, r7, #7
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	0019      	movs	r1, r3
 8002d1c:	230f      	movs	r3, #15
 8002d1e:	400b      	ands	r3, r1
 8002d20:	3b08      	subs	r3, #8
 8002d22:	089b      	lsrs	r3, r3, #2
 8002d24:	3306      	adds	r3, #6
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	18d3      	adds	r3, r2, r3
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	1dfa      	adds	r2, r7, #7
 8002d30:	7812      	ldrb	r2, [r2, #0]
 8002d32:	0011      	movs	r1, r2
 8002d34:	2203      	movs	r2, #3
 8002d36:	400a      	ands	r2, r1
 8002d38:	00d2      	lsls	r2, r2, #3
 8002d3a:	21ff      	movs	r1, #255	; 0xff
 8002d3c:	4091      	lsls	r1, r2
 8002d3e:	000a      	movs	r2, r1
 8002d40:	43d2      	mvns	r2, r2
 8002d42:	401a      	ands	r2, r3
 8002d44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	019b      	lsls	r3, r3, #6
 8002d4a:	22ff      	movs	r2, #255	; 0xff
 8002d4c:	401a      	ands	r2, r3
 8002d4e:	1dfb      	adds	r3, r7, #7
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	0018      	movs	r0, r3
 8002d54:	2303      	movs	r3, #3
 8002d56:	4003      	ands	r3, r0
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d5c:	4809      	ldr	r0, [pc, #36]	; (8002d84 <__NVIC_SetPriority+0xd8>)
 8002d5e:	1dfb      	adds	r3, r7, #7
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	001c      	movs	r4, r3
 8002d64:	230f      	movs	r3, #15
 8002d66:	4023      	ands	r3, r4
 8002d68:	3b08      	subs	r3, #8
 8002d6a:	089b      	lsrs	r3, r3, #2
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	3306      	adds	r3, #6
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	18c3      	adds	r3, r0, r3
 8002d74:	3304      	adds	r3, #4
 8002d76:	601a      	str	r2, [r3, #0]
}
 8002d78:	46c0      	nop			; (mov r8, r8)
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	b003      	add	sp, #12
 8002d7e:	bd90      	pop	{r4, r7, pc}
 8002d80:	e000e100 	.word	0xe000e100
 8002d84:	e000ed00 	.word	0xe000ed00

08002d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	1e5a      	subs	r2, r3, #1
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	045b      	lsls	r3, r3, #17
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d301      	bcc.n	8002da0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e010      	b.n	8002dc2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002da0:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <SysTick_Config+0x44>)
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	3a01      	subs	r2, #1
 8002da6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002da8:	2301      	movs	r3, #1
 8002daa:	425b      	negs	r3, r3
 8002dac:	2103      	movs	r1, #3
 8002dae:	0018      	movs	r0, r3
 8002db0:	f7ff ff7c 	bl	8002cac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002db4:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <SysTick_Config+0x44>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dba:	4b04      	ldr	r3, [pc, #16]	; (8002dcc <SysTick_Config+0x44>)
 8002dbc:	2207      	movs	r2, #7
 8002dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b002      	add	sp, #8
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	e000e010 	.word	0xe000e010

08002dd0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	210f      	movs	r1, #15
 8002ddc:	187b      	adds	r3, r7, r1
 8002dde:	1c02      	adds	r2, r0, #0
 8002de0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	b25b      	sxtb	r3, r3
 8002dea:	0011      	movs	r1, r2
 8002dec:	0018      	movs	r0, r3
 8002dee:	f7ff ff5d 	bl	8002cac <__NVIC_SetPriority>
}
 8002df2:	46c0      	nop			; (mov r8, r8)
 8002df4:	46bd      	mov	sp, r7
 8002df6:	b004      	add	sp, #16
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	0002      	movs	r2, r0
 8002e02:	1dfb      	adds	r3, r7, #7
 8002e04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e06:	1dfb      	adds	r3, r7, #7
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	b25b      	sxtb	r3, r3
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f7ff ff33 	bl	8002c78 <__NVIC_EnableIRQ>
}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	46bd      	mov	sp, r7
 8002e16:	b002      	add	sp, #8
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b082      	sub	sp, #8
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	0018      	movs	r0, r3
 8002e26:	f7ff ffaf 	bl	8002d88 <SysTick_Config>
 8002e2a:	0003      	movs	r3, r0
}
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b002      	add	sp, #8
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e036      	b.n	8002eb8 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2221      	movs	r2, #33	; 0x21
 8002e4e:	2102      	movs	r1, #2
 8002e50:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4a18      	ldr	r2, [pc, #96]	; (8002ec0 <HAL_DMA_Init+0x8c>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002e6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69db      	ldr	r3, [r3, #28]
 8002e88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f000 f9c4 	bl	8003228 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2221      	movs	r2, #33	; 0x21
 8002eaa:	2101      	movs	r1, #1
 8002eac:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}  
 8002eb8:	0018      	movs	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	b004      	add	sp, #16
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	ffffc00f 	.word	0xffffc00f

08002ec4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
 8002ed0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002ed2:	2317      	movs	r3, #23
 8002ed4:	18fb      	adds	r3, r7, r3
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2220      	movs	r2, #32
 8002ede:	5c9b      	ldrb	r3, [r3, r2]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_DMA_Start_IT+0x24>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e04f      	b.n	8002f88 <HAL_DMA_Start_IT+0xc4>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2220      	movs	r2, #32
 8002eec:	2101      	movs	r1, #1
 8002eee:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2221      	movs	r2, #33	; 0x21
 8002ef4:	5c9b      	ldrb	r3, [r3, r2]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d13a      	bne.n	8002f72 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2221      	movs	r2, #33	; 0x21
 8002f00:	2102      	movs	r1, #2
 8002f02:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	438a      	bics	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	68b9      	ldr	r1, [r7, #8]
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 f954 	bl	80031ce <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d008      	beq.n	8002f40 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	210e      	movs	r1, #14
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e00f      	b.n	8002f60 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	210a      	movs	r1, #10
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2104      	movs	r1, #4
 8002f5c:	438a      	bics	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	e007      	b.n	8002f82 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	2100      	movs	r1, #0
 8002f78:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002f7a:	2317      	movs	r3, #23
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	2202      	movs	r2, #2
 8002f80:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002f82:	2317      	movs	r3, #23
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	781b      	ldrb	r3, [r3, #0]
} 
 8002f88:	0018      	movs	r0, r3
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b006      	add	sp, #24
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2221      	movs	r2, #33	; 0x21
 8002f9c:	5c9b      	ldrb	r3, [r3, r2]
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d008      	beq.n	8002fb6 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2220      	movs	r2, #32
 8002fae:	2100      	movs	r1, #0
 8002fb0:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e020      	b.n	8002ff8 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	210e      	movs	r1, #14
 8002fc2:	438a      	bics	r2, r1
 8002fc4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	438a      	bics	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fde:	2101      	movs	r1, #1
 8002fe0:	4091      	lsls	r1, r2
 8002fe2:	000a      	movs	r2, r1
 8002fe4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2221      	movs	r2, #33	; 0x21
 8002fea:	2101      	movs	r1, #1
 8002fec:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003008:	210f      	movs	r1, #15
 800300a:	187b      	adds	r3, r7, r1
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2221      	movs	r2, #33	; 0x21
 8003014:	5c9b      	ldrb	r3, [r3, r2]
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d006      	beq.n	800302a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2204      	movs	r2, #4
 8003020:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003022:	187b      	adds	r3, r7, r1
 8003024:	2201      	movs	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	e028      	b.n	800307c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	210e      	movs	r1, #14
 8003036:	438a      	bics	r2, r1
 8003038:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2101      	movs	r1, #1
 8003046:	438a      	bics	r2, r1
 8003048:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003052:	2101      	movs	r1, #1
 8003054:	4091      	lsls	r1, r2
 8003056:	000a      	movs	r2, r1
 8003058:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2221      	movs	r2, #33	; 0x21
 800305e:	2101      	movs	r1, #1
 8003060:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2220      	movs	r2, #32
 8003066:	2100      	movs	r1, #0
 8003068:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800306e:	2b00      	cmp	r3, #0
 8003070:	d004      	beq.n	800307c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	0010      	movs	r0, r2
 800307a:	4798      	blx	r3
    } 
  }
  return status;
 800307c:	230f      	movs	r3, #15
 800307e:	18fb      	adds	r3, r7, r3
 8003080:	781b      	ldrb	r3, [r3, #0]
}
 8003082:	0018      	movs	r0, r3
 8003084:	46bd      	mov	sp, r7
 8003086:	b004      	add	sp, #16
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b084      	sub	sp, #16
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	2204      	movs	r2, #4
 80030a8:	409a      	lsls	r2, r3
 80030aa:	0013      	movs	r3, r2
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	4013      	ands	r3, r2
 80030b0:	d024      	beq.n	80030fc <HAL_DMA_IRQHandler+0x72>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2204      	movs	r2, #4
 80030b6:	4013      	ands	r3, r2
 80030b8:	d020      	beq.n	80030fc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2220      	movs	r2, #32
 80030c2:	4013      	ands	r3, r2
 80030c4:	d107      	bne.n	80030d6 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2104      	movs	r1, #4
 80030d2:	438a      	bics	r2, r1
 80030d4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030de:	2104      	movs	r1, #4
 80030e0:	4091      	lsls	r1, r2
 80030e2:	000a      	movs	r2, r1
 80030e4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d100      	bne.n	80030f0 <HAL_DMA_IRQHandler+0x66>
 80030ee:	e06a      	b.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	0010      	movs	r0, r2
 80030f8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80030fa:	e064      	b.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	2202      	movs	r2, #2
 8003102:	409a      	lsls	r2, r3
 8003104:	0013      	movs	r3, r2
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	d02b      	beq.n	8003164 <HAL_DMA_IRQHandler+0xda>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2202      	movs	r2, #2
 8003110:	4013      	ands	r3, r2
 8003112:	d027      	beq.n	8003164 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2220      	movs	r2, #32
 800311c:	4013      	ands	r3, r2
 800311e:	d10b      	bne.n	8003138 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	210a      	movs	r1, #10
 800312c:	438a      	bics	r2, r1
 800312e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2221      	movs	r2, #33	; 0x21
 8003134:	2101      	movs	r1, #1
 8003136:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003140:	2102      	movs	r1, #2
 8003142:	4091      	lsls	r1, r2
 8003144:	000a      	movs	r2, r1
 8003146:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2220      	movs	r2, #32
 800314c:	2100      	movs	r1, #0
 800314e:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003154:	2b00      	cmp	r3, #0
 8003156:	d036      	beq.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	0010      	movs	r0, r2
 8003160:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003162:	e030      	b.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	2208      	movs	r2, #8
 800316a:	409a      	lsls	r2, r3
 800316c:	0013      	movs	r3, r2
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	4013      	ands	r3, r2
 8003172:	d028      	beq.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2208      	movs	r2, #8
 8003178:	4013      	ands	r3, r2
 800317a:	d024      	beq.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	210e      	movs	r1, #14
 8003188:	438a      	bics	r2, r1
 800318a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003194:	2101      	movs	r1, #1
 8003196:	4091      	lsls	r1, r2
 8003198:	000a      	movs	r2, r1
 800319a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2221      	movs	r2, #33	; 0x21
 80031a6:	2101      	movs	r1, #1
 80031a8:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2220      	movs	r2, #32
 80031ae:	2100      	movs	r1, #0
 80031b0:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d005      	beq.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	0010      	movs	r0, r2
 80031c2:	4798      	blx	r3
    }
   }
}  
 80031c4:	e7ff      	b.n	80031c6 <HAL_DMA_IRQHandler+0x13c>
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	46bd      	mov	sp, r7
 80031ca:	b004      	add	sp, #16
 80031cc:	bd80      	pop	{r7, pc}

080031ce <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b084      	sub	sp, #16
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	60f8      	str	r0, [r7, #12]
 80031d6:	60b9      	str	r1, [r7, #8]
 80031d8:	607a      	str	r2, [r7, #4]
 80031da:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e4:	2101      	movs	r1, #1
 80031e6:	4091      	lsls	r1, r2
 80031e8:	000a      	movs	r2, r1
 80031ea:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b10      	cmp	r3, #16
 80031fa:	d108      	bne.n	800320e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800320c:	e007      	b.n	800321e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	60da      	str	r2, [r3, #12]
}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	46bd      	mov	sp, r7
 8003222:	b004      	add	sp, #16
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a08      	ldr	r2, [pc, #32]	; (8003258 <DMA_CalcBaseAndBitshift+0x30>)
 8003236:	4694      	mov	ip, r2
 8003238:	4463      	add	r3, ip
 800323a:	2114      	movs	r1, #20
 800323c:	0018      	movs	r0, r3
 800323e:	f7fc ff75 	bl	800012c <__udivsi3>
 8003242:	0003      	movs	r3, r0
 8003244:	009a      	lsls	r2, r3, #2
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a03      	ldr	r2, [pc, #12]	; (800325c <DMA_CalcBaseAndBitshift+0x34>)
 800324e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46bd      	mov	sp, r7
 8003254:	b002      	add	sp, #8
 8003256:	bd80      	pop	{r7, pc}
 8003258:	bffdfff8 	.word	0xbffdfff8
 800325c:	40020000 	.word	0x40020000

08003260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800326e:	e155      	b.n	800351c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2101      	movs	r1, #1
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	4091      	lsls	r1, r2
 800327a:	000a      	movs	r2, r1
 800327c:	4013      	ands	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d100      	bne.n	8003288 <HAL_GPIO_Init+0x28>
 8003286:	e146      	b.n	8003516 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2203      	movs	r2, #3
 800328e:	4013      	ands	r3, r2
 8003290:	2b01      	cmp	r3, #1
 8003292:	d005      	beq.n	80032a0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	2203      	movs	r2, #3
 800329a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800329c:	2b02      	cmp	r3, #2
 800329e:	d130      	bne.n	8003302 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	2203      	movs	r2, #3
 80032ac:	409a      	lsls	r2, r3
 80032ae:	0013      	movs	r3, r2
 80032b0:	43da      	mvns	r2, r3
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4013      	ands	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	68da      	ldr	r2, [r3, #12]
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	409a      	lsls	r2, r3
 80032c2:	0013      	movs	r3, r2
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032d6:	2201      	movs	r2, #1
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	409a      	lsls	r2, r3
 80032dc:	0013      	movs	r3, r2
 80032de:	43da      	mvns	r2, r3
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	4013      	ands	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	091b      	lsrs	r3, r3, #4
 80032ec:	2201      	movs	r2, #1
 80032ee:	401a      	ands	r2, r3
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	409a      	lsls	r2, r3
 80032f4:	0013      	movs	r3, r2
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2203      	movs	r2, #3
 8003308:	4013      	ands	r3, r2
 800330a:	2b03      	cmp	r3, #3
 800330c:	d017      	beq.n	800333e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	2203      	movs	r2, #3
 800331a:	409a      	lsls	r2, r3
 800331c:	0013      	movs	r3, r2
 800331e:	43da      	mvns	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4013      	ands	r3, r2
 8003324:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	409a      	lsls	r2, r3
 8003330:	0013      	movs	r3, r2
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	4313      	orrs	r3, r2
 8003336:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2203      	movs	r2, #3
 8003344:	4013      	ands	r3, r2
 8003346:	2b02      	cmp	r3, #2
 8003348:	d123      	bne.n	8003392 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	08da      	lsrs	r2, r3, #3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3208      	adds	r2, #8
 8003352:	0092      	lsls	r2, r2, #2
 8003354:	58d3      	ldr	r3, [r2, r3]
 8003356:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2207      	movs	r2, #7
 800335c:	4013      	ands	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	220f      	movs	r2, #15
 8003362:	409a      	lsls	r2, r3
 8003364:	0013      	movs	r3, r2
 8003366:	43da      	mvns	r2, r3
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	4013      	ands	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	2107      	movs	r1, #7
 8003376:	400b      	ands	r3, r1
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	409a      	lsls	r2, r3
 800337c:	0013      	movs	r3, r2
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	4313      	orrs	r3, r2
 8003382:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	08da      	lsrs	r2, r3, #3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3208      	adds	r2, #8
 800338c:	0092      	lsls	r2, r2, #2
 800338e:	6939      	ldr	r1, [r7, #16]
 8003390:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	2203      	movs	r2, #3
 800339e:	409a      	lsls	r2, r3
 80033a0:	0013      	movs	r3, r2
 80033a2:	43da      	mvns	r2, r3
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	4013      	ands	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2203      	movs	r2, #3
 80033b0:	401a      	ands	r2, r3
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	409a      	lsls	r2, r3
 80033b8:	0013      	movs	r3, r2
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	4313      	orrs	r3, r2
 80033be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	23c0      	movs	r3, #192	; 0xc0
 80033cc:	029b      	lsls	r3, r3, #10
 80033ce:	4013      	ands	r3, r2
 80033d0:	d100      	bne.n	80033d4 <HAL_GPIO_Init+0x174>
 80033d2:	e0a0      	b.n	8003516 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033d4:	4b57      	ldr	r3, [pc, #348]	; (8003534 <HAL_GPIO_Init+0x2d4>)
 80033d6:	699a      	ldr	r2, [r3, #24]
 80033d8:	4b56      	ldr	r3, [pc, #344]	; (8003534 <HAL_GPIO_Init+0x2d4>)
 80033da:	2101      	movs	r1, #1
 80033dc:	430a      	orrs	r2, r1
 80033de:	619a      	str	r2, [r3, #24]
 80033e0:	4b54      	ldr	r3, [pc, #336]	; (8003534 <HAL_GPIO_Init+0x2d4>)
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	2201      	movs	r2, #1
 80033e6:	4013      	ands	r3, r2
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80033ec:	4a52      	ldr	r2, [pc, #328]	; (8003538 <HAL_GPIO_Init+0x2d8>)
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	089b      	lsrs	r3, r3, #2
 80033f2:	3302      	adds	r3, #2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	589b      	ldr	r3, [r3, r2]
 80033f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2203      	movs	r2, #3
 80033fe:	4013      	ands	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	220f      	movs	r2, #15
 8003404:	409a      	lsls	r2, r3
 8003406:	0013      	movs	r3, r2
 8003408:	43da      	mvns	r2, r3
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	2390      	movs	r3, #144	; 0x90
 8003414:	05db      	lsls	r3, r3, #23
 8003416:	429a      	cmp	r2, r3
 8003418:	d019      	beq.n	800344e <HAL_GPIO_Init+0x1ee>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a47      	ldr	r2, [pc, #284]	; (800353c <HAL_GPIO_Init+0x2dc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d013      	beq.n	800344a <HAL_GPIO_Init+0x1ea>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a46      	ldr	r2, [pc, #280]	; (8003540 <HAL_GPIO_Init+0x2e0>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d00d      	beq.n	8003446 <HAL_GPIO_Init+0x1e6>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a45      	ldr	r2, [pc, #276]	; (8003544 <HAL_GPIO_Init+0x2e4>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d007      	beq.n	8003442 <HAL_GPIO_Init+0x1e2>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a44      	ldr	r2, [pc, #272]	; (8003548 <HAL_GPIO_Init+0x2e8>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d101      	bne.n	800343e <HAL_GPIO_Init+0x1de>
 800343a:	2304      	movs	r3, #4
 800343c:	e008      	b.n	8003450 <HAL_GPIO_Init+0x1f0>
 800343e:	2305      	movs	r3, #5
 8003440:	e006      	b.n	8003450 <HAL_GPIO_Init+0x1f0>
 8003442:	2303      	movs	r3, #3
 8003444:	e004      	b.n	8003450 <HAL_GPIO_Init+0x1f0>
 8003446:	2302      	movs	r3, #2
 8003448:	e002      	b.n	8003450 <HAL_GPIO_Init+0x1f0>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_GPIO_Init+0x1f0>
 800344e:	2300      	movs	r3, #0
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	2103      	movs	r1, #3
 8003454:	400a      	ands	r2, r1
 8003456:	0092      	lsls	r2, r2, #2
 8003458:	4093      	lsls	r3, r2
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	4313      	orrs	r3, r2
 800345e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003460:	4935      	ldr	r1, [pc, #212]	; (8003538 <HAL_GPIO_Init+0x2d8>)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	089b      	lsrs	r3, r3, #2
 8003466:	3302      	adds	r3, #2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800346e:	4b37      	ldr	r3, [pc, #220]	; (800354c <HAL_GPIO_Init+0x2ec>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	43da      	mvns	r2, r3
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4013      	ands	r3, r2
 800347c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	2380      	movs	r3, #128	; 0x80
 8003484:	025b      	lsls	r3, r3, #9
 8003486:	4013      	ands	r3, r2
 8003488:	d003      	beq.n	8003492 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4313      	orrs	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003492:	4b2e      	ldr	r3, [pc, #184]	; (800354c <HAL_GPIO_Init+0x2ec>)
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003498:	4b2c      	ldr	r3, [pc, #176]	; (800354c <HAL_GPIO_Init+0x2ec>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	43da      	mvns	r2, r3
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4013      	ands	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	2380      	movs	r3, #128	; 0x80
 80034ae:	029b      	lsls	r3, r3, #10
 80034b0:	4013      	ands	r3, r2
 80034b2:	d003      	beq.n	80034bc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80034bc:	4b23      	ldr	r3, [pc, #140]	; (800354c <HAL_GPIO_Init+0x2ec>)
 80034be:	693a      	ldr	r2, [r7, #16]
 80034c0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034c2:	4b22      	ldr	r3, [pc, #136]	; (800354c <HAL_GPIO_Init+0x2ec>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	43da      	mvns	r2, r3
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4013      	ands	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685a      	ldr	r2, [r3, #4]
 80034d6:	2380      	movs	r3, #128	; 0x80
 80034d8:	035b      	lsls	r3, r3, #13
 80034da:	4013      	ands	r3, r2
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034e6:	4b19      	ldr	r3, [pc, #100]	; (800354c <HAL_GPIO_Init+0x2ec>)
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80034ec:	4b17      	ldr	r3, [pc, #92]	; (800354c <HAL_GPIO_Init+0x2ec>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	43da      	mvns	r2, r3
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4013      	ands	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	2380      	movs	r3, #128	; 0x80
 8003502:	039b      	lsls	r3, r3, #14
 8003504:	4013      	ands	r3, r2
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003510:	4b0e      	ldr	r3, [pc, #56]	; (800354c <HAL_GPIO_Init+0x2ec>)
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	3301      	adds	r3, #1
 800351a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	40da      	lsrs	r2, r3
 8003524:	1e13      	subs	r3, r2, #0
 8003526:	d000      	beq.n	800352a <HAL_GPIO_Init+0x2ca>
 8003528:	e6a2      	b.n	8003270 <HAL_GPIO_Init+0x10>
  } 
}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	46c0      	nop			; (mov r8, r8)
 800352e:	46bd      	mov	sp, r7
 8003530:	b006      	add	sp, #24
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40021000 	.word	0x40021000
 8003538:	40010000 	.word	0x40010000
 800353c:	48000400 	.word	0x48000400
 8003540:	48000800 	.word	0x48000800
 8003544:	48000c00 	.word	0x48000c00
 8003548:	48001000 	.word	0x48001000
 800354c:	40010400 	.word	0x40010400

08003550 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	000a      	movs	r2, r1
 800355a:	1cbb      	adds	r3, r7, #2
 800355c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	1cba      	adds	r2, r7, #2
 8003564:	8812      	ldrh	r2, [r2, #0]
 8003566:	4013      	ands	r3, r2
 8003568:	d004      	beq.n	8003574 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800356a:	230f      	movs	r3, #15
 800356c:	18fb      	adds	r3, r7, r3
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e003      	b.n	800357c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003574:	230f      	movs	r3, #15
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800357c:	230f      	movs	r3, #15
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	781b      	ldrb	r3, [r3, #0]
  }
 8003582:	0018      	movs	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	b004      	add	sp, #16
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
 8003592:	0008      	movs	r0, r1
 8003594:	0011      	movs	r1, r2
 8003596:	1cbb      	adds	r3, r7, #2
 8003598:	1c02      	adds	r2, r0, #0
 800359a:	801a      	strh	r2, [r3, #0]
 800359c:	1c7b      	adds	r3, r7, #1
 800359e:	1c0a      	adds	r2, r1, #0
 80035a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035a2:	1c7b      	adds	r3, r7, #1
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d004      	beq.n	80035b4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035aa:	1cbb      	adds	r3, r7, #2
 80035ac:	881a      	ldrh	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035b2:	e003      	b.n	80035bc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035b4:	1cbb      	adds	r3, r7, #2
 80035b6:	881a      	ldrh	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035bc:	46c0      	nop			; (mov r8, r8)
 80035be:	46bd      	mov	sp, r7
 80035c0:	b002      	add	sp, #8
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	000a      	movs	r2, r1
 80035ce:	1cbb      	adds	r3, r7, #2
 80035d0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035d8:	1cbb      	adds	r3, r7, #2
 80035da:	881b      	ldrh	r3, [r3, #0]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	4013      	ands	r3, r2
 80035e0:	041a      	lsls	r2, r3, #16
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	43db      	mvns	r3, r3
 80035e6:	1cb9      	adds	r1, r7, #2
 80035e8:	8809      	ldrh	r1, [r1, #0]
 80035ea:	400b      	ands	r3, r1
 80035ec:	431a      	orrs	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	619a      	str	r2, [r3, #24]
}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	46bd      	mov	sp, r7
 80035f6:	b004      	add	sp, #16
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	0002      	movs	r2, r0
 8003604:	1dbb      	adds	r3, r7, #6
 8003606:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003608:	4b09      	ldr	r3, [pc, #36]	; (8003630 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	1dba      	adds	r2, r7, #6
 800360e:	8812      	ldrh	r2, [r2, #0]
 8003610:	4013      	ands	r3, r2
 8003612:	d008      	beq.n	8003626 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003614:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003616:	1dba      	adds	r2, r7, #6
 8003618:	8812      	ldrh	r2, [r2, #0]
 800361a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800361c:	1dbb      	adds	r3, r7, #6
 800361e:	881b      	ldrh	r3, [r3, #0]
 8003620:	0018      	movs	r0, r3
 8003622:	f7fd f8b9 	bl	8000798 <HAL_GPIO_EXTI_Callback>
  }
}
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	46bd      	mov	sp, r7
 800362a:	b002      	add	sp, #8
 800362c:	bd80      	pop	{r7, pc}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	40010400 	.word	0x40010400

08003634 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003636:	b08b      	sub	sp, #44	; 0x2c
 8003638:	af06      	add	r7, sp, #24
 800363a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e0ff      	b.n	8003846 <HAL_PCD_Init+0x212>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a81      	ldr	r2, [pc, #516]	; (8003850 <HAL_PCD_Init+0x21c>)
 800364a:	5c9b      	ldrb	r3, [r3, r2]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d108      	bne.n	8003664 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	23aa      	movs	r3, #170	; 0xaa
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	2100      	movs	r1, #0
 800365a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	0018      	movs	r0, r3
 8003660:	f008 fd70 	bl	800c144 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a7a      	ldr	r2, [pc, #488]	; (8003850 <HAL_PCD_Init+0x21c>)
 8003668:	2103      	movs	r1, #3
 800366a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0018      	movs	r0, r3
 8003672:	f004 fe0f 	bl	8008294 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003676:	230f      	movs	r3, #15
 8003678:	18fb      	adds	r3, r7, r3
 800367a:	2200      	movs	r2, #0
 800367c:	701a      	strb	r2, [r3, #0]
 800367e:	e058      	b.n	8003732 <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003680:	200f      	movs	r0, #15
 8003682:	183b      	adds	r3, r7, r0
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	1c5a      	adds	r2, r3, #1
 800368a:	0013      	movs	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	189b      	adds	r3, r3, r2
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	18cb      	adds	r3, r1, r3
 8003694:	3301      	adds	r3, #1
 8003696:	2201      	movs	r2, #1
 8003698:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800369a:	183b      	adds	r3, r7, r0
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	0013      	movs	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	189b      	adds	r3, r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	183a      	adds	r2, r7, r0
 80036ac:	7812      	ldrb	r2, [r2, #0]
 80036ae:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036b0:	0004      	movs	r4, r0
 80036b2:	183b      	adds	r3, r7, r0
 80036b4:	781a      	ldrb	r2, [r3, #0]
 80036b6:	193b      	adds	r3, r7, r4
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	b298      	uxth	r0, r3
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	0013      	movs	r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	189b      	adds	r3, r3, r2
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	18cb      	adds	r3, r1, r3
 80036c8:	3336      	adds	r3, #54	; 0x36
 80036ca:	1c02      	adds	r2, r0, #0
 80036cc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036ce:	193b      	adds	r3, r7, r4
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	1c5a      	adds	r2, r3, #1
 80036d6:	0013      	movs	r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	189b      	adds	r3, r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	18cb      	adds	r3, r1, r3
 80036e0:	3303      	adds	r3, #3
 80036e2:	2200      	movs	r2, #0
 80036e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	781a      	ldrb	r2, [r3, #0]
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	0013      	movs	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	189b      	adds	r3, r3, r2
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	18cb      	adds	r3, r1, r3
 80036f6:	3338      	adds	r3, #56	; 0x38
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036fc:	193b      	adds	r3, r7, r4
 80036fe:	781a      	ldrb	r2, [r3, #0]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	0013      	movs	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	189b      	adds	r3, r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	18cb      	adds	r3, r1, r3
 800370c:	333c      	adds	r3, #60	; 0x3c
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003712:	193b      	adds	r3, r7, r4
 8003714:	781a      	ldrb	r2, [r3, #0]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	0013      	movs	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	189b      	adds	r3, r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	18cb      	adds	r3, r1, r3
 8003722:	3340      	adds	r3, #64	; 0x40
 8003724:	2200      	movs	r2, #0
 8003726:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003728:	193b      	adds	r3, r7, r4
 800372a:	781a      	ldrb	r2, [r3, #0]
 800372c:	193b      	adds	r3, r7, r4
 800372e:	3201      	adds	r2, #1
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	210f      	movs	r1, #15
 8003734:	187b      	adds	r3, r7, r1
 8003736:	781a      	ldrb	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	429a      	cmp	r2, r3
 800373e:	d39f      	bcc.n	8003680 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003740:	187b      	adds	r3, r7, r1
 8003742:	2200      	movs	r2, #0
 8003744:	701a      	strb	r2, [r3, #0]
 8003746:	e056      	b.n	80037f6 <HAL_PCD_Init+0x1c2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003748:	240f      	movs	r4, #15
 800374a:	193b      	adds	r3, r7, r4
 800374c:	781a      	ldrb	r2, [r3, #0]
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	236a      	movs	r3, #106	; 0x6a
 8003752:	33ff      	adds	r3, #255	; 0xff
 8003754:	0019      	movs	r1, r3
 8003756:	0013      	movs	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	189b      	adds	r3, r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	18c3      	adds	r3, r0, r3
 8003760:	185b      	adds	r3, r3, r1
 8003762:	2200      	movs	r2, #0
 8003764:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003766:	193b      	adds	r3, r7, r4
 8003768:	781a      	ldrb	r2, [r3, #0]
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	23b4      	movs	r3, #180	; 0xb4
 800376e:	0059      	lsls	r1, r3, #1
 8003770:	0013      	movs	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	189b      	adds	r3, r3, r2
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	18c3      	adds	r3, r0, r3
 800377a:	185b      	adds	r3, r3, r1
 800377c:	193a      	adds	r2, r7, r4
 800377e:	7812      	ldrb	r2, [r2, #0]
 8003780:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003782:	193b      	adds	r3, r7, r4
 8003784:	781a      	ldrb	r2, [r3, #0]
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	236c      	movs	r3, #108	; 0x6c
 800378a:	33ff      	adds	r3, #255	; 0xff
 800378c:	0019      	movs	r1, r3
 800378e:	0013      	movs	r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	189b      	adds	r3, r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	18c3      	adds	r3, r0, r3
 8003798:	185b      	adds	r3, r3, r1
 800379a:	2200      	movs	r2, #0
 800379c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800379e:	193b      	adds	r3, r7, r4
 80037a0:	781a      	ldrb	r2, [r3, #0]
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	23bc      	movs	r3, #188	; 0xbc
 80037a6:	0059      	lsls	r1, r3, #1
 80037a8:	0013      	movs	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	189b      	adds	r3, r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	18c3      	adds	r3, r0, r3
 80037b2:	185b      	adds	r3, r3, r1
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037b8:	193b      	adds	r3, r7, r4
 80037ba:	781a      	ldrb	r2, [r3, #0]
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	23be      	movs	r3, #190	; 0xbe
 80037c0:	0059      	lsls	r1, r3, #1
 80037c2:	0013      	movs	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	189b      	adds	r3, r3, r2
 80037c8:	00db      	lsls	r3, r3, #3
 80037ca:	18c3      	adds	r3, r0, r3
 80037cc:	185b      	adds	r3, r3, r1
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037d2:	193b      	adds	r3, r7, r4
 80037d4:	781a      	ldrb	r2, [r3, #0]
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	23c0      	movs	r3, #192	; 0xc0
 80037da:	0059      	lsls	r1, r3, #1
 80037dc:	0013      	movs	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	189b      	adds	r3, r3, r2
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	18c3      	adds	r3, r0, r3
 80037e6:	185b      	adds	r3, r3, r1
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037ec:	193b      	adds	r3, r7, r4
 80037ee:	781a      	ldrb	r2, [r3, #0]
 80037f0:	193b      	adds	r3, r7, r4
 80037f2:	3201      	adds	r2, #1
 80037f4:	701a      	strb	r2, [r3, #0]
 80037f6:	230f      	movs	r3, #15
 80037f8:	18fb      	adds	r3, r7, r3
 80037fa:	781a      	ldrb	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	429a      	cmp	r2, r3
 8003802:	d3a1      	bcc.n	8003748 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	466a      	mov	r2, sp
 800380c:	0011      	movs	r1, r2
 800380e:	001a      	movs	r2, r3
 8003810:	3210      	adds	r2, #16
 8003812:	ca70      	ldmia	r2!, {r4, r5, r6}
 8003814:	c170      	stmia	r1!, {r4, r5, r6}
 8003816:	ca30      	ldmia	r2!, {r4, r5}
 8003818:	c130      	stmia	r1!, {r4, r5}
 800381a:	6859      	ldr	r1, [r3, #4]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f004 fd52 	bl	80082c8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2224      	movs	r2, #36	; 0x24
 8003828:	2100      	movs	r1, #0
 800382a:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a08      	ldr	r2, [pc, #32]	; (8003850 <HAL_PCD_Init+0x21c>)
 8003830:	2101      	movs	r1, #1
 8003832:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d103      	bne.n	8003844 <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	0018      	movs	r0, r3
 8003840:	f001 fd34 	bl	80052ac <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	0018      	movs	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	b005      	add	sp, #20
 800384c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	000002a9 	.word	0x000002a9

08003854 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	23aa      	movs	r3, #170	; 0xaa
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	5cd3      	ldrb	r3, [r2, r3]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_PCD_Start+0x18>
 8003868:	2302      	movs	r3, #2
 800386a:	e014      	b.n	8003896 <HAL_PCD_Start+0x42>
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	23aa      	movs	r3, #170	; 0xaa
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	2101      	movs	r1, #1
 8003874:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	0018      	movs	r0, r3
 800387c:	f004 fcf4 	bl	8008268 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	0018      	movs	r0, r3
 8003886:	f006 fc4f 	bl	800a128 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	23aa      	movs	r3, #170	; 0xaa
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	2100      	movs	r1, #0
 8003892:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	0018      	movs	r0, r3
 8003898:	46bd      	mov	sp, r7
 800389a:	b002      	add	sp, #8
 800389c:	bd80      	pop	{r7, pc}
	...

080038a0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	0018      	movs	r0, r3
 80038ae:	f006 fc51 	bl	800a154 <USB_ReadInterrupts>
 80038b2:	0002      	movs	r2, r0
 80038b4:	2380      	movs	r3, #128	; 0x80
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	401a      	ands	r2, r3
 80038ba:	2380      	movs	r3, #128	; 0x80
 80038bc:	021b      	lsls	r3, r3, #8
 80038be:	429a      	cmp	r2, r3
 80038c0:	d103      	bne.n	80038ca <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	0018      	movs	r0, r3
 80038c6:	f000 fbbb 	bl	8004040 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	0018      	movs	r0, r3
 80038d0:	f006 fc40 	bl	800a154 <USB_ReadInterrupts>
 80038d4:	0002      	movs	r2, r0
 80038d6:	2380      	movs	r3, #128	; 0x80
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	401a      	ands	r2, r3
 80038dc:	2380      	movs	r3, #128	; 0x80
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d114      	bne.n	800390e <HAL_PCD_IRQHandler+0x6e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2244      	movs	r2, #68	; 0x44
 80038ea:	5a9b      	ldrh	r3, [r3, r2]
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	49a2      	ldr	r1, [pc, #648]	; (8003b7c <HAL_PCD_IRQHandler+0x2dc>)
 80038f4:	400a      	ands	r2, r1
 80038f6:	b291      	uxth	r1, r2
 80038f8:	2244      	movs	r2, #68	; 0x44
 80038fa:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	0018      	movs	r0, r3
 8003900:	f008 fcab 	bl	800c25a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2100      	movs	r1, #0
 8003908:	0018      	movs	r0, r3
 800390a:	f000 f945 	bl	8003b98 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	0018      	movs	r0, r3
 8003914:	f006 fc1e 	bl	800a154 <USB_ReadInterrupts>
 8003918:	0002      	movs	r2, r0
 800391a:	2380      	movs	r3, #128	; 0x80
 800391c:	01db      	lsls	r3, r3, #7
 800391e:	401a      	ands	r2, r3
 8003920:	2380      	movs	r3, #128	; 0x80
 8003922:	01db      	lsls	r3, r3, #7
 8003924:	429a      	cmp	r2, r3
 8003926:	d10b      	bne.n	8003940 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2244      	movs	r2, #68	; 0x44
 800392e:	5a9b      	ldrh	r3, [r3, r2]
 8003930:	b29a      	uxth	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4992      	ldr	r1, [pc, #584]	; (8003b80 <HAL_PCD_IRQHandler+0x2e0>)
 8003938:	400a      	ands	r2, r1
 800393a:	b291      	uxth	r1, r2
 800393c:	2244      	movs	r2, #68	; 0x44
 800393e:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	0018      	movs	r0, r3
 8003946:	f006 fc05 	bl	800a154 <USB_ReadInterrupts>
 800394a:	0002      	movs	r2, r0
 800394c:	2380      	movs	r3, #128	; 0x80
 800394e:	019b      	lsls	r3, r3, #6
 8003950:	401a      	ands	r2, r3
 8003952:	2380      	movs	r3, #128	; 0x80
 8003954:	019b      	lsls	r3, r3, #6
 8003956:	429a      	cmp	r2, r3
 8003958:	d10b      	bne.n	8003972 <HAL_PCD_IRQHandler+0xd2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2244      	movs	r2, #68	; 0x44
 8003960:	5a9b      	ldrh	r3, [r3, r2]
 8003962:	b29a      	uxth	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4986      	ldr	r1, [pc, #536]	; (8003b84 <HAL_PCD_IRQHandler+0x2e4>)
 800396a:	400a      	ands	r2, r1
 800396c:	b291      	uxth	r1, r2
 800396e:	2244      	movs	r2, #68	; 0x44
 8003970:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	0018      	movs	r0, r3
 8003978:	f006 fbec 	bl	800a154 <USB_ReadInterrupts>
 800397c:	0002      	movs	r2, r0
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	015b      	lsls	r3, r3, #5
 8003982:	401a      	ands	r2, r3
 8003984:	2380      	movs	r3, #128	; 0x80
 8003986:	015b      	lsls	r3, r3, #5
 8003988:	429a      	cmp	r2, r3
 800398a:	d137      	bne.n	80039fc <HAL_PCD_IRQHandler+0x15c>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2240      	movs	r2, #64	; 0x40
 8003992:	5a9b      	ldrh	r3, [r3, r2]
 8003994:	b29a      	uxth	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2104      	movs	r1, #4
 800399c:	438a      	bics	r2, r1
 800399e:	b291      	uxth	r1, r2
 80039a0:	2240      	movs	r2, #64	; 0x40
 80039a2:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2240      	movs	r2, #64	; 0x40
 80039aa:	5a9b      	ldrh	r3, [r3, r2]
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2108      	movs	r1, #8
 80039b4:	438a      	bics	r2, r1
 80039b6:	b291      	uxth	r1, r2
 80039b8:	2240      	movs	r2, #64	; 0x40
 80039ba:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	23b8      	movs	r3, #184	; 0xb8
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	5cd3      	ldrb	r3, [r2, r3]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d109      	bne.n	80039dc <HAL_PCD_IRQHandler+0x13c>
    {
      hpcd->LPM_State = LPM_L0;
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	23b8      	movs	r3, #184	; 0xb8
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	2100      	movs	r1, #0
 80039d0:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2100      	movs	r1, #0
 80039d6:	0018      	movs	r0, r3
 80039d8:	f001 fc92 	bl	8005300 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	0018      	movs	r0, r3
 80039e0:	f008 fc7c 	bl	800c2dc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2244      	movs	r2, #68	; 0x44
 80039ea:	5a9b      	ldrh	r3, [r3, r2]
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4965      	ldr	r1, [pc, #404]	; (8003b88 <HAL_PCD_IRQHandler+0x2e8>)
 80039f4:	400a      	ands	r2, r1
 80039f6:	b291      	uxth	r1, r2
 80039f8:	2244      	movs	r2, #68	; 0x44
 80039fa:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	0018      	movs	r0, r3
 8003a02:	f006 fba7 	bl	800a154 <USB_ReadInterrupts>
 8003a06:	0002      	movs	r2, r0
 8003a08:	2380      	movs	r3, #128	; 0x80
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	401a      	ands	r2, r3
 8003a0e:	2380      	movs	r3, #128	; 0x80
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d127      	bne.n	8003a66 <HAL_PCD_IRQHandler+0x1c6>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2240      	movs	r2, #64	; 0x40
 8003a1c:	5a9b      	ldrh	r3, [r3, r2]
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2108      	movs	r1, #8
 8003a26:	430a      	orrs	r2, r1
 8003a28:	b291      	uxth	r1, r2
 8003a2a:	2240      	movs	r2, #64	; 0x40
 8003a2c:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2244      	movs	r2, #68	; 0x44
 8003a34:	5a9b      	ldrh	r3, [r3, r2]
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4953      	ldr	r1, [pc, #332]	; (8003b8c <HAL_PCD_IRQHandler+0x2ec>)
 8003a3e:	400a      	ands	r2, r1
 8003a40:	b291      	uxth	r1, r2
 8003a42:	2244      	movs	r2, #68	; 0x44
 8003a44:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2240      	movs	r2, #64	; 0x40
 8003a4c:	5a9b      	ldrh	r3, [r3, r2]
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2104      	movs	r1, #4
 8003a56:	430a      	orrs	r2, r1
 8003a58:	b291      	uxth	r1, r2
 8003a5a:	2240      	movs	r2, #64	; 0x40
 8003a5c:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	0018      	movs	r0, r3
 8003a62:	f008 fc1f 	bl	800c2a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f006 fb72 	bl	800a154 <USB_ReadInterrupts>
 8003a70:	0003      	movs	r3, r0
 8003a72:	2280      	movs	r2, #128	; 0x80
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b80      	cmp	r3, #128	; 0x80
 8003a78:	d145      	bne.n	8003b06 <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2244      	movs	r2, #68	; 0x44
 8003a80:	5a9b      	ldrh	r3, [r3, r2]
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2180      	movs	r1, #128	; 0x80
 8003a8a:	438a      	bics	r2, r1
 8003a8c:	b291      	uxth	r1, r2
 8003a8e:	2244      	movs	r2, #68	; 0x44
 8003a90:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	23b8      	movs	r3, #184	; 0xb8
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	5cd3      	ldrb	r3, [r2, r3]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d12f      	bne.n	8003afe <HAL_PCD_IRQHandler+0x25e>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2240      	movs	r2, #64	; 0x40
 8003aa4:	5a9b      	ldrh	r3, [r3, r2]
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2104      	movs	r1, #4
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	b291      	uxth	r1, r2
 8003ab2:	2240      	movs	r2, #64	; 0x40
 8003ab4:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2240      	movs	r2, #64	; 0x40
 8003abc:	5a9b      	ldrh	r3, [r3, r2]
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2108      	movs	r1, #8
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	b291      	uxth	r1, r2
 8003aca:	2240      	movs	r2, #64	; 0x40
 8003acc:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	23b8      	movs	r3, #184	; 0xb8
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2254      	movs	r2, #84	; 0x54
 8003ade:	5a9b      	ldrh	r3, [r3, r2]
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	089b      	lsrs	r3, r3, #2
 8003ae4:	223c      	movs	r2, #60	; 0x3c
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	0019      	movs	r1, r3
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	23b9      	movs	r3, #185	; 0xb9
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2101      	movs	r1, #1
 8003af6:	0018      	movs	r0, r3
 8003af8:	f001 fc02 	bl	8005300 <HAL_PCDEx_LPM_Callback>
 8003afc:	e003      	b.n	8003b06 <HAL_PCD_IRQHandler+0x266>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	0018      	movs	r0, r3
 8003b02:	f008 fbcf 	bl	800c2a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f006 fb22 	bl	800a154 <USB_ReadInterrupts>
 8003b10:	0002      	movs	r2, r0
 8003b12:	2380      	movs	r3, #128	; 0x80
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	401a      	ands	r2, r3
 8003b18:	2380      	movs	r3, #128	; 0x80
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d10f      	bne.n	8003b40 <HAL_PCD_IRQHandler+0x2a0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2244      	movs	r2, #68	; 0x44
 8003b26:	5a9b      	ldrh	r3, [r3, r2]
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4918      	ldr	r1, [pc, #96]	; (8003b90 <HAL_PCD_IRQHandler+0x2f0>)
 8003b30:	400a      	ands	r2, r1
 8003b32:	b291      	uxth	r1, r2
 8003b34:	2244      	movs	r2, #68	; 0x44
 8003b36:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f008 fb7e 	bl	800c23c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	0018      	movs	r0, r3
 8003b46:	f006 fb05 	bl	800a154 <USB_ReadInterrupts>
 8003b4a:	0002      	movs	r2, r0
 8003b4c:	2380      	movs	r3, #128	; 0x80
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	401a      	ands	r2, r3
 8003b52:	2380      	movs	r3, #128	; 0x80
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d10b      	bne.n	8003b72 <HAL_PCD_IRQHandler+0x2d2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2244      	movs	r2, #68	; 0x44
 8003b60:	5a9b      	ldrh	r3, [r3, r2]
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	490a      	ldr	r1, [pc, #40]	; (8003b94 <HAL_PCD_IRQHandler+0x2f4>)
 8003b6a:	400a      	ands	r2, r1
 8003b6c:	b291      	uxth	r1, r2
 8003b6e:	2244      	movs	r2, #68	; 0x44
 8003b70:	5299      	strh	r1, [r3, r2]
  }
}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	46bd      	mov	sp, r7
 8003b76:	b002      	add	sp, #8
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	fffffbff 	.word	0xfffffbff
 8003b80:	ffffbfff 	.word	0xffffbfff
 8003b84:	ffffdfff 	.word	0xffffdfff
 8003b88:	ffffefff 	.word	0xffffefff
 8003b8c:	fffff7ff 	.word	0xfffff7ff
 8003b90:	fffffdff 	.word	0xfffffdff
 8003b94:	fffffeff 	.word	0xfffffeff

08003b98 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	000a      	movs	r2, r1
 8003ba2:	1cfb      	adds	r3, r7, #3
 8003ba4:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	23aa      	movs	r3, #170	; 0xaa
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	5cd3      	ldrb	r3, [r2, r3]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_PCD_SetAddress+0x1e>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e017      	b.n	8003be6 <HAL_PCD_SetAddress+0x4e>
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	23aa      	movs	r3, #170	; 0xaa
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	1cfa      	adds	r2, r7, #3
 8003bc4:	2124      	movs	r1, #36	; 0x24
 8003bc6:	7812      	ldrb	r2, [r2, #0]
 8003bc8:	545a      	strb	r2, [r3, r1]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	1cfb      	adds	r3, r7, #3
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	0019      	movs	r1, r3
 8003bd4:	0010      	movs	r0, r2
 8003bd6:	f006 fa93 	bl	800a100 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	23aa      	movs	r3, #170	; 0xaa
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	2100      	movs	r1, #0
 8003be2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	0018      	movs	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b002      	add	sp, #8
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003bee:	b590      	push	{r4, r7, lr}
 8003bf0:	b085      	sub	sp, #20
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	000c      	movs	r4, r1
 8003bf8:	0010      	movs	r0, r2
 8003bfa:	0019      	movs	r1, r3
 8003bfc:	1cfb      	adds	r3, r7, #3
 8003bfe:	1c22      	adds	r2, r4, #0
 8003c00:	701a      	strb	r2, [r3, #0]
 8003c02:	003b      	movs	r3, r7
 8003c04:	1c02      	adds	r2, r0, #0
 8003c06:	801a      	strh	r2, [r3, #0]
 8003c08:	1cbb      	adds	r3, r7, #2
 8003c0a:	1c0a      	adds	r2, r1, #0
 8003c0c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003c0e:	230b      	movs	r3, #11
 8003c10:	18fb      	adds	r3, r7, r3
 8003c12:	2200      	movs	r2, #0
 8003c14:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c16:	1cfb      	adds	r3, r7, #3
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	b25b      	sxtb	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	da0f      	bge.n	8003c40 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c20:	1cfb      	adds	r3, r7, #3
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2207      	movs	r2, #7
 8003c26:	4013      	ands	r3, r2
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	0013      	movs	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	189b      	adds	r3, r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	18d3      	adds	r3, r2, r3
 8003c36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	705a      	strb	r2, [r3, #1]
 8003c3e:	e00f      	b.n	8003c60 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c40:	1cfb      	adds	r3, r7, #3
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2207      	movs	r2, #7
 8003c46:	401a      	ands	r2, r3
 8003c48:	0013      	movs	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	189b      	adds	r3, r3, r2
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	3369      	adds	r3, #105	; 0x69
 8003c52:	33ff      	adds	r3, #255	; 0xff
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	18d3      	adds	r3, r2, r3
 8003c58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003c60:	1cfb      	adds	r3, r7, #3
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2207      	movs	r2, #7
 8003c66:	4013      	ands	r3, r2
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003c6e:	003b      	movs	r3, r7
 8003c70:	881a      	ldrh	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	1cba      	adds	r2, r7, #2
 8003c7a:	7812      	ldrb	r2, [r2, #0]
 8003c7c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	785b      	ldrb	r3, [r3, #1]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d004      	beq.n	8003c90 <HAL_PCD_EP_Open+0xa2>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c90:	1cbb      	adds	r3, r7, #2
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d102      	bne.n	8003c9e <HAL_PCD_EP_Open+0xb0>
  {
    ep->data_pid_start = 0U;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	23aa      	movs	r3, #170	; 0xaa
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	5cd3      	ldrb	r3, [r2, r3]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_PCD_EP_Open+0xc0>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e013      	b.n	8003cd6 <HAL_PCD_EP_Open+0xe8>
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	23aa      	movs	r3, #170	; 0xaa
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	0011      	movs	r1, r2
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	f004 fb2d 	bl	8008320 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	23aa      	movs	r3, #170	; 0xaa
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	2100      	movs	r1, #0
 8003cce:	54d1      	strb	r1, [r2, r3]

  return ret;
 8003cd0:	230b      	movs	r3, #11
 8003cd2:	18fb      	adds	r3, r7, r3
 8003cd4:	781b      	ldrb	r3, [r3, #0]
}
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b005      	add	sp, #20
 8003cdc:	bd90      	pop	{r4, r7, pc}

08003cde <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b084      	sub	sp, #16
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	000a      	movs	r2, r1
 8003ce8:	1cfb      	adds	r3, r7, #3
 8003cea:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003cec:	1cfb      	adds	r3, r7, #3
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	b25b      	sxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	da0f      	bge.n	8003d16 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cf6:	1cfb      	adds	r3, r7, #3
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	2207      	movs	r2, #7
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	0013      	movs	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	189b      	adds	r3, r3, r2
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	18d3      	adds	r3, r2, r3
 8003d0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	705a      	strb	r2, [r3, #1]
 8003d14:	e00f      	b.n	8003d36 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d16:	1cfb      	adds	r3, r7, #3
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	2207      	movs	r2, #7
 8003d1c:	401a      	ands	r2, r3
 8003d1e:	0013      	movs	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	189b      	adds	r3, r3, r2
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	3369      	adds	r3, #105	; 0x69
 8003d28:	33ff      	adds	r3, #255	; 0xff
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	18d3      	adds	r3, r2, r3
 8003d2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003d36:	1cfb      	adds	r3, r7, #3
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2207      	movs	r2, #7
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	b2da      	uxtb	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	23aa      	movs	r3, #170	; 0xaa
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	5cd3      	ldrb	r3, [r2, r3]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_PCD_EP_Close+0x76>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e011      	b.n	8003d78 <HAL_PCD_EP_Close+0x9a>
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	23aa      	movs	r3, #170	; 0xaa
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	0011      	movs	r1, r2
 8003d66:	0018      	movs	r0, r3
 8003d68:	f004 fe4e 	bl	8008a08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	23aa      	movs	r3, #170	; 0xaa
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	2100      	movs	r1, #0
 8003d74:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	0018      	movs	r0, r3
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	b004      	add	sp, #16
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	607a      	str	r2, [r7, #4]
 8003d8a:	603b      	str	r3, [r7, #0]
 8003d8c:	200b      	movs	r0, #11
 8003d8e:	183b      	adds	r3, r7, r0
 8003d90:	1c0a      	adds	r2, r1, #0
 8003d92:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d94:	0001      	movs	r1, r0
 8003d96:	187b      	adds	r3, r7, r1
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2207      	movs	r2, #7
 8003d9c:	401a      	ands	r2, r3
 8003d9e:	0013      	movs	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	189b      	adds	r3, r3, r2
 8003da4:	00db      	lsls	r3, r3, #3
 8003da6:	3369      	adds	r3, #105	; 0x69
 8003da8:	33ff      	adds	r3, #255	; 0xff
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	18d3      	adds	r3, r2, r3
 8003dae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dc8:	187b      	adds	r3, r7, r1
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	2207      	movs	r2, #7
 8003dce:	4013      	ands	r3, r2
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003dd6:	187b      	adds	r3, r7, r1
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2207      	movs	r2, #7
 8003ddc:	4013      	ands	r3, r2
 8003dde:	d107      	bne.n	8003df0 <HAL_PCD_EP_Receive+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	0011      	movs	r1, r2
 8003de8:	0018      	movs	r0, r3
 8003dea:	f004 ffcd 	bl	8008d88 <USB_EPStartXfer>
 8003dee:	e006      	b.n	8003dfe <HAL_PCD_EP_Receive+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	0011      	movs	r1, r2
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f004 ffc5 	bl	8008d88 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	0018      	movs	r0, r3
 8003e02:	46bd      	mov	sp, r7
 8003e04:	b006      	add	sp, #24
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	000a      	movs	r2, r1
 8003e12:	1cfb      	adds	r3, r7, #3
 8003e14:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003e16:	1cfb      	adds	r3, r7, #3
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	2207      	movs	r2, #7
 8003e1c:	401a      	ands	r2, r3
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	23c2      	movs	r3, #194	; 0xc2
 8003e22:	0059      	lsls	r1, r3, #1
 8003e24:	0013      	movs	r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	189b      	adds	r3, r3, r2
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	18c3      	adds	r3, r0, r3
 8003e2e:	185b      	adds	r3, r3, r1
 8003e30:	681b      	ldr	r3, [r3, #0]
}
 8003e32:	0018      	movs	r0, r3
 8003e34:	46bd      	mov	sp, r7
 8003e36:	b002      	add	sp, #8
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b086      	sub	sp, #24
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	60f8      	str	r0, [r7, #12]
 8003e42:	607a      	str	r2, [r7, #4]
 8003e44:	603b      	str	r3, [r7, #0]
 8003e46:	200b      	movs	r0, #11
 8003e48:	183b      	adds	r3, r7, r0
 8003e4a:	1c0a      	adds	r2, r1, #0
 8003e4c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e4e:	183b      	adds	r3, r7, r0
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	2207      	movs	r2, #7
 8003e54:	4013      	ands	r3, r2
 8003e56:	1c5a      	adds	r2, r3, #1
 8003e58:	0013      	movs	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	189b      	adds	r3, r3, r2
 8003e5e:	00db      	lsls	r3, r3, #3
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	18d3      	adds	r3, r2, r3
 8003e64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2224      	movs	r2, #36	; 0x24
 8003e76:	2101      	movs	r1, #1
 8003e78:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	2200      	movs	r2, #0
 8003e84:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e8c:	183b      	adds	r3, r7, r0
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	2207      	movs	r2, #7
 8003e92:	4013      	ands	r3, r2
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e9a:	183b      	adds	r3, r7, r0
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	2207      	movs	r2, #7
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	d107      	bne.n	8003eb4 <HAL_PCD_EP_Transmit+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	0011      	movs	r1, r2
 8003eac:	0018      	movs	r0, r3
 8003eae:	f004 ff6b 	bl	8008d88 <USB_EPStartXfer>
 8003eb2:	e006      	b.n	8003ec2 <HAL_PCD_EP_Transmit+0x88>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	0011      	movs	r1, r2
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f004 ff63 	bl	8008d88 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	b006      	add	sp, #24
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	000a      	movs	r2, r1
 8003ed6:	1cfb      	adds	r3, r7, #3
 8003ed8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003eda:	1cfb      	adds	r3, r7, #3
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	2207      	movs	r2, #7
 8003ee0:	401a      	ands	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d901      	bls.n	8003eee <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e046      	b.n	8003f7c <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003eee:	1cfb      	adds	r3, r7, #3
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	b25b      	sxtb	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	da0f      	bge.n	8003f18 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ef8:	1cfb      	adds	r3, r7, #3
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	2207      	movs	r2, #7
 8003efe:	4013      	ands	r3, r2
 8003f00:	1c5a      	adds	r2, r3, #1
 8003f02:	0013      	movs	r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	189b      	adds	r3, r3, r2
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	18d3      	adds	r3, r2, r3
 8003f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2201      	movs	r2, #1
 8003f14:	705a      	strb	r2, [r3, #1]
 8003f16:	e00d      	b.n	8003f34 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003f18:	1cfb      	adds	r3, r7, #3
 8003f1a:	781a      	ldrb	r2, [r3, #0]
 8003f1c:	0013      	movs	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	189b      	adds	r3, r3, r2
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	3369      	adds	r3, #105	; 0x69
 8003f26:	33ff      	adds	r3, #255	; 0xff
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	18d3      	adds	r3, r2, r3
 8003f2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2201      	movs	r2, #1
 8003f38:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f3a:	1cfb      	adds	r3, r7, #3
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2207      	movs	r2, #7
 8003f40:	4013      	ands	r3, r2
 8003f42:	b2da      	uxtb	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	23aa      	movs	r3, #170	; 0xaa
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	5cd3      	ldrb	r3, [r2, r3]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_PCD_EP_SetStall+0x8c>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e011      	b.n	8003f7c <HAL_PCD_EP_SetStall+0xb0>
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	23aa      	movs	r3, #170	; 0xaa
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	2101      	movs	r1, #1
 8003f60:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	0011      	movs	r1, r2
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	f005 ffc6 	bl	8009efc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	23aa      	movs	r3, #170	; 0xaa
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	2100      	movs	r1, #0
 8003f78:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	b004      	add	sp, #16
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	000a      	movs	r2, r1
 8003f8e:	1cfb      	adds	r3, r7, #3
 8003f90:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003f92:	1cfb      	adds	r3, r7, #3
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	220f      	movs	r2, #15
 8003f98:	401a      	ands	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d901      	bls.n	8003fa6 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e048      	b.n	8004038 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fa6:	1cfb      	adds	r3, r7, #3
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	b25b      	sxtb	r3, r3
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	da0f      	bge.n	8003fd0 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fb0:	1cfb      	adds	r3, r7, #3
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	2207      	movs	r2, #7
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	0013      	movs	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	189b      	adds	r3, r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	18d3      	adds	r3, r2, r3
 8003fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	705a      	strb	r2, [r3, #1]
 8003fce:	e00f      	b.n	8003ff0 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fd0:	1cfb      	adds	r3, r7, #3
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	2207      	movs	r2, #7
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	0013      	movs	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	189b      	adds	r3, r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	3369      	adds	r3, #105	; 0x69
 8003fe2:	33ff      	adds	r3, #255	; 0xff
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	18d3      	adds	r3, r2, r3
 8003fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ff6:	1cfb      	adds	r3, r7, #3
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2207      	movs	r2, #7
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	23aa      	movs	r3, #170	; 0xaa
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	5cd3      	ldrb	r3, [r2, r3]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d101      	bne.n	8004014 <HAL_PCD_EP_ClrStall+0x90>
 8004010:	2302      	movs	r3, #2
 8004012:	e011      	b.n	8004038 <HAL_PCD_EP_ClrStall+0xb4>
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	23aa      	movs	r3, #170	; 0xaa
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	2101      	movs	r1, #1
 800401c:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68fa      	ldr	r2, [r7, #12]
 8004024:	0011      	movs	r1, r2
 8004026:	0018      	movs	r0, r3
 8004028:	f005 ffb8 	bl	8009f9c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	23aa      	movs	r3, #170	; 0xaa
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	2100      	movs	r1, #0
 8004034:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	0018      	movs	r0, r3
 800403a:	46bd      	mov	sp, r7
 800403c:	b004      	add	sp, #16
 800403e:	bd80      	pop	{r7, pc}

08004040 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004040:	b5b0      	push	{r4, r5, r7, lr}
 8004042:	b096      	sub	sp, #88	; 0x58
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004048:	f000 fbd8 	bl	80047fc <PCD_EP_ISR_Handler+0x7bc>
  {
    wIstr = hpcd->Instance->ISTR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	2056      	movs	r0, #86	; 0x56
 8004052:	183b      	adds	r3, r7, r0
 8004054:	2144      	movs	r1, #68	; 0x44
 8004056:	5a52      	ldrh	r2, [r2, r1]
 8004058:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800405a:	183b      	adds	r3, r7, r0
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	b2da      	uxtb	r2, r3
 8004060:	2455      	movs	r4, #85	; 0x55
 8004062:	193b      	adds	r3, r7, r4
 8004064:	210f      	movs	r1, #15
 8004066:	400a      	ands	r2, r1
 8004068:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800406a:	193b      	adds	r3, r7, r4
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d000      	beq.n	8004074 <PCD_EP_ISR_Handler+0x34>
 8004072:	e179      	b.n	8004368 <PCD_EP_ISR_Handler+0x328>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004074:	183b      	adds	r3, r7, r0
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	2210      	movs	r2, #16
 800407a:	4013      	ands	r3, r2
 800407c:	d154      	bne.n	8004128 <PCD_EP_ISR_Handler+0xe8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	881b      	ldrh	r3, [r3, #0]
 8004084:	b29a      	uxth	r2, r3
 8004086:	200e      	movs	r0, #14
 8004088:	183b      	adds	r3, r7, r0
 800408a:	49af      	ldr	r1, [pc, #700]	; (8004348 <PCD_EP_ISR_Handler+0x308>)
 800408c:	400a      	ands	r2, r1
 800408e:	801a      	strh	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	183a      	adds	r2, r7, r0
 8004096:	8812      	ldrh	r2, [r2, #0]
 8004098:	49ac      	ldr	r1, [pc, #688]	; (800434c <PCD_EP_ISR_Handler+0x30c>)
 800409a:	430a      	orrs	r2, r1
 800409c:	b292      	uxth	r2, r2
 800409e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	3328      	adds	r3, #40	; 0x28
 80040a4:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2250      	movs	r2, #80	; 0x50
 80040ac:	5a9b      	ldrh	r3, [r3, r2]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	001a      	movs	r2, r3
 80040b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	18d2      	adds	r2, r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	18d3      	adds	r3, r2, r3
 80040c0:	4aa3      	ldr	r2, [pc, #652]	; (8004350 <PCD_EP_ISR_Handler+0x310>)
 80040c2:	4694      	mov	ip, r2
 80040c4:	4463      	add	r3, ip
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	059b      	lsls	r3, r3, #22
 80040ca:	0d9a      	lsrs	r2, r3, #22
 80040cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80040d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040d2:	695a      	ldr	r2, [r3, #20]
 80040d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040d6:	69db      	ldr	r3, [r3, #28]
 80040d8:	18d2      	adds	r2, r2, r3
 80040da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040dc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2100      	movs	r1, #0
 80040e2:	0018      	movs	r0, r3
 80040e4:	f008 f88c 	bl	800c200 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2224      	movs	r2, #36	; 0x24
 80040ec:	5c9b      	ldrb	r3, [r3, r2]
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <PCD_EP_ISR_Handler+0xb8>
 80040f4:	f000 fb82 	bl	80047fc <PCD_EP_ISR_Handler+0x7bc>
 80040f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d001      	beq.n	8004104 <PCD_EP_ISR_Handler+0xc4>
 8004100:	f000 fb7c 	bl	80047fc <PCD_EP_ISR_Handler+0x7bc>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2224      	movs	r2, #36	; 0x24
 8004108:	5c9b      	ldrb	r3, [r3, r2]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2280      	movs	r2, #128	; 0x80
 800410e:	4252      	negs	r2, r2
 8004110:	4313      	orrs	r3, r2
 8004112:	b2da      	uxtb	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	b291      	uxth	r1, r2
 800411a:	224c      	movs	r2, #76	; 0x4c
 800411c:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2224      	movs	r2, #36	; 0x24
 8004122:	2100      	movs	r1, #0
 8004124:	5499      	strb	r1, [r3, r2]
 8004126:	e369      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3369      	adds	r3, #105	; 0x69
 800412c:	33ff      	adds	r3, #255	; 0xff
 800412e:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	2152      	movs	r1, #82	; 0x52
 8004136:	187b      	adds	r3, r7, r1
 8004138:	8812      	ldrh	r2, [r2, #0]
 800413a:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800413c:	187b      	adds	r3, r7, r1
 800413e:	881a      	ldrh	r2, [r3, #0]
 8004140:	2380      	movs	r3, #128	; 0x80
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	4013      	ands	r3, r2
 8004146:	d037      	beq.n	80041b8 <PCD_EP_ISR_Handler+0x178>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2250      	movs	r2, #80	; 0x50
 800414e:	5a9b      	ldrh	r3, [r3, r2]
 8004150:	b29b      	uxth	r3, r3
 8004152:	001a      	movs	r2, r3
 8004154:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	18d2      	adds	r2, r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	18d3      	adds	r3, r2, r3
 8004162:	4a7c      	ldr	r2, [pc, #496]	; (8004354 <PCD_EP_ISR_Handler+0x314>)
 8004164:	4694      	mov	ip, r2
 8004166:	4463      	add	r3, ip
 8004168:	881b      	ldrh	r3, [r3, #0]
 800416a:	059b      	lsls	r3, r3, #22
 800416c:	0d9a      	lsrs	r2, r3, #22
 800416e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004170:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6818      	ldr	r0, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	22ac      	movs	r2, #172	; 0xac
 800417a:	0092      	lsls	r2, r2, #2
 800417c:	1899      	adds	r1, r3, r2
 800417e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004180:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004184:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004186:	b29b      	uxth	r3, r3
 8004188:	f006 f836 	bl	800a1f8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29a      	uxth	r2, r3
 8004194:	2010      	movs	r0, #16
 8004196:	183b      	adds	r3, r7, r0
 8004198:	496f      	ldr	r1, [pc, #444]	; (8004358 <PCD_EP_ISR_Handler+0x318>)
 800419a:	400a      	ands	r2, r1
 800419c:	801a      	strh	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	183a      	adds	r2, r7, r0
 80041a4:	8812      	ldrh	r2, [r2, #0]
 80041a6:	2180      	movs	r1, #128	; 0x80
 80041a8:	430a      	orrs	r2, r1
 80041aa:	b292      	uxth	r2, r2
 80041ac:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	0018      	movs	r0, r3
 80041b2:	f007 ffef 	bl	800c194 <HAL_PCD_SetupStageCallback>
 80041b6:	e321      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80041b8:	2352      	movs	r3, #82	; 0x52
 80041ba:	18fb      	adds	r3, r7, r3
 80041bc:	2200      	movs	r2, #0
 80041be:	5e9b      	ldrsh	r3, [r3, r2]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	db00      	blt.n	80041c6 <PCD_EP_ISR_Handler+0x186>
 80041c4:	e31a      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	201e      	movs	r0, #30
 80041d0:	183b      	adds	r3, r7, r0
 80041d2:	4961      	ldr	r1, [pc, #388]	; (8004358 <PCD_EP_ISR_Handler+0x318>)
 80041d4:	400a      	ands	r2, r1
 80041d6:	801a      	strh	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	183a      	adds	r2, r7, r0
 80041de:	8812      	ldrh	r2, [r2, #0]
 80041e0:	2180      	movs	r1, #128	; 0x80
 80041e2:	430a      	orrs	r2, r1
 80041e4:	b292      	uxth	r2, r2
 80041e6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2250      	movs	r2, #80	; 0x50
 80041ee:	5a9b      	ldrh	r3, [r3, r2]
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	001a      	movs	r2, r3
 80041f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	18d2      	adds	r2, r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	18d3      	adds	r3, r2, r3
 8004202:	4a54      	ldr	r2, [pc, #336]	; (8004354 <PCD_EP_ISR_Handler+0x314>)
 8004204:	4694      	mov	ip, r2
 8004206:	4463      	add	r3, ip
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	059b      	lsls	r3, r3, #22
 800420c:	0d9a      	lsrs	r2, r3, #22
 800420e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004210:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004212:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d01a      	beq.n	8004250 <PCD_EP_ISR_Handler+0x210>
 800421a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d016      	beq.n	8004250 <PCD_EP_ISR_Handler+0x210>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6818      	ldr	r0, [r3, #0]
 8004226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004228:	6959      	ldr	r1, [r3, #20]
 800422a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800422c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800422e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004230:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004232:	b29b      	uxth	r3, r3
 8004234:	f005 ffe0 	bl	800a1f8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800423a:	695a      	ldr	r2, [r3, #20]
 800423c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	18d2      	adds	r2, r2, r3
 8004242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004244:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2100      	movs	r1, #0
 800424a:	0018      	movs	r0, r3
 800424c:	f007 ffb7 	bl	800c1be <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	b29b      	uxth	r3, r3
 8004258:	001a      	movs	r2, r3
 800425a:	2380      	movs	r3, #128	; 0x80
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	4013      	ands	r3, r2
 8004260:	d000      	beq.n	8004264 <PCD_EP_ISR_Handler+0x224>
 8004262:	e2cb      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	61bb      	str	r3, [r7, #24]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2250      	movs	r2, #80	; 0x50
 8004270:	5a9b      	ldrh	r3, [r3, r2]
 8004272:	b29b      	uxth	r3, r3
 8004274:	001a      	movs	r2, r3
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	189b      	adds	r3, r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	4a35      	ldr	r2, [pc, #212]	; (8004354 <PCD_EP_ISR_Handler+0x314>)
 8004280:	4694      	mov	ip, r2
 8004282:	4463      	add	r3, ip
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d110      	bne.n	80042b0 <PCD_EP_ISR_Handler+0x270>
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	881b      	ldrh	r3, [r3, #0]
 8004292:	b29b      	uxth	r3, r3
 8004294:	4a31      	ldr	r2, [pc, #196]	; (800435c <PCD_EP_ISR_Handler+0x31c>)
 8004296:	4013      	ands	r3, r2
 8004298:	b29a      	uxth	r2, r3
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	801a      	strh	r2, [r3, #0]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	881b      	ldrh	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	4a29      	ldr	r2, [pc, #164]	; (800434c <PCD_EP_ISR_Handler+0x30c>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	801a      	strh	r2, [r3, #0]
 80042ae:	e02b      	b.n	8004308 <PCD_EP_ISR_Handler+0x2c8>
 80042b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042b2:	691b      	ldr	r3, [r3, #16]
 80042b4:	2b3e      	cmp	r3, #62	; 0x3e
 80042b6:	d812      	bhi.n	80042de <PCD_EP_ISR_Handler+0x29e>
 80042b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	085b      	lsrs	r3, r3, #1
 80042be:	647b      	str	r3, [r7, #68]	; 0x44
 80042c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	2201      	movs	r2, #1
 80042c6:	4013      	ands	r3, r2
 80042c8:	d002      	beq.n	80042d0 <PCD_EP_ISR_Handler+0x290>
 80042ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042cc:	3301      	adds	r3, #1
 80042ce:	647b      	str	r3, [r7, #68]	; 0x44
 80042d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	029b      	lsls	r3, r3, #10
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	801a      	strh	r2, [r3, #0]
 80042dc:	e014      	b.n	8004308 <PCD_EP_ISR_Handler+0x2c8>
 80042de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	095b      	lsrs	r3, r3, #5
 80042e4:	647b      	str	r3, [r7, #68]	; 0x44
 80042e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	221f      	movs	r2, #31
 80042ec:	4013      	ands	r3, r2
 80042ee:	d102      	bne.n	80042f6 <PCD_EP_ISR_Handler+0x2b6>
 80042f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042f2:	3b01      	subs	r3, #1
 80042f4:	647b      	str	r3, [r7, #68]	; 0x44
 80042f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	029b      	lsls	r3, r3, #10
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	4a13      	ldr	r2, [pc, #76]	; (800434c <PCD_EP_ISR_Handler+0x30c>)
 8004300:	4313      	orrs	r3, r2
 8004302:	b29a      	uxth	r2, r3
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	b29a      	uxth	r2, r3
 8004310:	2012      	movs	r0, #18
 8004312:	183b      	adds	r3, r7, r0
 8004314:	4912      	ldr	r1, [pc, #72]	; (8004360 <PCD_EP_ISR_Handler+0x320>)
 8004316:	400a      	ands	r2, r1
 8004318:	801a      	strh	r2, [r3, #0]
 800431a:	183b      	adds	r3, r7, r0
 800431c:	183a      	adds	r2, r7, r0
 800431e:	8812      	ldrh	r2, [r2, #0]
 8004320:	2180      	movs	r1, #128	; 0x80
 8004322:	0149      	lsls	r1, r1, #5
 8004324:	404a      	eors	r2, r1
 8004326:	801a      	strh	r2, [r3, #0]
 8004328:	183b      	adds	r3, r7, r0
 800432a:	183a      	adds	r2, r7, r0
 800432c:	8812      	ldrh	r2, [r2, #0]
 800432e:	2180      	movs	r1, #128	; 0x80
 8004330:	0189      	lsls	r1, r1, #6
 8004332:	404a      	eors	r2, r1
 8004334:	801a      	strh	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	183a      	adds	r2, r7, r0
 800433c:	8812      	ldrh	r2, [r2, #0]
 800433e:	4909      	ldr	r1, [pc, #36]	; (8004364 <PCD_EP_ISR_Handler+0x324>)
 8004340:	430a      	orrs	r2, r1
 8004342:	b292      	uxth	r2, r2
 8004344:	801a      	strh	r2, [r3, #0]
 8004346:	e259      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
 8004348:	ffff8f0f 	.word	0xffff8f0f
 800434c:	ffff8000 	.word	0xffff8000
 8004350:	00000402 	.word	0x00000402
 8004354:	00000406 	.word	0x00000406
 8004358:	00000f8f 	.word	0x00000f8f
 800435c:	ffff83ff 	.word	0xffff83ff
 8004360:	ffffbf8f 	.word	0xffffbf8f
 8004364:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	001a      	movs	r2, r3
 800436e:	2055      	movs	r0, #85	; 0x55
 8004370:	183b      	adds	r3, r7, r0
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	18d2      	adds	r2, r2, r3
 8004378:	2152      	movs	r1, #82	; 0x52
 800437a:	187b      	adds	r3, r7, r1
 800437c:	8812      	ldrh	r2, [r2, #0]
 800437e:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004380:	187b      	adds	r3, r7, r1
 8004382:	2200      	movs	r2, #0
 8004384:	5e9b      	ldrsh	r3, [r3, r2]
 8004386:	2b00      	cmp	r3, #0
 8004388:	db00      	blt.n	800438c <PCD_EP_ISR_Handler+0x34c>
 800438a:	e0fa      	b.n	8004582 <PCD_EP_ISR_Handler+0x542>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	001a      	movs	r2, r3
 8004392:	183b      	adds	r3, r7, r0
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	18d3      	adds	r3, r2, r3
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	b29a      	uxth	r2, r3
 800439e:	2450      	movs	r4, #80	; 0x50
 80043a0:	193b      	adds	r3, r7, r4
 80043a2:	49cf      	ldr	r1, [pc, #828]	; (80046e0 <PCD_EP_ISR_Handler+0x6a0>)
 80043a4:	400a      	ands	r2, r1
 80043a6:	801a      	strh	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	001a      	movs	r2, r3
 80043ae:	183b      	adds	r3, r7, r0
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	18d3      	adds	r3, r2, r3
 80043b6:	193a      	adds	r2, r7, r4
 80043b8:	8812      	ldrh	r2, [r2, #0]
 80043ba:	2180      	movs	r1, #128	; 0x80
 80043bc:	430a      	orrs	r2, r1
 80043be:	b292      	uxth	r2, r2
 80043c0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80043c2:	183b      	adds	r3, r7, r0
 80043c4:	781a      	ldrb	r2, [r3, #0]
 80043c6:	0013      	movs	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	189b      	adds	r3, r3, r2
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	3369      	adds	r3, #105	; 0x69
 80043d0:	33ff      	adds	r3, #255	; 0xff
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	18d3      	adds	r3, r2, r3
 80043d6:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80043d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043da:	7b1b      	ldrb	r3, [r3, #12]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d125      	bne.n	800442c <PCD_EP_ISR_Handler+0x3ec>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2250      	movs	r2, #80	; 0x50
 80043e6:	5a9b      	ldrh	r3, [r3, r2]
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	001a      	movs	r2, r3
 80043ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	18d2      	adds	r2, r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	18d3      	adds	r3, r2, r3
 80043fa:	4aba      	ldr	r2, [pc, #744]	; (80046e4 <PCD_EP_ISR_Handler+0x6a4>)
 80043fc:	4694      	mov	ip, r2
 80043fe:	4463      	add	r3, ip
 8004400:	881a      	ldrh	r2, [r3, #0]
 8004402:	2448      	movs	r4, #72	; 0x48
 8004404:	193b      	adds	r3, r7, r4
 8004406:	0592      	lsls	r2, r2, #22
 8004408:	0d92      	lsrs	r2, r2, #22
 800440a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800440c:	193b      	adds	r3, r7, r4
 800440e:	881b      	ldrh	r3, [r3, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d100      	bne.n	8004416 <PCD_EP_ISR_Handler+0x3d6>
 8004414:	e08d      	b.n	8004532 <PCD_EP_ISR_Handler+0x4f2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800441c:	6959      	ldr	r1, [r3, #20]
 800441e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004420:	88da      	ldrh	r2, [r3, #6]
 8004422:	193b      	adds	r3, r7, r4
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	f005 fee7 	bl	800a1f8 <USB_ReadPMA>
 800442a:	e082      	b.n	8004532 <PCD_EP_ISR_Handler+0x4f2>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800442c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800442e:	78db      	ldrb	r3, [r3, #3]
 8004430:	2b02      	cmp	r3, #2
 8004432:	d10c      	bne.n	800444e <PCD_EP_ISR_Handler+0x40e>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004434:	2348      	movs	r3, #72	; 0x48
 8004436:	18fc      	adds	r4, r7, r3
 8004438:	2352      	movs	r3, #82	; 0x52
 800443a:	18fb      	adds	r3, r7, r3
 800443c:	881a      	ldrh	r2, [r3, #0]
 800443e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	0018      	movs	r0, r3
 8004444:	f000 f9ee 	bl	8004824 <HAL_PCD_EP_DB_Receive>
 8004448:	0003      	movs	r3, r0
 800444a:	8023      	strh	r3, [r4, #0]
 800444c:	e071      	b.n	8004532 <PCD_EP_ISR_Handler+0x4f2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	001a      	movs	r2, r3
 8004454:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	18d3      	adds	r3, r2, r3
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	b29a      	uxth	r2, r3
 8004460:	204a      	movs	r0, #74	; 0x4a
 8004462:	183b      	adds	r3, r7, r0
 8004464:	49a0      	ldr	r1, [pc, #640]	; (80046e8 <PCD_EP_ISR_Handler+0x6a8>)
 8004466:	400a      	ands	r2, r1
 8004468:	801a      	strh	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	001a      	movs	r2, r3
 8004470:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	18d3      	adds	r3, r2, r3
 8004478:	183a      	adds	r2, r7, r0
 800447a:	8812      	ldrh	r2, [r2, #0]
 800447c:	499b      	ldr	r1, [pc, #620]	; (80046ec <PCD_EP_ISR_Handler+0x6ac>)
 800447e:	430a      	orrs	r2, r1
 8004480:	b292      	uxth	r2, r2
 8004482:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	001a      	movs	r2, r3
 800448a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	18d3      	adds	r3, r2, r3
 8004492:	881b      	ldrh	r3, [r3, #0]
 8004494:	b29b      	uxth	r3, r3
 8004496:	001a      	movs	r2, r3
 8004498:	2380      	movs	r3, #128	; 0x80
 800449a:	01db      	lsls	r3, r3, #7
 800449c:	4013      	ands	r3, r2
 800449e:	d024      	beq.n	80044ea <PCD_EP_ISR_Handler+0x4aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2250      	movs	r2, #80	; 0x50
 80044a6:	5a9b      	ldrh	r3, [r3, r2]
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	001a      	movs	r2, r3
 80044ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	18d2      	adds	r2, r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	18d3      	adds	r3, r2, r3
 80044ba:	4a8d      	ldr	r2, [pc, #564]	; (80046f0 <PCD_EP_ISR_Handler+0x6b0>)
 80044bc:	4694      	mov	ip, r2
 80044be:	4463      	add	r3, ip
 80044c0:	881a      	ldrh	r2, [r3, #0]
 80044c2:	2448      	movs	r4, #72	; 0x48
 80044c4:	193b      	adds	r3, r7, r4
 80044c6:	0592      	lsls	r2, r2, #22
 80044c8:	0d92      	lsrs	r2, r2, #22
 80044ca:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 80044cc:	193b      	adds	r3, r7, r4
 80044ce:	881b      	ldrh	r3, [r3, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d02e      	beq.n	8004532 <PCD_EP_ISR_Handler+0x4f2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044da:	6959      	ldr	r1, [r3, #20]
 80044dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044de:	891a      	ldrh	r2, [r3, #8]
 80044e0:	193b      	adds	r3, r7, r4
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	f005 fe88 	bl	800a1f8 <USB_ReadPMA>
 80044e8:	e023      	b.n	8004532 <PCD_EP_ISR_Handler+0x4f2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2250      	movs	r2, #80	; 0x50
 80044f0:	5a9b      	ldrh	r3, [r3, r2]
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	001a      	movs	r2, r3
 80044f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	18d2      	adds	r2, r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	18d3      	adds	r3, r2, r3
 8004504:	4a77      	ldr	r2, [pc, #476]	; (80046e4 <PCD_EP_ISR_Handler+0x6a4>)
 8004506:	4694      	mov	ip, r2
 8004508:	4463      	add	r3, ip
 800450a:	881a      	ldrh	r2, [r3, #0]
 800450c:	2448      	movs	r4, #72	; 0x48
 800450e:	193b      	adds	r3, r7, r4
 8004510:	0592      	lsls	r2, r2, #22
 8004512:	0d92      	lsrs	r2, r2, #22
 8004514:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8004516:	193b      	adds	r3, r7, r4
 8004518:	881b      	ldrh	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <PCD_EP_ISR_Handler+0x4f2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6818      	ldr	r0, [r3, #0]
 8004522:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004524:	6959      	ldr	r1, [r3, #20]
 8004526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004528:	895a      	ldrh	r2, [r3, #10]
 800452a:	193b      	adds	r3, r7, r4
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	f005 fe63 	bl	800a1f8 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004534:	69da      	ldr	r2, [r3, #28]
 8004536:	2148      	movs	r1, #72	; 0x48
 8004538:	187b      	adds	r3, r7, r1
 800453a:	881b      	ldrh	r3, [r3, #0]
 800453c:	18d2      	adds	r2, r2, r3
 800453e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004540:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	187b      	adds	r3, r7, r1
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	18d2      	adds	r2, r2, r3
 800454c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800454e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d005      	beq.n	8004564 <PCD_EP_ISR_Handler+0x524>
 8004558:	187b      	adds	r3, r7, r1
 800455a:	881a      	ldrh	r2, [r3, #0]
 800455c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	429a      	cmp	r2, r3
 8004562:	d207      	bcs.n	8004574 <PCD_EP_ISR_Handler+0x534>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004564:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004566:	781a      	ldrb	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	0011      	movs	r1, r2
 800456c:	0018      	movs	r0, r3
 800456e:	f007 fe26 	bl	800c1be <HAL_PCD_DataOutStageCallback>
 8004572:	e006      	b.n	8004582 <PCD_EP_ISR_Handler+0x542>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800457a:	0011      	movs	r1, r2
 800457c:	0018      	movs	r0, r3
 800457e:	f004 fc03 	bl	8008d88 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004582:	2452      	movs	r4, #82	; 0x52
 8004584:	193b      	adds	r3, r7, r4
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	2280      	movs	r2, #128	; 0x80
 800458a:	4013      	ands	r3, r2
 800458c:	d100      	bne.n	8004590 <PCD_EP_ISR_Handler+0x550>
 800458e:	e135      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
      {
        ep = &hpcd->IN_ep[epindex];
 8004590:	2055      	movs	r0, #85	; 0x55
 8004592:	183b      	adds	r3, r7, r0
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	1c5a      	adds	r2, r3, #1
 8004598:	0013      	movs	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	189b      	adds	r3, r3, r2
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	18d3      	adds	r3, r2, r3
 80045a4:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	001a      	movs	r2, r3
 80045ac:	183b      	adds	r3, r7, r0
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	18d3      	adds	r3, r2, r3
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	2542      	movs	r5, #66	; 0x42
 80045ba:	197b      	adds	r3, r7, r5
 80045bc:	494d      	ldr	r1, [pc, #308]	; (80046f4 <PCD_EP_ISR_Handler+0x6b4>)
 80045be:	400a      	ands	r2, r1
 80045c0:	801a      	strh	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	001a      	movs	r2, r3
 80045c8:	183b      	adds	r3, r7, r0
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	18d3      	adds	r3, r2, r3
 80045d0:	197a      	adds	r2, r7, r5
 80045d2:	8812      	ldrh	r2, [r2, #0]
 80045d4:	4948      	ldr	r1, [pc, #288]	; (80046f8 <PCD_EP_ISR_Handler+0x6b8>)
 80045d6:	430a      	orrs	r2, r1
 80045d8:	b292      	uxth	r2, r2
 80045da:	801a      	strh	r2, [r3, #0]

        if (ep->type != EP_TYPE_BULK)
 80045dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045de:	78db      	ldrb	r3, [r3, #3]
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d100      	bne.n	80045e6 <PCD_EP_ISR_Handler+0x5a6>
 80045e4:	e0ad      	b.n	8004742 <PCD_EP_ISR_Handler+0x702>
        {
          ep->xfer_len = 0U;
 80045e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045e8:	2200      	movs	r2, #0
 80045ea:	619a      	str	r2, [r3, #24]

          if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80045ec:	193b      	adds	r3, r7, r4
 80045ee:	881b      	ldrh	r3, [r3, #0]
 80045f0:	2240      	movs	r2, #64	; 0x40
 80045f2:	4013      	ands	r3, r2
 80045f4:	d046      	beq.n	8004684 <PCD_EP_ISR_Handler+0x644>
          {
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80045f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045f8:	785b      	ldrb	r3, [r3, #1]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d125      	bne.n	800464a <PCD_EP_ISR_Handler+0x60a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2250      	movs	r2, #80	; 0x50
 800460a:	5a9b      	ldrh	r3, [r3, r2]
 800460c:	b29b      	uxth	r3, r3
 800460e:	001a      	movs	r2, r3
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	189b      	adds	r3, r3, r2
 8004614:	627b      	str	r3, [r7, #36]	; 0x24
 8004616:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	00da      	lsls	r2, r3, #3
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	18d3      	adds	r3, r2, r3
 8004620:	4a33      	ldr	r2, [pc, #204]	; (80046f0 <PCD_EP_ISR_Handler+0x6b0>)
 8004622:	4694      	mov	ip, r2
 8004624:	4463      	add	r3, ip
 8004626:	623b      	str	r3, [r7, #32]
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	b29b      	uxth	r3, r3
 800462e:	4a33      	ldr	r2, [pc, #204]	; (80046fc <PCD_EP_ISR_Handler+0x6bc>)
 8004630:	4013      	ands	r3, r2
 8004632:	b29a      	uxth	r2, r3
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	801a      	strh	r2, [r3, #0]
 8004638:	6a3b      	ldr	r3, [r7, #32]
 800463a:	881b      	ldrh	r3, [r3, #0]
 800463c:	b29b      	uxth	r3, r3
 800463e:	4a2e      	ldr	r2, [pc, #184]	; (80046f8 <PCD_EP_ISR_Handler+0x6b8>)
 8004640:	4313      	orrs	r3, r2
 8004642:	b29a      	uxth	r2, r3
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	801a      	strh	r2, [r3, #0]
 8004648:	e073      	b.n	8004732 <PCD_EP_ISR_Handler+0x6f2>
 800464a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800464c:	785b      	ldrb	r3, [r3, #1]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d16f      	bne.n	8004732 <PCD_EP_ISR_Handler+0x6f2>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2250      	movs	r2, #80	; 0x50
 800465e:	5a9b      	ldrh	r3, [r3, r2]
 8004660:	b29b      	uxth	r3, r3
 8004662:	001a      	movs	r2, r3
 8004664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004666:	189b      	adds	r3, r3, r2
 8004668:	62fb      	str	r3, [r7, #44]	; 0x2c
 800466a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	00da      	lsls	r2, r3, #3
 8004670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004672:	18d3      	adds	r3, r2, r3
 8004674:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <PCD_EP_ISR_Handler+0x6b0>)
 8004676:	4694      	mov	ip, r2
 8004678:	4463      	add	r3, ip
 800467a:	62bb      	str	r3, [r7, #40]	; 0x28
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467e:	2200      	movs	r2, #0
 8004680:	801a      	strh	r2, [r3, #0]
 8004682:	e056      	b.n	8004732 <PCD_EP_ISR_Handler+0x6f2>
          }
          else
          {
            PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	63fb      	str	r3, [r7, #60]	; 0x3c
 800468a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800468c:	785b      	ldrb	r3, [r3, #1]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d136      	bne.n	8004700 <PCD_EP_ISR_Handler+0x6c0>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	637b      	str	r3, [r7, #52]	; 0x34
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2250      	movs	r2, #80	; 0x50
 800469e:	5a9b      	ldrh	r3, [r3, r2]
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	001a      	movs	r2, r3
 80046a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046a6:	189b      	adds	r3, r3, r2
 80046a8:	637b      	str	r3, [r7, #52]	; 0x34
 80046aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	00da      	lsls	r2, r3, #3
 80046b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b2:	18d3      	adds	r3, r2, r3
 80046b4:	4a0b      	ldr	r2, [pc, #44]	; (80046e4 <PCD_EP_ISR_Handler+0x6a4>)
 80046b6:	4694      	mov	ip, r2
 80046b8:	4463      	add	r3, ip
 80046ba:	633b      	str	r3, [r7, #48]	; 0x30
 80046bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046be:	881b      	ldrh	r3, [r3, #0]
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	4a0e      	ldr	r2, [pc, #56]	; (80046fc <PCD_EP_ISR_Handler+0x6bc>)
 80046c4:	4013      	ands	r3, r2
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ca:	801a      	strh	r2, [r3, #0]
 80046cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	4a09      	ldr	r2, [pc, #36]	; (80046f8 <PCD_EP_ISR_Handler+0x6b8>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046da:	801a      	strh	r2, [r3, #0]
 80046dc:	e029      	b.n	8004732 <PCD_EP_ISR_Handler+0x6f2>
 80046de:	46c0      	nop			; (mov r8, r8)
 80046e0:	00000f8f 	.word	0x00000f8f
 80046e4:	00000406 	.word	0x00000406
 80046e8:	ffff8f8f 	.word	0xffff8f8f
 80046ec:	ffff80c0 	.word	0xffff80c0
 80046f0:	00000402 	.word	0x00000402
 80046f4:	ffff8f0f 	.word	0xffff8f0f
 80046f8:	ffff8000 	.word	0xffff8000
 80046fc:	ffff83ff 	.word	0xffff83ff
 8004700:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004702:	785b      	ldrb	r3, [r3, #1]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d114      	bne.n	8004732 <PCD_EP_ISR_Handler+0x6f2>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2250      	movs	r2, #80	; 0x50
 800470e:	5a9b      	ldrh	r3, [r3, r2]
 8004710:	b29b      	uxth	r3, r3
 8004712:	001a      	movs	r2, r3
 8004714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004716:	189b      	adds	r3, r3, r2
 8004718:	63fb      	str	r3, [r7, #60]	; 0x3c
 800471a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	00da      	lsls	r2, r3, #3
 8004720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004722:	18d3      	adds	r3, r2, r3
 8004724:	4a3d      	ldr	r2, [pc, #244]	; (800481c <PCD_EP_ISR_Handler+0x7dc>)
 8004726:	4694      	mov	ip, r2
 8004728:	4463      	add	r3, ip
 800472a:	63bb      	str	r3, [r7, #56]	; 0x38
 800472c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472e:	2200      	movs	r2, #0
 8004730:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004734:	781a      	ldrb	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	0011      	movs	r1, r2
 800473a:	0018      	movs	r0, r3
 800473c:	f007 fd60 	bl	800c200 <HAL_PCD_DataInStageCallback>
 8004740:	e05c      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        /* Manage Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 8004742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004744:	78db      	ldrb	r3, [r3, #3]
 8004746:	2b02      	cmp	r3, #2
 8004748:	d150      	bne.n	80047ec <PCD_EP_ISR_Handler+0x7ac>
 800474a:	2352      	movs	r3, #82	; 0x52
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	881a      	ldrh	r2, [r3, #0]
 8004750:	2380      	movs	r3, #128	; 0x80
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	4013      	ands	r3, r2
 8004756:	d149      	bne.n	80047ec <PCD_EP_ISR_Handler+0x7ac>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2250      	movs	r2, #80	; 0x50
 800475e:	5a9b      	ldrh	r3, [r3, r2]
 8004760:	b29b      	uxth	r3, r3
 8004762:	001a      	movs	r2, r3
 8004764:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	18d2      	adds	r2, r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	18d3      	adds	r3, r2, r3
 8004772:	4a2b      	ldr	r2, [pc, #172]	; (8004820 <PCD_EP_ISR_Handler+0x7e0>)
 8004774:	4694      	mov	ip, r2
 8004776:	4463      	add	r3, ip
 8004778:	881a      	ldrh	r2, [r3, #0]
 800477a:	2140      	movs	r1, #64	; 0x40
 800477c:	187b      	adds	r3, r7, r1
 800477e:	0592      	lsls	r2, r2, #22
 8004780:	0d92      	lsrs	r2, r2, #22
 8004782:	801a      	strh	r2, [r3, #0]

          if (ep->xfer_len > TxByteNbre)
 8004784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004786:	699a      	ldr	r2, [r3, #24]
 8004788:	187b      	adds	r3, r7, r1
 800478a:	881b      	ldrh	r3, [r3, #0]
 800478c:	429a      	cmp	r2, r3
 800478e:	d907      	bls.n	80047a0 <PCD_EP_ISR_Handler+0x760>
          {
            ep->xfer_len -= TxByteNbre;
 8004790:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004792:	699a      	ldr	r2, [r3, #24]
 8004794:	187b      	adds	r3, r7, r1
 8004796:	881b      	ldrh	r3, [r3, #0]
 8004798:	1ad2      	subs	r2, r2, r3
 800479a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800479c:	619a      	str	r2, [r3, #24]
 800479e:	e002      	b.n	80047a6 <PCD_EP_ISR_Handler+0x766>
          }
          else
          {
            ep->xfer_len = 0U;
 80047a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047a2:	2200      	movs	r2, #0
 80047a4:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80047a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d107      	bne.n	80047be <PCD_EP_ISR_Handler+0x77e>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047b0:	781a      	ldrb	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	0011      	movs	r1, r2
 80047b6:	0018      	movs	r0, r3
 80047b8:	f007 fd22 	bl	800c200 <HAL_PCD_DataInStageCallback>
 80047bc:	e01e      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80047be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047c0:	695a      	ldr	r2, [r3, #20]
 80047c2:	2140      	movs	r1, #64	; 0x40
 80047c4:	187b      	adds	r3, r7, r1
 80047c6:	881b      	ldrh	r3, [r3, #0]
 80047c8:	18d2      	adds	r2, r2, r3
 80047ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047cc:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80047ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047d0:	69da      	ldr	r2, [r3, #28]
 80047d2:	187b      	adds	r3, r7, r1
 80047d4:	881b      	ldrh	r3, [r3, #0]
 80047d6:	18d2      	adds	r2, r2, r3
 80047d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047da:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047e2:	0011      	movs	r1, r2
 80047e4:	0018      	movs	r0, r3
 80047e6:	f004 facf 	bl	8008d88 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80047ea:	e007      	b.n	80047fc <PCD_EP_ISR_Handler+0x7bc>
          }
        }
        /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80047ec:	2352      	movs	r3, #82	; 0x52
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	881a      	ldrh	r2, [r3, #0]
 80047f2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	0018      	movs	r0, r3
 80047f8:	f000 f930 	bl	8004a5c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2244      	movs	r2, #68	; 0x44
 8004802:	5a9b      	ldrh	r3, [r3, r2]
 8004804:	b29b      	uxth	r3, r3
 8004806:	b21b      	sxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	da01      	bge.n	8004810 <PCD_EP_ISR_Handler+0x7d0>
 800480c:	f7ff fc1e 	bl	800404c <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	0018      	movs	r0, r3
 8004814:	46bd      	mov	sp, r7
 8004816:	b016      	add	sp, #88	; 0x58
 8004818:	bdb0      	pop	{r4, r5, r7, pc}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	00000406 	.word	0x00000406
 8004820:	00000402 	.word	0x00000402

08004824 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004824:	b590      	push	{r4, r7, lr}
 8004826:	b089      	sub	sp, #36	; 0x24
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	1dbb      	adds	r3, r7, #6
 8004830:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004832:	1dbb      	adds	r3, r7, #6
 8004834:	881a      	ldrh	r2, [r3, #0]
 8004836:	2380      	movs	r3, #128	; 0x80
 8004838:	01db      	lsls	r3, r3, #7
 800483a:	4013      	ands	r3, r2
 800483c:	d100      	bne.n	8004840 <HAL_PCD_EP_DB_Receive+0x1c>
 800483e:	e07d      	b.n	800493c <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2250      	movs	r2, #80	; 0x50
 8004846:	5a9b      	ldrh	r3, [r3, r2]
 8004848:	b29b      	uxth	r3, r3
 800484a:	001a      	movs	r2, r3
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	18d2      	adds	r2, r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	18d3      	adds	r3, r2, r3
 800485a:	4a7a      	ldr	r2, [pc, #488]	; (8004a44 <HAL_PCD_EP_DB_Receive+0x220>)
 800485c:	4694      	mov	ip, r2
 800485e:	4463      	add	r3, ip
 8004860:	881a      	ldrh	r2, [r3, #0]
 8004862:	211a      	movs	r1, #26
 8004864:	187b      	adds	r3, r7, r1
 8004866:	0592      	lsls	r2, r2, #22
 8004868:	0d92      	lsrs	r2, r2, #22
 800486a:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	699a      	ldr	r2, [r3, #24]
 8004870:	187b      	adds	r3, r7, r1
 8004872:	881b      	ldrh	r3, [r3, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d307      	bcc.n	8004888 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	699a      	ldr	r2, [r3, #24]
 800487c:	187b      	adds	r3, r7, r1
 800487e:	881b      	ldrh	r3, [r3, #0]
 8004880:	1ad2      	subs	r2, r2, r3
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	619a      	str	r2, [r3, #24]
 8004886:	e002      	b.n	800488e <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2200      	movs	r2, #0
 800488c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d121      	bne.n	80048da <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	001a      	movs	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	18d3      	adds	r3, r2, r3
 80048a4:	881b      	ldrh	r3, [r3, #0]
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	2018      	movs	r0, #24
 80048aa:	183b      	adds	r3, r7, r0
 80048ac:	4966      	ldr	r1, [pc, #408]	; (8004a48 <HAL_PCD_EP_DB_Receive+0x224>)
 80048ae:	400a      	ands	r2, r1
 80048b0:	801a      	strh	r2, [r3, #0]
 80048b2:	183b      	adds	r3, r7, r0
 80048b4:	183a      	adds	r2, r7, r0
 80048b6:	8812      	ldrh	r2, [r2, #0]
 80048b8:	2180      	movs	r1, #128	; 0x80
 80048ba:	0189      	lsls	r1, r1, #6
 80048bc:	404a      	eors	r2, r1
 80048be:	801a      	strh	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	001a      	movs	r2, r3
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	18d3      	adds	r3, r2, r3
 80048ce:	183a      	adds	r2, r7, r0
 80048d0:	8812      	ldrh	r2, [r2, #0]
 80048d2:	495e      	ldr	r1, [pc, #376]	; (8004a4c <HAL_PCD_EP_DB_Receive+0x228>)
 80048d4:	430a      	orrs	r2, r1
 80048d6:	b292      	uxth	r2, r2
 80048d8:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80048da:	1dbb      	adds	r3, r7, #6
 80048dc:	881b      	ldrh	r3, [r3, #0]
 80048de:	2240      	movs	r2, #64	; 0x40
 80048e0:	4013      	ands	r3, r2
 80048e2:	d01a      	beq.n	800491a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	001a      	movs	r2, r3
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	18d3      	adds	r3, r2, r3
 80048f2:	881b      	ldrh	r3, [r3, #0]
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	2016      	movs	r0, #22
 80048f8:	183b      	adds	r3, r7, r0
 80048fa:	4955      	ldr	r1, [pc, #340]	; (8004a50 <HAL_PCD_EP_DB_Receive+0x22c>)
 80048fc:	400a      	ands	r2, r1
 80048fe:	801a      	strh	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	001a      	movs	r2, r3
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	18d3      	adds	r3, r2, r3
 800490e:	183a      	adds	r2, r7, r0
 8004910:	8812      	ldrh	r2, [r2, #0]
 8004912:	4950      	ldr	r1, [pc, #320]	; (8004a54 <HAL_PCD_EP_DB_Receive+0x230>)
 8004914:	430a      	orrs	r2, r1
 8004916:	b292      	uxth	r2, r2
 8004918:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800491a:	241a      	movs	r4, #26
 800491c:	193b      	adds	r3, r7, r4
 800491e:	881b      	ldrh	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d100      	bne.n	8004926 <HAL_PCD_EP_DB_Receive+0x102>
 8004924:	e086      	b.n	8004a34 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6818      	ldr	r0, [r3, #0]
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	6959      	ldr	r1, [r3, #20]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	891a      	ldrh	r2, [r3, #8]
 8004932:	193b      	adds	r3, r7, r4
 8004934:	881b      	ldrh	r3, [r3, #0]
 8004936:	f005 fc5f 	bl	800a1f8 <USB_ReadPMA>
 800493a:	e07b      	b.n	8004a34 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2250      	movs	r2, #80	; 0x50
 8004942:	5a9b      	ldrh	r3, [r3, r2]
 8004944:	b29b      	uxth	r3, r3
 8004946:	001a      	movs	r2, r3
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	18d2      	adds	r2, r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	18d3      	adds	r3, r2, r3
 8004956:	4a40      	ldr	r2, [pc, #256]	; (8004a58 <HAL_PCD_EP_DB_Receive+0x234>)
 8004958:	4694      	mov	ip, r2
 800495a:	4463      	add	r3, ip
 800495c:	881a      	ldrh	r2, [r3, #0]
 800495e:	211a      	movs	r1, #26
 8004960:	187b      	adds	r3, r7, r1
 8004962:	0592      	lsls	r2, r2, #22
 8004964:	0d92      	lsrs	r2, r2, #22
 8004966:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	699a      	ldr	r2, [r3, #24]
 800496c:	187b      	adds	r3, r7, r1
 800496e:	881b      	ldrh	r3, [r3, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d307      	bcc.n	8004984 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	699a      	ldr	r2, [r3, #24]
 8004978:	187b      	adds	r3, r7, r1
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	1ad2      	subs	r2, r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	619a      	str	r2, [r3, #24]
 8004982:	e002      	b.n	800498a <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2200      	movs	r2, #0
 8004988:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d121      	bne.n	80049d6 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	001a      	movs	r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	18d3      	adds	r3, r2, r3
 80049a0:	881b      	ldrh	r3, [r3, #0]
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	201e      	movs	r0, #30
 80049a6:	183b      	adds	r3, r7, r0
 80049a8:	4927      	ldr	r1, [pc, #156]	; (8004a48 <HAL_PCD_EP_DB_Receive+0x224>)
 80049aa:	400a      	ands	r2, r1
 80049ac:	801a      	strh	r2, [r3, #0]
 80049ae:	183b      	adds	r3, r7, r0
 80049b0:	183a      	adds	r2, r7, r0
 80049b2:	8812      	ldrh	r2, [r2, #0]
 80049b4:	2180      	movs	r1, #128	; 0x80
 80049b6:	0189      	lsls	r1, r1, #6
 80049b8:	404a      	eors	r2, r1
 80049ba:	801a      	strh	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	001a      	movs	r2, r3
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	18d3      	adds	r3, r2, r3
 80049ca:	183a      	adds	r2, r7, r0
 80049cc:	8812      	ldrh	r2, [r2, #0]
 80049ce:	491f      	ldr	r1, [pc, #124]	; (8004a4c <HAL_PCD_EP_DB_Receive+0x228>)
 80049d0:	430a      	orrs	r2, r1
 80049d2:	b292      	uxth	r2, r2
 80049d4:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80049d6:	1dbb      	adds	r3, r7, #6
 80049d8:	881b      	ldrh	r3, [r3, #0]
 80049da:	2240      	movs	r2, #64	; 0x40
 80049dc:	4013      	ands	r3, r2
 80049de:	d11a      	bne.n	8004a16 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	001a      	movs	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	18d3      	adds	r3, r2, r3
 80049ee:	881b      	ldrh	r3, [r3, #0]
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	201c      	movs	r0, #28
 80049f4:	183b      	adds	r3, r7, r0
 80049f6:	4916      	ldr	r1, [pc, #88]	; (8004a50 <HAL_PCD_EP_DB_Receive+0x22c>)
 80049f8:	400a      	ands	r2, r1
 80049fa:	801a      	strh	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	001a      	movs	r2, r3
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	18d3      	adds	r3, r2, r3
 8004a0a:	183a      	adds	r2, r7, r0
 8004a0c:	8812      	ldrh	r2, [r2, #0]
 8004a0e:	4911      	ldr	r1, [pc, #68]	; (8004a54 <HAL_PCD_EP_DB_Receive+0x230>)
 8004a10:	430a      	orrs	r2, r1
 8004a12:	b292      	uxth	r2, r2
 8004a14:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8004a16:	241a      	movs	r4, #26
 8004a18:	193b      	adds	r3, r7, r4
 8004a1a:	881b      	ldrh	r3, [r3, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d009      	beq.n	8004a34 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6818      	ldr	r0, [r3, #0]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	6959      	ldr	r1, [r3, #20]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	895a      	ldrh	r2, [r3, #10]
 8004a2c:	193b      	adds	r3, r7, r4
 8004a2e:	881b      	ldrh	r3, [r3, #0]
 8004a30:	f005 fbe2 	bl	800a1f8 <USB_ReadPMA>
    }
  }

  return count;
 8004a34:	231a      	movs	r3, #26
 8004a36:	18fb      	adds	r3, r7, r3
 8004a38:	881b      	ldrh	r3, [r3, #0]
}
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b009      	add	sp, #36	; 0x24
 8004a40:	bd90      	pop	{r4, r7, pc}
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	00000402 	.word	0x00000402
 8004a48:	ffffbf8f 	.word	0xffffbf8f
 8004a4c:	ffff8080 	.word	0xffff8080
 8004a50:	ffff8f8f 	.word	0xffff8f8f
 8004a54:	ffff80c0 	.word	0xffff80c0
 8004a58:	00000406 	.word	0x00000406

08004a5c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b0a2      	sub	sp, #136	; 0x88
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	1dbb      	adds	r3, r7, #6
 8004a68:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004a6a:	1dbb      	adds	r3, r7, #6
 8004a6c:	881b      	ldrh	r3, [r3, #0]
 8004a6e:	2240      	movs	r2, #64	; 0x40
 8004a70:	4013      	ands	r3, r2
 8004a72:	d100      	bne.n	8004a76 <HAL_PCD_EP_DB_Transmit+0x1a>
 8004a74:	e1c8      	b.n	8004e08 <HAL_PCD_EP_DB_Transmit+0x3ac>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2250      	movs	r2, #80	; 0x50
 8004a7c:	5a9b      	ldrh	r3, [r3, r2]
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	001a      	movs	r2, r3
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	00db      	lsls	r3, r3, #3
 8004a88:	18d2      	adds	r2, r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	18d3      	adds	r3, r2, r3
 8004a90:	4ad7      	ldr	r2, [pc, #860]	; (8004df0 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004a92:	4694      	mov	ip, r2
 8004a94:	4463      	add	r3, ip
 8004a96:	881a      	ldrh	r2, [r3, #0]
 8004a98:	214e      	movs	r1, #78	; 0x4e
 8004a9a:	187b      	adds	r3, r7, r1
 8004a9c:	0592      	lsls	r2, r2, #22
 8004a9e:	0d92      	lsrs	r2, r2, #22
 8004aa0:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxByteNbre)
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	699a      	ldr	r2, [r3, #24]
 8004aa6:	187b      	adds	r3, r7, r1
 8004aa8:	881b      	ldrh	r3, [r3, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d907      	bls.n	8004abe <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	187b      	adds	r3, r7, r1
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	1ad2      	subs	r2, r2, r3
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	619a      	str	r2, [r3, #24]
 8004abc:	e002      	b.n	8004ac4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d000      	beq.n	8004ace <HAL_PCD_EP_DB_Transmit+0x72>
 8004acc:	e0b5      	b.n	8004c3a <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	785b      	ldrb	r3, [r3, #1]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d125      	bne.n	8004b22 <HAL_PCD_EP_DB_Transmit+0xc6>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	62bb      	str	r3, [r7, #40]	; 0x28
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2250      	movs	r2, #80	; 0x50
 8004ae2:	5a9b      	ldrh	r3, [r3, r2]
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	001a      	movs	r2, r3
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	189b      	adds	r3, r3, r2
 8004aec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	00da      	lsls	r2, r3, #3
 8004af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af6:	18d3      	adds	r3, r2, r3
 8004af8:	4abd      	ldr	r2, [pc, #756]	; (8004df0 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004afa:	4694      	mov	ip, r2
 8004afc:	4463      	add	r3, ip
 8004afe:	627b      	str	r3, [r7, #36]	; 0x24
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	881b      	ldrh	r3, [r3, #0]
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	4abb      	ldr	r2, [pc, #748]	; (8004df4 <HAL_PCD_EP_DB_Transmit+0x398>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0e:	801a      	strh	r2, [r3, #0]
 8004b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b12:	881b      	ldrh	r3, [r3, #0]
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	4ab8      	ldr	r2, [pc, #736]	; (8004df8 <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1e:	801a      	strh	r2, [r3, #0]
 8004b20:	e01b      	b.n	8004b5a <HAL_PCD_EP_DB_Transmit+0xfe>
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	785b      	ldrb	r3, [r3, #1]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d117      	bne.n	8004b5a <HAL_PCD_EP_DB_Transmit+0xfe>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	633b      	str	r3, [r7, #48]	; 0x30
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2250      	movs	r2, #80	; 0x50
 8004b36:	5a9b      	ldrh	r3, [r3, r2]
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	001a      	movs	r2, r3
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b3e:	189b      	adds	r3, r3, r2
 8004b40:	633b      	str	r3, [r7, #48]	; 0x30
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	00da      	lsls	r2, r3, #3
 8004b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4a:	18d3      	adds	r3, r2, r3
 8004b4c:	4aa8      	ldr	r2, [pc, #672]	; (8004df0 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004b4e:	4694      	mov	ip, r2
 8004b50:	4463      	add	r3, ip
 8004b52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b56:	2200      	movs	r2, #0
 8004b58:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	623b      	str	r3, [r7, #32]
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	785b      	ldrb	r3, [r3, #1]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d125      	bne.n	8004bb4 <HAL_PCD_EP_DB_Transmit+0x158>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	61bb      	str	r3, [r7, #24]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2250      	movs	r2, #80	; 0x50
 8004b74:	5a9b      	ldrh	r3, [r3, r2]
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	001a      	movs	r2, r3
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	189b      	adds	r3, r3, r2
 8004b7e:	61bb      	str	r3, [r7, #24]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	00da      	lsls	r2, r3, #3
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	18d3      	adds	r3, r2, r3
 8004b8a:	4a9c      	ldr	r2, [pc, #624]	; (8004dfc <HAL_PCD_EP_DB_Transmit+0x3a0>)
 8004b8c:	4694      	mov	ip, r2
 8004b8e:	4463      	add	r3, ip
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	881b      	ldrh	r3, [r3, #0]
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	4a96      	ldr	r2, [pc, #600]	; (8004df4 <HAL_PCD_EP_DB_Transmit+0x398>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	b29a      	uxth	r2, r3
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	801a      	strh	r2, [r3, #0]
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	881b      	ldrh	r3, [r3, #0]
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	4a93      	ldr	r2, [pc, #588]	; (8004df8 <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	801a      	strh	r2, [r3, #0]
 8004bb2:	e018      	b.n	8004be6 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	785b      	ldrb	r3, [r3, #1]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d114      	bne.n	8004be6 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2250      	movs	r2, #80	; 0x50
 8004bc2:	5a9b      	ldrh	r3, [r3, r2]
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	001a      	movs	r2, r3
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	189b      	adds	r3, r3, r2
 8004bcc:	623b      	str	r3, [r7, #32]
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	00da      	lsls	r2, r3, #3
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	18d3      	adds	r3, r2, r3
 8004bd8:	4a88      	ldr	r2, [pc, #544]	; (8004dfc <HAL_PCD_EP_DB_Transmit+0x3a0>)
 8004bda:	4694      	mov	ip, r2
 8004bdc:	4463      	add	r3, ip
 8004bde:	61fb      	str	r3, [r7, #28]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	2200      	movs	r2, #0
 8004be4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	781a      	ldrb	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	0011      	movs	r1, r2
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f007 fb06 	bl	800c200 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004bf4:	1dbb      	adds	r3, r7, #6
 8004bf6:	881a      	ldrh	r2, [r3, #0]
 8004bf8:	2380      	movs	r3, #128	; 0x80
 8004bfa:	01db      	lsls	r3, r3, #7
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	d100      	bne.n	8004c02 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8004c00:	e2d4      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	001a      	movs	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	18d3      	adds	r3, r2, r3
 8004c10:	881b      	ldrh	r3, [r3, #0]
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	2012      	movs	r0, #18
 8004c16:	183b      	adds	r3, r7, r0
 8004c18:	4979      	ldr	r1, [pc, #484]	; (8004e00 <HAL_PCD_EP_DB_Transmit+0x3a4>)
 8004c1a:	400a      	ands	r2, r1
 8004c1c:	801a      	strh	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	001a      	movs	r2, r3
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	18d3      	adds	r3, r2, r3
 8004c2c:	183a      	adds	r2, r7, r0
 8004c2e:	8812      	ldrh	r2, [r2, #0]
 8004c30:	4974      	ldr	r1, [pc, #464]	; (8004e04 <HAL_PCD_EP_DB_Transmit+0x3a8>)
 8004c32:	430a      	orrs	r2, r1
 8004c34:	b292      	uxth	r2, r2
 8004c36:	801a      	strh	r2, [r3, #0]
 8004c38:	e2b8      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004c3a:	1dbb      	adds	r3, r7, #6
 8004c3c:	881a      	ldrh	r2, [r3, #0]
 8004c3e:	2380      	movs	r3, #128	; 0x80
 8004c40:	01db      	lsls	r3, r3, #7
 8004c42:	4013      	ands	r3, r2
 8004c44:	d01a      	beq.n	8004c7c <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	001a      	movs	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	18d3      	adds	r3, r2, r3
 8004c54:	881b      	ldrh	r3, [r3, #0]
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	2044      	movs	r0, #68	; 0x44
 8004c5a:	183b      	adds	r3, r7, r0
 8004c5c:	4968      	ldr	r1, [pc, #416]	; (8004e00 <HAL_PCD_EP_DB_Transmit+0x3a4>)
 8004c5e:	400a      	ands	r2, r1
 8004c60:	801a      	strh	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	001a      	movs	r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	18d3      	adds	r3, r2, r3
 8004c70:	183a      	adds	r2, r7, r0
 8004c72:	8812      	ldrh	r2, [r2, #0]
 8004c74:	4963      	ldr	r1, [pc, #396]	; (8004e04 <HAL_PCD_EP_DB_Transmit+0x3a8>)
 8004c76:	430a      	orrs	r2, r1
 8004c78:	b292      	uxth	r2, r2
 8004c7a:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2224      	movs	r2, #36	; 0x24
 8004c80:	5c9b      	ldrb	r3, [r3, r2]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d000      	beq.n	8004c88 <HAL_PCD_EP_DB_Transmit+0x22c>
 8004c86:	e291      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
      {
        ep->xfer_buff += TxByteNbre;
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	695a      	ldr	r2, [r3, #20]
 8004c8c:	214e      	movs	r1, #78	; 0x4e
 8004c8e:	187b      	adds	r3, r7, r1
 8004c90:	881b      	ldrh	r3, [r3, #0]
 8004c92:	18d2      	adds	r2, r2, r3
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	69da      	ldr	r2, [r3, #28]
 8004c9c:	187b      	adds	r3, r7, r1
 8004c9e:	881b      	ldrh	r3, [r3, #0]
 8004ca0:	18d2      	adds	r2, r2, r3
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	6a1a      	ldr	r2, [r3, #32]
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d309      	bcc.n	8004cc6 <HAL_PCD_EP_DB_Transmit+0x26a>
        {
          len = ep->maxpacket;
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	6a1a      	ldr	r2, [r3, #32]
 8004cbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cbe:	1ad2      	subs	r2, r2, r3
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	621a      	str	r2, [r3, #32]
 8004cc4:	e016      	b.n	8004cf4 <HAL_PCD_EP_DB_Transmit+0x298>
        }
        else if (ep->xfer_len_db == 0U)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d108      	bne.n	8004ce0 <HAL_PCD_EP_DB_Transmit+0x284>
        {
          len = TxByteNbre;
 8004cce:	234e      	movs	r3, #78	; 0x4e
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	881b      	ldrh	r3, [r3, #0]
 8004cd4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2224      	movs	r2, #36	; 0x24
 8004cda:	2100      	movs	r1, #0
 8004cdc:	5499      	strb	r1, [r3, r2]
 8004cde:	e009      	b.n	8004cf4 <HAL_PCD_EP_DB_Transmit+0x298>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2224      	movs	r2, #36	; 0x24
 8004ce4:	2100      	movs	r1, #0
 8004ce6:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	785b      	ldrb	r3, [r3, #1]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d150      	bne.n	8004d9e <HAL_PCD_EP_DB_Transmit+0x342>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2250      	movs	r2, #80	; 0x50
 8004d08:	5a9b      	ldrh	r3, [r3, r2]
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	001a      	movs	r2, r3
 8004d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d10:	189b      	adds	r3, r3, r2
 8004d12:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	00da      	lsls	r2, r3, #3
 8004d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d1c:	18d3      	adds	r3, r2, r3
 8004d1e:	4a34      	ldr	r2, [pc, #208]	; (8004df0 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004d20:	4694      	mov	ip, r2
 8004d22:	4463      	add	r3, ip
 8004d24:	637b      	str	r3, [r7, #52]	; 0x34
 8004d26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d110      	bne.n	8004d4e <HAL_PCD_EP_DB_Transmit+0x2f2>
 8004d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d2e:	881b      	ldrh	r3, [r3, #0]
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	4a30      	ldr	r2, [pc, #192]	; (8004df4 <HAL_PCD_EP_DB_Transmit+0x398>)
 8004d34:	4013      	ands	r3, r2
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d3a:	801a      	strh	r2, [r3, #0]
 8004d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	4a2d      	ldr	r2, [pc, #180]	; (8004df8 <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d4a:	801a      	strh	r2, [r3, #0]
 8004d4c:	e044      	b.n	8004dd8 <HAL_PCD_EP_DB_Transmit+0x37c>
 8004d4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d50:	2b3e      	cmp	r3, #62	; 0x3e
 8004d52:	d810      	bhi.n	8004d76 <HAL_PCD_EP_DB_Transmit+0x31a>
 8004d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d56:	085b      	lsrs	r3, r3, #1
 8004d58:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	4013      	ands	r3, r2
 8004d60:	d002      	beq.n	8004d68 <HAL_PCD_EP_DB_Transmit+0x30c>
 8004d62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d64:	3301      	adds	r3, #1
 8004d66:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	029b      	lsls	r3, r3, #10
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d72:	801a      	strh	r2, [r3, #0]
 8004d74:	e030      	b.n	8004dd8 <HAL_PCD_EP_DB_Transmit+0x37c>
 8004d76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d78:	095b      	lsrs	r3, r3, #5
 8004d7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d7e:	221f      	movs	r2, #31
 8004d80:	4013      	ands	r3, r2
 8004d82:	d102      	bne.n	8004d8a <HAL_PCD_EP_DB_Transmit+0x32e>
 8004d84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d86:	3b01      	subs	r3, #1
 8004d88:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	029b      	lsls	r3, r3, #10
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	4a19      	ldr	r2, [pc, #100]	; (8004df8 <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d9a:	801a      	strh	r2, [r3, #0]
 8004d9c:	e01c      	b.n	8004dd8 <HAL_PCD_EP_DB_Transmit+0x37c>
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	785b      	ldrb	r3, [r3, #1]
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d118      	bne.n	8004dd8 <HAL_PCD_EP_DB_Transmit+0x37c>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	643b      	str	r3, [r7, #64]	; 0x40
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2250      	movs	r2, #80	; 0x50
 8004db2:	5a9b      	ldrh	r3, [r3, r2]
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	001a      	movs	r2, r3
 8004db8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dba:	189b      	adds	r3, r3, r2
 8004dbc:	643b      	str	r3, [r7, #64]	; 0x40
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	00da      	lsls	r2, r3, #3
 8004dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dc6:	18d3      	adds	r3, r2, r3
 8004dc8:	4a09      	ldr	r2, [pc, #36]	; (8004df0 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004dca:	4694      	mov	ip, r2
 8004dcc:	4463      	add	r3, ip
 8004dce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dd6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6818      	ldr	r0, [r3, #0]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	6959      	ldr	r1, [r3, #20]
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	891a      	ldrh	r2, [r3, #8]
 8004de4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	f005 f9c2 	bl	800a170 <USB_WritePMA>
 8004dec:	e1de      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
 8004dee:	46c0      	nop			; (mov r8, r8)
 8004df0:	00000402 	.word	0x00000402
 8004df4:	ffff83ff 	.word	0xffff83ff
 8004df8:	ffff8000 	.word	0xffff8000
 8004dfc:	00000406 	.word	0x00000406
 8004e00:	ffff8f8f 	.word	0xffff8f8f
 8004e04:	ffffc080 	.word	0xffffc080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2250      	movs	r2, #80	; 0x50
 8004e0e:	5a9b      	ldrh	r3, [r3, r2]
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	001a      	movs	r2, r3
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	18d2      	adds	r2, r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	18d3      	adds	r3, r2, r3
 8004e22:	4aca      	ldr	r2, [pc, #808]	; (800514c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004e24:	4694      	mov	ip, r2
 8004e26:	4463      	add	r3, ip
 8004e28:	881a      	ldrh	r2, [r3, #0]
 8004e2a:	214e      	movs	r1, #78	; 0x4e
 8004e2c:	187b      	adds	r3, r7, r1
 8004e2e:	0592      	lsls	r2, r2, #22
 8004e30:	0d92      	lsrs	r2, r2, #22
 8004e32:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxByteNbre)
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	699a      	ldr	r2, [r3, #24]
 8004e38:	187b      	adds	r3, r7, r1
 8004e3a:	881b      	ldrh	r3, [r3, #0]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d307      	bcc.n	8004e50 <HAL_PCD_EP_DB_Transmit+0x3f4>
    {
      ep->xfer_len -= TxByteNbre;
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	699a      	ldr	r2, [r3, #24]
 8004e44:	187b      	adds	r3, r7, r1
 8004e46:	881b      	ldrh	r3, [r3, #0]
 8004e48:	1ad2      	subs	r2, r2, r3
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	619a      	str	r2, [r3, #24]
 8004e4e:	e002      	b.n	8004e56 <HAL_PCD_EP_DB_Transmit+0x3fa>
    }
    else
    {
      ep->xfer_len = 0U;
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2200      	movs	r2, #0
 8004e54:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d000      	beq.n	8004e60 <HAL_PCD_EP_DB_Transmit+0x404>
 8004e5e:	e0c0      	b.n	8004fe2 <HAL_PCD_EP_DB_Transmit+0x586>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	785b      	ldrb	r3, [r3, #1]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d125      	bne.n	8004eb4 <HAL_PCD_EP_DB_Transmit+0x458>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2250      	movs	r2, #80	; 0x50
 8004e74:	5a9b      	ldrh	r3, [r3, r2]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	001a      	movs	r2, r3
 8004e7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e7c:	189b      	adds	r3, r3, r2
 8004e7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	00da      	lsls	r2, r3, #3
 8004e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e88:	18d3      	adds	r3, r2, r3
 8004e8a:	4ab1      	ldr	r2, [pc, #708]	; (8005150 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8004e8c:	4694      	mov	ip, r2
 8004e8e:	4463      	add	r3, ip
 8004e90:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e94:	881b      	ldrh	r3, [r3, #0]
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	4aae      	ldr	r2, [pc, #696]	; (8005154 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ea0:	801a      	strh	r2, [r3, #0]
 8004ea2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ea4:	881b      	ldrh	r3, [r3, #0]
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	4aab      	ldr	r2, [pc, #684]	; (8005158 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004eb0:	801a      	strh	r2, [r3, #0]
 8004eb2:	e01b      	b.n	8004eec <HAL_PCD_EP_DB_Transmit+0x490>
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	785b      	ldrb	r3, [r3, #1]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d117      	bne.n	8004eec <HAL_PCD_EP_DB_Transmit+0x490>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	677b      	str	r3, [r7, #116]	; 0x74
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2250      	movs	r2, #80	; 0x50
 8004ec8:	5a9b      	ldrh	r3, [r3, r2]
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	001a      	movs	r2, r3
 8004ece:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ed0:	189b      	adds	r3, r3, r2
 8004ed2:	677b      	str	r3, [r7, #116]	; 0x74
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	00da      	lsls	r2, r3, #3
 8004eda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004edc:	18d3      	adds	r3, r2, r3
 8004ede:	4a9c      	ldr	r2, [pc, #624]	; (8005150 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8004ee0:	4694      	mov	ip, r2
 8004ee2:	4463      	add	r3, ip
 8004ee4:	673b      	str	r3, [r7, #112]	; 0x70
 8004ee6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ee8:	2200      	movs	r2, #0
 8004eea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	67bb      	str	r3, [r7, #120]	; 0x78
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	785b      	ldrb	r3, [r3, #1]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d130      	bne.n	8004f5c <HAL_PCD_EP_DB_Transmit+0x500>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2180      	movs	r1, #128	; 0x80
 8004f00:	187a      	adds	r2, r7, r1
 8004f02:	6013      	str	r3, [r2, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2250      	movs	r2, #80	; 0x50
 8004f0a:	5a9b      	ldrh	r3, [r3, r2]
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	001a      	movs	r2, r3
 8004f10:	187b      	adds	r3, r7, r1
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	189b      	adds	r3, r3, r2
 8004f16:	187a      	adds	r2, r7, r1
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	00da      	lsls	r2, r3, #3
 8004f20:	187b      	adds	r3, r7, r1
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	18d3      	adds	r3, r2, r3
 8004f26:	4a89      	ldr	r2, [pc, #548]	; (800514c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004f28:	4694      	mov	ip, r2
 8004f2a:	4463      	add	r3, ip
 8004f2c:	2184      	movs	r1, #132	; 0x84
 8004f2e:	187a      	adds	r2, r7, r1
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	187b      	adds	r3, r7, r1
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	881b      	ldrh	r3, [r3, #0]
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	4a86      	ldr	r2, [pc, #536]	; (8005154 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	187b      	adds	r3, r7, r1
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	801a      	strh	r2, [r3, #0]
 8004f46:	187b      	adds	r3, r7, r1
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	881b      	ldrh	r3, [r3, #0]
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	4a82      	ldr	r2, [pc, #520]	; (8005158 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	187b      	adds	r3, r7, r1
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	801a      	strh	r2, [r3, #0]
 8004f5a:	e018      	b.n	8004f8e <HAL_PCD_EP_DB_Transmit+0x532>
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	785b      	ldrb	r3, [r3, #1]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d114      	bne.n	8004f8e <HAL_PCD_EP_DB_Transmit+0x532>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2250      	movs	r2, #80	; 0x50
 8004f6a:	5a9b      	ldrh	r3, [r3, r2]
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	001a      	movs	r2, r3
 8004f70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f72:	189b      	adds	r3, r3, r2
 8004f74:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	00da      	lsls	r2, r3, #3
 8004f7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f7e:	18d3      	adds	r3, r2, r3
 8004f80:	4a72      	ldr	r2, [pc, #456]	; (800514c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004f82:	4694      	mov	ip, r2
 8004f84:	4463      	add	r3, ip
 8004f86:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004f88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	781a      	ldrb	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	0011      	movs	r1, r2
 8004f96:	0018      	movs	r0, r3
 8004f98:	f007 f932 	bl	800c200 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004f9c:	1dbb      	adds	r3, r7, #6
 8004f9e:	881a      	ldrh	r2, [r3, #0]
 8004fa0:	2380      	movs	r3, #128	; 0x80
 8004fa2:	01db      	lsls	r3, r3, #7
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	d000      	beq.n	8004faa <HAL_PCD_EP_DB_Transmit+0x54e>
 8004fa8:	e100      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	001a      	movs	r2, r3
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	18d3      	adds	r3, r2, r3
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	2046      	movs	r0, #70	; 0x46
 8004fbe:	183b      	adds	r3, r7, r0
 8004fc0:	4966      	ldr	r1, [pc, #408]	; (800515c <HAL_PCD_EP_DB_Transmit+0x700>)
 8004fc2:	400a      	ands	r2, r1
 8004fc4:	801a      	strh	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	001a      	movs	r2, r3
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	18d3      	adds	r3, r2, r3
 8004fd4:	183a      	adds	r2, r7, r0
 8004fd6:	8812      	ldrh	r2, [r2, #0]
 8004fd8:	4961      	ldr	r1, [pc, #388]	; (8005160 <HAL_PCD_EP_DB_Transmit+0x704>)
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	b292      	uxth	r2, r2
 8004fde:	801a      	strh	r2, [r3, #0]
 8004fe0:	e0e4      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004fe2:	1dbb      	adds	r3, r7, #6
 8004fe4:	881a      	ldrh	r2, [r3, #0]
 8004fe6:	2380      	movs	r3, #128	; 0x80
 8004fe8:	01db      	lsls	r3, r3, #7
 8004fea:	4013      	ands	r3, r2
 8004fec:	d11a      	bne.n	8005024 <HAL_PCD_EP_DB_Transmit+0x5c8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	001a      	movs	r2, r3
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	18d3      	adds	r3, r2, r3
 8004ffc:	881b      	ldrh	r3, [r3, #0]
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	204c      	movs	r0, #76	; 0x4c
 8005002:	183b      	adds	r3, r7, r0
 8005004:	4955      	ldr	r1, [pc, #340]	; (800515c <HAL_PCD_EP_DB_Transmit+0x700>)
 8005006:	400a      	ands	r2, r1
 8005008:	801a      	strh	r2, [r3, #0]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	001a      	movs	r2, r3
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	18d3      	adds	r3, r2, r3
 8005018:	183a      	adds	r2, r7, r0
 800501a:	8812      	ldrh	r2, [r2, #0]
 800501c:	4950      	ldr	r1, [pc, #320]	; (8005160 <HAL_PCD_EP_DB_Transmit+0x704>)
 800501e:	430a      	orrs	r2, r1
 8005020:	b292      	uxth	r2, r2
 8005022:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	2224      	movs	r2, #36	; 0x24
 8005028:	5c9b      	ldrb	r3, [r3, r2]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d000      	beq.n	8005030 <HAL_PCD_EP_DB_Transmit+0x5d4>
 800502e:	e0bd      	b.n	80051ac <HAL_PCD_EP_DB_Transmit+0x750>
      {
        ep->xfer_buff += TxByteNbre;
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	695a      	ldr	r2, [r3, #20]
 8005034:	214e      	movs	r1, #78	; 0x4e
 8005036:	187b      	adds	r3, r7, r1
 8005038:	881b      	ldrh	r3, [r3, #0]
 800503a:	18d2      	adds	r2, r2, r3
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	187b      	adds	r3, r7, r1
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	18d2      	adds	r2, r2, r3
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	6a1a      	ldr	r2, [r3, #32]
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	429a      	cmp	r2, r3
 8005058:	d309      	bcc.n	800506e <HAL_PCD_EP_DB_Transmit+0x612>
        {
          len = ep->maxpacket;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	6a1a      	ldr	r2, [r3, #32]
 8005064:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005066:	1ad2      	subs	r2, r2, r3
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	621a      	str	r2, [r3, #32]
 800506c:	e016      	b.n	800509c <HAL_PCD_EP_DB_Transmit+0x640>
        }
        else if (ep->xfer_len_db == 0U)
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d108      	bne.n	8005088 <HAL_PCD_EP_DB_Transmit+0x62c>
        {
          len = TxByteNbre;
 8005076:	234e      	movs	r3, #78	; 0x4e
 8005078:	18fb      	adds	r3, r7, r3
 800507a:	881b      	ldrh	r3, [r3, #0]
 800507c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2224      	movs	r2, #36	; 0x24
 8005082:	2100      	movs	r1, #0
 8005084:	5499      	strb	r1, [r3, r2]
 8005086:	e009      	b.n	800509c <HAL_PCD_EP_DB_Transmit+0x640>
        }
        else
        {
          len = ep->xfer_len_db;
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	2200      	movs	r2, #0
 8005092:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	2224      	movs	r2, #36	; 0x24
 8005098:	2100      	movs	r1, #0
 800509a:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	667b      	str	r3, [r7, #100]	; 0x64
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	785b      	ldrb	r3, [r3, #1]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d15c      	bne.n	8005164 <HAL_PCD_EP_DB_Transmit+0x708>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2250      	movs	r2, #80	; 0x50
 80050b6:	5a9b      	ldrh	r3, [r3, r2]
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	001a      	movs	r2, r3
 80050bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050be:	189b      	adds	r3, r3, r2
 80050c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	00da      	lsls	r2, r3, #3
 80050c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050ca:	18d3      	adds	r3, r2, r3
 80050cc:	4a1f      	ldr	r2, [pc, #124]	; (800514c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 80050ce:	4694      	mov	ip, r2
 80050d0:	4463      	add	r3, ip
 80050d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80050d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d110      	bne.n	80050fc <HAL_PCD_EP_DB_Transmit+0x6a0>
 80050da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	b29b      	uxth	r3, r3
 80050e0:	4a1c      	ldr	r2, [pc, #112]	; (8005154 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 80050e2:	4013      	ands	r3, r2
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050e8:	801a      	strh	r2, [r3, #0]
 80050ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050ec:	881b      	ldrh	r3, [r3, #0]
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	4a19      	ldr	r2, [pc, #100]	; (8005158 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050f8:	801a      	strh	r2, [r3, #0]
 80050fa:	e04d      	b.n	8005198 <HAL_PCD_EP_DB_Transmit+0x73c>
 80050fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050fe:	2b3e      	cmp	r3, #62	; 0x3e
 8005100:	d810      	bhi.n	8005124 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8005102:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005104:	085b      	lsrs	r3, r3, #1
 8005106:	657b      	str	r3, [r7, #84]	; 0x54
 8005108:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800510a:	2201      	movs	r2, #1
 800510c:	4013      	ands	r3, r2
 800510e:	d002      	beq.n	8005116 <HAL_PCD_EP_DB_Transmit+0x6ba>
 8005110:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005112:	3301      	adds	r3, #1
 8005114:	657b      	str	r3, [r7, #84]	; 0x54
 8005116:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005118:	b29b      	uxth	r3, r3
 800511a:	029b      	lsls	r3, r3, #10
 800511c:	b29a      	uxth	r2, r3
 800511e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005120:	801a      	strh	r2, [r3, #0]
 8005122:	e039      	b.n	8005198 <HAL_PCD_EP_DB_Transmit+0x73c>
 8005124:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005126:	095b      	lsrs	r3, r3, #5
 8005128:	657b      	str	r3, [r7, #84]	; 0x54
 800512a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800512c:	221f      	movs	r2, #31
 800512e:	4013      	ands	r3, r2
 8005130:	d102      	bne.n	8005138 <HAL_PCD_EP_DB_Transmit+0x6dc>
 8005132:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005134:	3b01      	subs	r3, #1
 8005136:	657b      	str	r3, [r7, #84]	; 0x54
 8005138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800513a:	b29b      	uxth	r3, r3
 800513c:	029b      	lsls	r3, r3, #10
 800513e:	b29b      	uxth	r3, r3
 8005140:	4a05      	ldr	r2, [pc, #20]	; (8005158 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005142:	4313      	orrs	r3, r2
 8005144:	b29a      	uxth	r2, r3
 8005146:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005148:	801a      	strh	r2, [r3, #0]
 800514a:	e025      	b.n	8005198 <HAL_PCD_EP_DB_Transmit+0x73c>
 800514c:	00000406 	.word	0x00000406
 8005150:	00000402 	.word	0x00000402
 8005154:	ffff83ff 	.word	0xffff83ff
 8005158:	ffff8000 	.word	0xffff8000
 800515c:	ffff8f8f 	.word	0xffff8f8f
 8005160:	ffffc080 	.word	0xffffc080
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	785b      	ldrb	r3, [r3, #1]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d115      	bne.n	8005198 <HAL_PCD_EP_DB_Transmit+0x73c>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2250      	movs	r2, #80	; 0x50
 8005172:	5a9b      	ldrh	r3, [r3, r2]
 8005174:	b29b      	uxth	r3, r3
 8005176:	001a      	movs	r2, r3
 8005178:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800517a:	189b      	adds	r3, r3, r2
 800517c:	667b      	str	r3, [r7, #100]	; 0x64
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	00da      	lsls	r2, r3, #3
 8005184:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005186:	18d3      	adds	r3, r2, r3
 8005188:	4a1e      	ldr	r2, [pc, #120]	; (8005204 <HAL_PCD_EP_DB_Transmit+0x7a8>)
 800518a:	4694      	mov	ip, r2
 800518c:	4463      	add	r3, ip
 800518e:	663b      	str	r3, [r7, #96]	; 0x60
 8005190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005192:	b29a      	uxth	r2, r3
 8005194:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005196:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	6959      	ldr	r1, [r3, #20]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	895a      	ldrh	r2, [r3, #10]
 80051a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	f004 ffe2 	bl	800a170 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	001a      	movs	r2, r3
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	18d3      	adds	r3, r2, r3
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	b29a      	uxth	r2, r3
 80051be:	2010      	movs	r0, #16
 80051c0:	183b      	adds	r3, r7, r0
 80051c2:	4911      	ldr	r1, [pc, #68]	; (8005208 <HAL_PCD_EP_DB_Transmit+0x7ac>)
 80051c4:	400a      	ands	r2, r1
 80051c6:	801a      	strh	r2, [r3, #0]
 80051c8:	183b      	adds	r3, r7, r0
 80051ca:	183a      	adds	r2, r7, r0
 80051cc:	8812      	ldrh	r2, [r2, #0]
 80051ce:	2110      	movs	r1, #16
 80051d0:	404a      	eors	r2, r1
 80051d2:	801a      	strh	r2, [r3, #0]
 80051d4:	183b      	adds	r3, r7, r0
 80051d6:	183a      	adds	r2, r7, r0
 80051d8:	8812      	ldrh	r2, [r2, #0]
 80051da:	2120      	movs	r1, #32
 80051dc:	404a      	eors	r2, r1
 80051de:	801a      	strh	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	001a      	movs	r2, r3
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	18d3      	adds	r3, r2, r3
 80051ee:	183a      	adds	r2, r7, r0
 80051f0:	8812      	ldrh	r2, [r2, #0]
 80051f2:	4906      	ldr	r1, [pc, #24]	; (800520c <HAL_PCD_EP_DB_Transmit+0x7b0>)
 80051f4:	430a      	orrs	r2, r1
 80051f6:	b292      	uxth	r2, r2
 80051f8:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	0018      	movs	r0, r3
 80051fe:	46bd      	mov	sp, r7
 8005200:	b022      	add	sp, #136	; 0x88
 8005202:	bd80      	pop	{r7, pc}
 8005204:	00000406 	.word	0x00000406
 8005208:	ffff8fbf 	.word	0xffff8fbf
 800520c:	ffff8080 	.word	0xffff8080

08005210 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005210:	b590      	push	{r4, r7, lr}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	0008      	movs	r0, r1
 800521a:	0011      	movs	r1, r2
 800521c:	607b      	str	r3, [r7, #4]
 800521e:	240a      	movs	r4, #10
 8005220:	193b      	adds	r3, r7, r4
 8005222:	1c02      	adds	r2, r0, #0
 8005224:	801a      	strh	r2, [r3, #0]
 8005226:	2308      	movs	r3, #8
 8005228:	18fb      	adds	r3, r7, r3
 800522a:	1c0a      	adds	r2, r1, #0
 800522c:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800522e:	0021      	movs	r1, r4
 8005230:	187b      	adds	r3, r7, r1
 8005232:	881b      	ldrh	r3, [r3, #0]
 8005234:	2280      	movs	r2, #128	; 0x80
 8005236:	4013      	ands	r3, r2
 8005238:	b29b      	uxth	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00c      	beq.n	8005258 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800523e:	187b      	adds	r3, r7, r1
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	2207      	movs	r2, #7
 8005244:	4013      	ands	r3, r2
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	0013      	movs	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	189b      	adds	r3, r3, r2
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	18d3      	adds	r3, r2, r3
 8005254:	617b      	str	r3, [r7, #20]
 8005256:	e00b      	b.n	8005270 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005258:	230a      	movs	r3, #10
 800525a:	18fb      	adds	r3, r7, r3
 800525c:	881a      	ldrh	r2, [r3, #0]
 800525e:	0013      	movs	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	189b      	adds	r3, r3, r2
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	3369      	adds	r3, #105	; 0x69
 8005268:	33ff      	adds	r3, #255	; 0xff
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	18d3      	adds	r3, r2, r3
 800526e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005270:	2308      	movs	r3, #8
 8005272:	18fb      	adds	r3, r7, r3
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d107      	bne.n	800528a <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	2200      	movs	r2, #0
 800527e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	b29a      	uxth	r2, r3
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	80da      	strh	r2, [r3, #6]
 8005288:	e00b      	b.n	80052a2 <HAL_PCDEx_PMAConfig+0x92>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2201      	movs	r2, #1
 800528e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	b29a      	uxth	r2, r3
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	0c1b      	lsrs	r3, r3, #16
 800529c:	b29a      	uxth	r2, r3
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	0018      	movs	r0, r3
 80052a6:	46bd      	mov	sp, r7
 80052a8:	b007      	add	sp, #28
 80052aa:	bd90      	pop	{r4, r7, pc}

080052ac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	23ba      	movs	r3, #186	; 0xba
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	2101      	movs	r1, #1
 80052c2:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	23b8      	movs	r3, #184	; 0xb8
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	2100      	movs	r1, #0
 80052cc:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2254      	movs	r2, #84	; 0x54
 80052d2:	5a9b      	ldrh	r3, [r3, r2]
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	2201      	movs	r2, #1
 80052d8:	4313      	orrs	r3, r2
 80052da:	b299      	uxth	r1, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2254      	movs	r2, #84	; 0x54
 80052e0:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2254      	movs	r2, #84	; 0x54
 80052e6:	5a9b      	ldrh	r3, [r3, r2]
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2202      	movs	r2, #2
 80052ec:	4313      	orrs	r3, r2
 80052ee:	b299      	uxth	r1, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2254      	movs	r2, #84	; 0x54
 80052f4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	0018      	movs	r0, r3
 80052fa:	46bd      	mov	sp, r7
 80052fc:	b004      	add	sp, #16
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	000a      	movs	r2, r1
 800530a:	1cfb      	adds	r3, r7, #3
 800530c:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800530e:	46c0      	nop			; (mov r8, r8)
 8005310:	46bd      	mov	sp, r7
 8005312:	b002      	add	sp, #8
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d102      	bne.n	800532c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f000 fb76 	bl	8005a18 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2201      	movs	r2, #1
 8005332:	4013      	ands	r3, r2
 8005334:	d100      	bne.n	8005338 <HAL_RCC_OscConfig+0x20>
 8005336:	e08e      	b.n	8005456 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005338:	4bc5      	ldr	r3, [pc, #788]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	220c      	movs	r2, #12
 800533e:	4013      	ands	r3, r2
 8005340:	2b04      	cmp	r3, #4
 8005342:	d00e      	beq.n	8005362 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005344:	4bc2      	ldr	r3, [pc, #776]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	220c      	movs	r2, #12
 800534a:	4013      	ands	r3, r2
 800534c:	2b08      	cmp	r3, #8
 800534e:	d117      	bne.n	8005380 <HAL_RCC_OscConfig+0x68>
 8005350:	4bbf      	ldr	r3, [pc, #764]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	23c0      	movs	r3, #192	; 0xc0
 8005356:	025b      	lsls	r3, r3, #9
 8005358:	401a      	ands	r2, r3
 800535a:	2380      	movs	r3, #128	; 0x80
 800535c:	025b      	lsls	r3, r3, #9
 800535e:	429a      	cmp	r2, r3
 8005360:	d10e      	bne.n	8005380 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005362:	4bbb      	ldr	r3, [pc, #748]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	2380      	movs	r3, #128	; 0x80
 8005368:	029b      	lsls	r3, r3, #10
 800536a:	4013      	ands	r3, r2
 800536c:	d100      	bne.n	8005370 <HAL_RCC_OscConfig+0x58>
 800536e:	e071      	b.n	8005454 <HAL_RCC_OscConfig+0x13c>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d000      	beq.n	800537a <HAL_RCC_OscConfig+0x62>
 8005378:	e06c      	b.n	8005454 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	f000 fb4c 	bl	8005a18 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d107      	bne.n	8005398 <HAL_RCC_OscConfig+0x80>
 8005388:	4bb1      	ldr	r3, [pc, #708]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4bb0      	ldr	r3, [pc, #704]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800538e:	2180      	movs	r1, #128	; 0x80
 8005390:	0249      	lsls	r1, r1, #9
 8005392:	430a      	orrs	r2, r1
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	e02f      	b.n	80053f8 <HAL_RCC_OscConfig+0xe0>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d10c      	bne.n	80053ba <HAL_RCC_OscConfig+0xa2>
 80053a0:	4bab      	ldr	r3, [pc, #684]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	4baa      	ldr	r3, [pc, #680]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053a6:	49ab      	ldr	r1, [pc, #684]	; (8005654 <HAL_RCC_OscConfig+0x33c>)
 80053a8:	400a      	ands	r2, r1
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	4ba8      	ldr	r3, [pc, #672]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	4ba7      	ldr	r3, [pc, #668]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053b2:	49a9      	ldr	r1, [pc, #676]	; (8005658 <HAL_RCC_OscConfig+0x340>)
 80053b4:	400a      	ands	r2, r1
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e01e      	b.n	80053f8 <HAL_RCC_OscConfig+0xe0>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b05      	cmp	r3, #5
 80053c0:	d10e      	bne.n	80053e0 <HAL_RCC_OscConfig+0xc8>
 80053c2:	4ba3      	ldr	r3, [pc, #652]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	4ba2      	ldr	r3, [pc, #648]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053c8:	2180      	movs	r1, #128	; 0x80
 80053ca:	02c9      	lsls	r1, r1, #11
 80053cc:	430a      	orrs	r2, r1
 80053ce:	601a      	str	r2, [r3, #0]
 80053d0:	4b9f      	ldr	r3, [pc, #636]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	4b9e      	ldr	r3, [pc, #632]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053d6:	2180      	movs	r1, #128	; 0x80
 80053d8:	0249      	lsls	r1, r1, #9
 80053da:	430a      	orrs	r2, r1
 80053dc:	601a      	str	r2, [r3, #0]
 80053de:	e00b      	b.n	80053f8 <HAL_RCC_OscConfig+0xe0>
 80053e0:	4b9b      	ldr	r3, [pc, #620]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	4b9a      	ldr	r3, [pc, #616]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053e6:	499b      	ldr	r1, [pc, #620]	; (8005654 <HAL_RCC_OscConfig+0x33c>)
 80053e8:	400a      	ands	r2, r1
 80053ea:	601a      	str	r2, [r3, #0]
 80053ec:	4b98      	ldr	r3, [pc, #608]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	4b97      	ldr	r3, [pc, #604]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80053f2:	4999      	ldr	r1, [pc, #612]	; (8005658 <HAL_RCC_OscConfig+0x340>)
 80053f4:	400a      	ands	r2, r1
 80053f6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d014      	beq.n	800542a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005400:	f7fd f824 	bl	800244c <HAL_GetTick>
 8005404:	0003      	movs	r3, r0
 8005406:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005408:	e008      	b.n	800541c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800540a:	f7fd f81f 	bl	800244c <HAL_GetTick>
 800540e:	0002      	movs	r2, r0
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	2b64      	cmp	r3, #100	; 0x64
 8005416:	d901      	bls.n	800541c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e2fd      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800541c:	4b8c      	ldr	r3, [pc, #560]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	2380      	movs	r3, #128	; 0x80
 8005422:	029b      	lsls	r3, r3, #10
 8005424:	4013      	ands	r3, r2
 8005426:	d0f0      	beq.n	800540a <HAL_RCC_OscConfig+0xf2>
 8005428:	e015      	b.n	8005456 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542a:	f7fd f80f 	bl	800244c <HAL_GetTick>
 800542e:	0003      	movs	r3, r0
 8005430:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005434:	f7fd f80a 	bl	800244c <HAL_GetTick>
 8005438:	0002      	movs	r2, r0
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b64      	cmp	r3, #100	; 0x64
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e2e8      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005446:	4b82      	ldr	r3, [pc, #520]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	2380      	movs	r3, #128	; 0x80
 800544c:	029b      	lsls	r3, r3, #10
 800544e:	4013      	ands	r3, r2
 8005450:	d1f0      	bne.n	8005434 <HAL_RCC_OscConfig+0x11c>
 8005452:	e000      	b.n	8005456 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005454:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2202      	movs	r2, #2
 800545c:	4013      	ands	r3, r2
 800545e:	d100      	bne.n	8005462 <HAL_RCC_OscConfig+0x14a>
 8005460:	e06c      	b.n	800553c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005462:	4b7b      	ldr	r3, [pc, #492]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	220c      	movs	r2, #12
 8005468:	4013      	ands	r3, r2
 800546a:	d00e      	beq.n	800548a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800546c:	4b78      	ldr	r3, [pc, #480]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	220c      	movs	r2, #12
 8005472:	4013      	ands	r3, r2
 8005474:	2b08      	cmp	r3, #8
 8005476:	d11f      	bne.n	80054b8 <HAL_RCC_OscConfig+0x1a0>
 8005478:	4b75      	ldr	r3, [pc, #468]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	23c0      	movs	r3, #192	; 0xc0
 800547e:	025b      	lsls	r3, r3, #9
 8005480:	401a      	ands	r2, r3
 8005482:	2380      	movs	r3, #128	; 0x80
 8005484:	021b      	lsls	r3, r3, #8
 8005486:	429a      	cmp	r2, r3
 8005488:	d116      	bne.n	80054b8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800548a:	4b71      	ldr	r3, [pc, #452]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2202      	movs	r2, #2
 8005490:	4013      	ands	r3, r2
 8005492:	d005      	beq.n	80054a0 <HAL_RCC_OscConfig+0x188>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d001      	beq.n	80054a0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e2bb      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054a0:	4b6b      	ldr	r3, [pc, #428]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	22f8      	movs	r2, #248	; 0xf8
 80054a6:	4393      	bics	r3, r2
 80054a8:	0019      	movs	r1, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	00da      	lsls	r2, r3, #3
 80054b0:	4b67      	ldr	r3, [pc, #412]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80054b2:	430a      	orrs	r2, r1
 80054b4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054b6:	e041      	b.n	800553c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d024      	beq.n	800550a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054c0:	4b63      	ldr	r3, [pc, #396]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	4b62      	ldr	r3, [pc, #392]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80054c6:	2101      	movs	r1, #1
 80054c8:	430a      	orrs	r2, r1
 80054ca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054cc:	f7fc ffbe 	bl	800244c <HAL_GetTick>
 80054d0:	0003      	movs	r3, r0
 80054d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054d4:	e008      	b.n	80054e8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054d6:	f7fc ffb9 	bl	800244c <HAL_GetTick>
 80054da:	0002      	movs	r2, r0
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d901      	bls.n	80054e8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e297      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054e8:	4b59      	ldr	r3, [pc, #356]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2202      	movs	r2, #2
 80054ee:	4013      	ands	r3, r2
 80054f0:	d0f1      	beq.n	80054d6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054f2:	4b57      	ldr	r3, [pc, #348]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	22f8      	movs	r2, #248	; 0xf8
 80054f8:	4393      	bics	r3, r2
 80054fa:	0019      	movs	r1, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	00da      	lsls	r2, r3, #3
 8005502:	4b53      	ldr	r3, [pc, #332]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005504:	430a      	orrs	r2, r1
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	e018      	b.n	800553c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800550a:	4b51      	ldr	r3, [pc, #324]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	4b50      	ldr	r3, [pc, #320]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005510:	2101      	movs	r1, #1
 8005512:	438a      	bics	r2, r1
 8005514:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005516:	f7fc ff99 	bl	800244c <HAL_GetTick>
 800551a:	0003      	movs	r3, r0
 800551c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005520:	f7fc ff94 	bl	800244c <HAL_GetTick>
 8005524:	0002      	movs	r2, r0
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e272      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005532:	4b47      	ldr	r3, [pc, #284]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2202      	movs	r2, #2
 8005538:	4013      	ands	r3, r2
 800553a:	d1f1      	bne.n	8005520 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2208      	movs	r2, #8
 8005542:	4013      	ands	r3, r2
 8005544:	d036      	beq.n	80055b4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d019      	beq.n	8005582 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800554e:	4b40      	ldr	r3, [pc, #256]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005550:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005552:	4b3f      	ldr	r3, [pc, #252]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005554:	2101      	movs	r1, #1
 8005556:	430a      	orrs	r2, r1
 8005558:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800555a:	f7fc ff77 	bl	800244c <HAL_GetTick>
 800555e:	0003      	movs	r3, r0
 8005560:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005564:	f7fc ff72 	bl	800244c <HAL_GetTick>
 8005568:	0002      	movs	r2, r0
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e250      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005576:	4b36      	ldr	r3, [pc, #216]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	2202      	movs	r2, #2
 800557c:	4013      	ands	r3, r2
 800557e:	d0f1      	beq.n	8005564 <HAL_RCC_OscConfig+0x24c>
 8005580:	e018      	b.n	80055b4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005582:	4b33      	ldr	r3, [pc, #204]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005584:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005586:	4b32      	ldr	r3, [pc, #200]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005588:	2101      	movs	r1, #1
 800558a:	438a      	bics	r2, r1
 800558c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800558e:	f7fc ff5d 	bl	800244c <HAL_GetTick>
 8005592:	0003      	movs	r3, r0
 8005594:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005598:	f7fc ff58 	bl	800244c <HAL_GetTick>
 800559c:	0002      	movs	r2, r0
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e236      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055aa:	4b29      	ldr	r3, [pc, #164]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ae:	2202      	movs	r2, #2
 80055b0:	4013      	ands	r3, r2
 80055b2:	d1f1      	bne.n	8005598 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2204      	movs	r2, #4
 80055ba:	4013      	ands	r3, r2
 80055bc:	d100      	bne.n	80055c0 <HAL_RCC_OscConfig+0x2a8>
 80055be:	e0b5      	b.n	800572c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055c0:	201f      	movs	r0, #31
 80055c2:	183b      	adds	r3, r7, r0
 80055c4:	2200      	movs	r2, #0
 80055c6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055c8:	4b21      	ldr	r3, [pc, #132]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	2380      	movs	r3, #128	; 0x80
 80055ce:	055b      	lsls	r3, r3, #21
 80055d0:	4013      	ands	r3, r2
 80055d2:	d110      	bne.n	80055f6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055d4:	4b1e      	ldr	r3, [pc, #120]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80055d6:	69da      	ldr	r2, [r3, #28]
 80055d8:	4b1d      	ldr	r3, [pc, #116]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80055da:	2180      	movs	r1, #128	; 0x80
 80055dc:	0549      	lsls	r1, r1, #21
 80055de:	430a      	orrs	r2, r1
 80055e0:	61da      	str	r2, [r3, #28]
 80055e2:	4b1b      	ldr	r3, [pc, #108]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 80055e4:	69da      	ldr	r2, [r3, #28]
 80055e6:	2380      	movs	r3, #128	; 0x80
 80055e8:	055b      	lsls	r3, r3, #21
 80055ea:	4013      	ands	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
 80055ee:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80055f0:	183b      	adds	r3, r7, r0
 80055f2:	2201      	movs	r2, #1
 80055f4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055f6:	4b19      	ldr	r3, [pc, #100]	; (800565c <HAL_RCC_OscConfig+0x344>)
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	2380      	movs	r3, #128	; 0x80
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	4013      	ands	r3, r2
 8005600:	d11a      	bne.n	8005638 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005602:	4b16      	ldr	r3, [pc, #88]	; (800565c <HAL_RCC_OscConfig+0x344>)
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	4b15      	ldr	r3, [pc, #84]	; (800565c <HAL_RCC_OscConfig+0x344>)
 8005608:	2180      	movs	r1, #128	; 0x80
 800560a:	0049      	lsls	r1, r1, #1
 800560c:	430a      	orrs	r2, r1
 800560e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005610:	f7fc ff1c 	bl	800244c <HAL_GetTick>
 8005614:	0003      	movs	r3, r0
 8005616:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005618:	e008      	b.n	800562c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800561a:	f7fc ff17 	bl	800244c <HAL_GetTick>
 800561e:	0002      	movs	r2, r0
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	2b64      	cmp	r3, #100	; 0x64
 8005626:	d901      	bls.n	800562c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e1f5      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800562c:	4b0b      	ldr	r3, [pc, #44]	; (800565c <HAL_RCC_OscConfig+0x344>)
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	2380      	movs	r3, #128	; 0x80
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	4013      	ands	r3, r2
 8005636:	d0f0      	beq.n	800561a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d10f      	bne.n	8005660 <HAL_RCC_OscConfig+0x348>
 8005640:	4b03      	ldr	r3, [pc, #12]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005642:	6a1a      	ldr	r2, [r3, #32]
 8005644:	4b02      	ldr	r3, [pc, #8]	; (8005650 <HAL_RCC_OscConfig+0x338>)
 8005646:	2101      	movs	r1, #1
 8005648:	430a      	orrs	r2, r1
 800564a:	621a      	str	r2, [r3, #32]
 800564c:	e036      	b.n	80056bc <HAL_RCC_OscConfig+0x3a4>
 800564e:	46c0      	nop			; (mov r8, r8)
 8005650:	40021000 	.word	0x40021000
 8005654:	fffeffff 	.word	0xfffeffff
 8005658:	fffbffff 	.word	0xfffbffff
 800565c:	40007000 	.word	0x40007000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10c      	bne.n	8005682 <HAL_RCC_OscConfig+0x36a>
 8005668:	4bca      	ldr	r3, [pc, #808]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800566a:	6a1a      	ldr	r2, [r3, #32]
 800566c:	4bc9      	ldr	r3, [pc, #804]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800566e:	2101      	movs	r1, #1
 8005670:	438a      	bics	r2, r1
 8005672:	621a      	str	r2, [r3, #32]
 8005674:	4bc7      	ldr	r3, [pc, #796]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005676:	6a1a      	ldr	r2, [r3, #32]
 8005678:	4bc6      	ldr	r3, [pc, #792]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800567a:	2104      	movs	r1, #4
 800567c:	438a      	bics	r2, r1
 800567e:	621a      	str	r2, [r3, #32]
 8005680:	e01c      	b.n	80056bc <HAL_RCC_OscConfig+0x3a4>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	2b05      	cmp	r3, #5
 8005688:	d10c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x38c>
 800568a:	4bc2      	ldr	r3, [pc, #776]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800568c:	6a1a      	ldr	r2, [r3, #32]
 800568e:	4bc1      	ldr	r3, [pc, #772]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005690:	2104      	movs	r1, #4
 8005692:	430a      	orrs	r2, r1
 8005694:	621a      	str	r2, [r3, #32]
 8005696:	4bbf      	ldr	r3, [pc, #764]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005698:	6a1a      	ldr	r2, [r3, #32]
 800569a:	4bbe      	ldr	r3, [pc, #760]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800569c:	2101      	movs	r1, #1
 800569e:	430a      	orrs	r2, r1
 80056a0:	621a      	str	r2, [r3, #32]
 80056a2:	e00b      	b.n	80056bc <HAL_RCC_OscConfig+0x3a4>
 80056a4:	4bbb      	ldr	r3, [pc, #748]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80056a6:	6a1a      	ldr	r2, [r3, #32]
 80056a8:	4bba      	ldr	r3, [pc, #744]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80056aa:	2101      	movs	r1, #1
 80056ac:	438a      	bics	r2, r1
 80056ae:	621a      	str	r2, [r3, #32]
 80056b0:	4bb8      	ldr	r3, [pc, #736]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80056b2:	6a1a      	ldr	r2, [r3, #32]
 80056b4:	4bb7      	ldr	r3, [pc, #732]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80056b6:	2104      	movs	r1, #4
 80056b8:	438a      	bics	r2, r1
 80056ba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d014      	beq.n	80056ee <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056c4:	f7fc fec2 	bl	800244c <HAL_GetTick>
 80056c8:	0003      	movs	r3, r0
 80056ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056cc:	e009      	b.n	80056e2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056ce:	f7fc febd 	bl	800244c <HAL_GetTick>
 80056d2:	0002      	movs	r2, r0
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	4aaf      	ldr	r2, [pc, #700]	; (8005998 <HAL_RCC_OscConfig+0x680>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e19a      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056e2:	4bac      	ldr	r3, [pc, #688]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	2202      	movs	r2, #2
 80056e8:	4013      	ands	r3, r2
 80056ea:	d0f0      	beq.n	80056ce <HAL_RCC_OscConfig+0x3b6>
 80056ec:	e013      	b.n	8005716 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ee:	f7fc fead 	bl	800244c <HAL_GetTick>
 80056f2:	0003      	movs	r3, r0
 80056f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056f6:	e009      	b.n	800570c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056f8:	f7fc fea8 	bl	800244c <HAL_GetTick>
 80056fc:	0002      	movs	r2, r0
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	4aa5      	ldr	r2, [pc, #660]	; (8005998 <HAL_RCC_OscConfig+0x680>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d901      	bls.n	800570c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e185      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800570c:	4ba1      	ldr	r3, [pc, #644]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	2202      	movs	r2, #2
 8005712:	4013      	ands	r3, r2
 8005714:	d1f0      	bne.n	80056f8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005716:	231f      	movs	r3, #31
 8005718:	18fb      	adds	r3, r7, r3
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d105      	bne.n	800572c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005720:	4b9c      	ldr	r3, [pc, #624]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005722:	69da      	ldr	r2, [r3, #28]
 8005724:	4b9b      	ldr	r3, [pc, #620]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005726:	499d      	ldr	r1, [pc, #628]	; (800599c <HAL_RCC_OscConfig+0x684>)
 8005728:	400a      	ands	r2, r1
 800572a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2210      	movs	r2, #16
 8005732:	4013      	ands	r3, r2
 8005734:	d063      	beq.n	80057fe <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d12a      	bne.n	8005794 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800573e:	4b95      	ldr	r3, [pc, #596]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005740:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005742:	4b94      	ldr	r3, [pc, #592]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005744:	2104      	movs	r1, #4
 8005746:	430a      	orrs	r2, r1
 8005748:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800574a:	4b92      	ldr	r3, [pc, #584]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800574c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800574e:	4b91      	ldr	r3, [pc, #580]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005750:	2101      	movs	r1, #1
 8005752:	430a      	orrs	r2, r1
 8005754:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005756:	f7fc fe79 	bl	800244c <HAL_GetTick>
 800575a:	0003      	movs	r3, r0
 800575c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800575e:	e008      	b.n	8005772 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005760:	f7fc fe74 	bl	800244c <HAL_GetTick>
 8005764:	0002      	movs	r2, r0
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b02      	cmp	r3, #2
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e152      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005772:	4b88      	ldr	r3, [pc, #544]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005776:	2202      	movs	r2, #2
 8005778:	4013      	ands	r3, r2
 800577a:	d0f1      	beq.n	8005760 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800577c:	4b85      	ldr	r3, [pc, #532]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800577e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005780:	22f8      	movs	r2, #248	; 0xf8
 8005782:	4393      	bics	r3, r2
 8005784:	0019      	movs	r1, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	00da      	lsls	r2, r3, #3
 800578c:	4b81      	ldr	r3, [pc, #516]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800578e:	430a      	orrs	r2, r1
 8005790:	635a      	str	r2, [r3, #52]	; 0x34
 8005792:	e034      	b.n	80057fe <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	3305      	adds	r3, #5
 800579a:	d111      	bne.n	80057c0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800579c:	4b7d      	ldr	r3, [pc, #500]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800579e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057a0:	4b7c      	ldr	r3, [pc, #496]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057a2:	2104      	movs	r1, #4
 80057a4:	438a      	bics	r2, r1
 80057a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80057a8:	4b7a      	ldr	r3, [pc, #488]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ac:	22f8      	movs	r2, #248	; 0xf8
 80057ae:	4393      	bics	r3, r2
 80057b0:	0019      	movs	r1, r3
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	00da      	lsls	r2, r3, #3
 80057b8:	4b76      	ldr	r3, [pc, #472]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057ba:	430a      	orrs	r2, r1
 80057bc:	635a      	str	r2, [r3, #52]	; 0x34
 80057be:	e01e      	b.n	80057fe <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80057c0:	4b74      	ldr	r3, [pc, #464]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057c4:	4b73      	ldr	r3, [pc, #460]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057c6:	2104      	movs	r1, #4
 80057c8:	430a      	orrs	r2, r1
 80057ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80057cc:	4b71      	ldr	r3, [pc, #452]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057d0:	4b70      	ldr	r3, [pc, #448]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057d2:	2101      	movs	r1, #1
 80057d4:	438a      	bics	r2, r1
 80057d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057d8:	f7fc fe38 	bl	800244c <HAL_GetTick>
 80057dc:	0003      	movs	r3, r0
 80057de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80057e2:	f7fc fe33 	bl	800244c <HAL_GetTick>
 80057e6:	0002      	movs	r2, r0
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e111      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80057f4:	4b67      	ldr	r3, [pc, #412]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80057f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f8:	2202      	movs	r2, #2
 80057fa:	4013      	ands	r3, r2
 80057fc:	d1f1      	bne.n	80057e2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2220      	movs	r2, #32
 8005804:	4013      	ands	r3, r2
 8005806:	d05c      	beq.n	80058c2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005808:	4b62      	ldr	r3, [pc, #392]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	220c      	movs	r2, #12
 800580e:	4013      	ands	r3, r2
 8005810:	2b0c      	cmp	r3, #12
 8005812:	d00e      	beq.n	8005832 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005814:	4b5f      	ldr	r3, [pc, #380]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	220c      	movs	r2, #12
 800581a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800581c:	2b08      	cmp	r3, #8
 800581e:	d114      	bne.n	800584a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005820:	4b5c      	ldr	r3, [pc, #368]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005822:	685a      	ldr	r2, [r3, #4]
 8005824:	23c0      	movs	r3, #192	; 0xc0
 8005826:	025b      	lsls	r3, r3, #9
 8005828:	401a      	ands	r2, r3
 800582a:	23c0      	movs	r3, #192	; 0xc0
 800582c:	025b      	lsls	r3, r3, #9
 800582e:	429a      	cmp	r2, r3
 8005830:	d10b      	bne.n	800584a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005832:	4b58      	ldr	r3, [pc, #352]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005834:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005836:	2380      	movs	r3, #128	; 0x80
 8005838:	025b      	lsls	r3, r3, #9
 800583a:	4013      	ands	r3, r2
 800583c:	d040      	beq.n	80058c0 <HAL_RCC_OscConfig+0x5a8>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d03c      	beq.n	80058c0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e0e6      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d01b      	beq.n	800588a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005852:	4b50      	ldr	r3, [pc, #320]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005856:	4b4f      	ldr	r3, [pc, #316]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005858:	2180      	movs	r1, #128	; 0x80
 800585a:	0249      	lsls	r1, r1, #9
 800585c:	430a      	orrs	r2, r1
 800585e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005860:	f7fc fdf4 	bl	800244c <HAL_GetTick>
 8005864:	0003      	movs	r3, r0
 8005866:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005868:	e008      	b.n	800587c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800586a:	f7fc fdef 	bl	800244c <HAL_GetTick>
 800586e:	0002      	movs	r2, r0
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b02      	cmp	r3, #2
 8005876:	d901      	bls.n	800587c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e0cd      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800587c:	4b45      	ldr	r3, [pc, #276]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800587e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005880:	2380      	movs	r3, #128	; 0x80
 8005882:	025b      	lsls	r3, r3, #9
 8005884:	4013      	ands	r3, r2
 8005886:	d0f0      	beq.n	800586a <HAL_RCC_OscConfig+0x552>
 8005888:	e01b      	b.n	80058c2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800588a:	4b42      	ldr	r3, [pc, #264]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800588c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800588e:	4b41      	ldr	r3, [pc, #260]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005890:	4943      	ldr	r1, [pc, #268]	; (80059a0 <HAL_RCC_OscConfig+0x688>)
 8005892:	400a      	ands	r2, r1
 8005894:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005896:	f7fc fdd9 	bl	800244c <HAL_GetTick>
 800589a:	0003      	movs	r3, r0
 800589c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800589e:	e008      	b.n	80058b2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058a0:	f7fc fdd4 	bl	800244c <HAL_GetTick>
 80058a4:	0002      	movs	r2, r0
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d901      	bls.n	80058b2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e0b2      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80058b2:	4b38      	ldr	r3, [pc, #224]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80058b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058b6:	2380      	movs	r3, #128	; 0x80
 80058b8:	025b      	lsls	r3, r3, #9
 80058ba:	4013      	ands	r3, r2
 80058bc:	d1f0      	bne.n	80058a0 <HAL_RCC_OscConfig+0x588>
 80058be:	e000      	b.n	80058c2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80058c0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d100      	bne.n	80058cc <HAL_RCC_OscConfig+0x5b4>
 80058ca:	e0a4      	b.n	8005a16 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058cc:	4b31      	ldr	r3, [pc, #196]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	220c      	movs	r2, #12
 80058d2:	4013      	ands	r3, r2
 80058d4:	2b08      	cmp	r3, #8
 80058d6:	d100      	bne.n	80058da <HAL_RCC_OscConfig+0x5c2>
 80058d8:	e078      	b.n	80059cc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d14c      	bne.n	800597c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058e2:	4b2c      	ldr	r3, [pc, #176]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	4b2b      	ldr	r3, [pc, #172]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 80058e8:	492e      	ldr	r1, [pc, #184]	; (80059a4 <HAL_RCC_OscConfig+0x68c>)
 80058ea:	400a      	ands	r2, r1
 80058ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ee:	f7fc fdad 	bl	800244c <HAL_GetTick>
 80058f2:	0003      	movs	r3, r0
 80058f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058f6:	e008      	b.n	800590a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058f8:	f7fc fda8 	bl	800244c <HAL_GetTick>
 80058fc:	0002      	movs	r2, r0
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e086      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800590a:	4b22      	ldr	r3, [pc, #136]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	2380      	movs	r3, #128	; 0x80
 8005910:	049b      	lsls	r3, r3, #18
 8005912:	4013      	ands	r3, r2
 8005914:	d1f0      	bne.n	80058f8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005916:	4b1f      	ldr	r3, [pc, #124]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591a:	220f      	movs	r2, #15
 800591c:	4393      	bics	r3, r2
 800591e:	0019      	movs	r1, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005924:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005926:	430a      	orrs	r2, r1
 8005928:	62da      	str	r2, [r3, #44]	; 0x2c
 800592a:	4b1a      	ldr	r3, [pc, #104]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	4a1e      	ldr	r2, [pc, #120]	; (80059a8 <HAL_RCC_OscConfig+0x690>)
 8005930:	4013      	ands	r3, r2
 8005932:	0019      	movs	r1, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	431a      	orrs	r2, r3
 800593e:	4b15      	ldr	r3, [pc, #84]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005940:	430a      	orrs	r2, r1
 8005942:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005944:	4b13      	ldr	r3, [pc, #76]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	4b12      	ldr	r3, [pc, #72]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800594a:	2180      	movs	r1, #128	; 0x80
 800594c:	0449      	lsls	r1, r1, #17
 800594e:	430a      	orrs	r2, r1
 8005950:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005952:	f7fc fd7b 	bl	800244c <HAL_GetTick>
 8005956:	0003      	movs	r3, r0
 8005958:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800595a:	e008      	b.n	800596e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800595c:	f7fc fd76 	bl	800244c <HAL_GetTick>
 8005960:	0002      	movs	r2, r0
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	2b02      	cmp	r3, #2
 8005968:	d901      	bls.n	800596e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e054      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800596e:	4b09      	ldr	r3, [pc, #36]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	2380      	movs	r3, #128	; 0x80
 8005974:	049b      	lsls	r3, r3, #18
 8005976:	4013      	ands	r3, r2
 8005978:	d0f0      	beq.n	800595c <HAL_RCC_OscConfig+0x644>
 800597a:	e04c      	b.n	8005a16 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800597c:	4b05      	ldr	r3, [pc, #20]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	4b04      	ldr	r3, [pc, #16]	; (8005994 <HAL_RCC_OscConfig+0x67c>)
 8005982:	4908      	ldr	r1, [pc, #32]	; (80059a4 <HAL_RCC_OscConfig+0x68c>)
 8005984:	400a      	ands	r2, r1
 8005986:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005988:	f7fc fd60 	bl	800244c <HAL_GetTick>
 800598c:	0003      	movs	r3, r0
 800598e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005990:	e015      	b.n	80059be <HAL_RCC_OscConfig+0x6a6>
 8005992:	46c0      	nop			; (mov r8, r8)
 8005994:	40021000 	.word	0x40021000
 8005998:	00001388 	.word	0x00001388
 800599c:	efffffff 	.word	0xefffffff
 80059a0:	fffeffff 	.word	0xfffeffff
 80059a4:	feffffff 	.word	0xfeffffff
 80059a8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059ac:	f7fc fd4e 	bl	800244c <HAL_GetTick>
 80059b0:	0002      	movs	r2, r0
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e02c      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059be:	4b18      	ldr	r3, [pc, #96]	; (8005a20 <HAL_RCC_OscConfig+0x708>)
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	2380      	movs	r3, #128	; 0x80
 80059c4:	049b      	lsls	r3, r3, #18
 80059c6:	4013      	ands	r3, r2
 80059c8:	d1f0      	bne.n	80059ac <HAL_RCC_OscConfig+0x694>
 80059ca:	e024      	b.n	8005a16 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d101      	bne.n	80059d8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e01f      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80059d8:	4b11      	ldr	r3, [pc, #68]	; (8005a20 <HAL_RCC_OscConfig+0x708>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80059de:	4b10      	ldr	r3, [pc, #64]	; (8005a20 <HAL_RCC_OscConfig+0x708>)
 80059e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	23c0      	movs	r3, #192	; 0xc0
 80059e8:	025b      	lsls	r3, r3, #9
 80059ea:	401a      	ands	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d10e      	bne.n	8005a12 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	220f      	movs	r2, #15
 80059f8:	401a      	ands	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d107      	bne.n	8005a12 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	23f0      	movs	r3, #240	; 0xf0
 8005a06:	039b      	lsls	r3, r3, #14
 8005a08:	401a      	ands	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d001      	beq.n	8005a16 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e000      	b.n	8005a18 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	0018      	movs	r0, r3
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	b008      	add	sp, #32
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	40021000 	.word	0x40021000

08005a24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e0bf      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a38:	4b61      	ldr	r3, [pc, #388]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	4013      	ands	r3, r2
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d911      	bls.n	8005a6a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a46:	4b5e      	ldr	r3, [pc, #376]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	4393      	bics	r3, r2
 8005a4e:	0019      	movs	r1, r3
 8005a50:	4b5b      	ldr	r3, [pc, #364]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005a52:	683a      	ldr	r2, [r7, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a58:	4b59      	ldr	r3, [pc, #356]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	4013      	ands	r3, r2
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d001      	beq.n	8005a6a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e0a6      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2202      	movs	r2, #2
 8005a70:	4013      	ands	r3, r2
 8005a72:	d015      	beq.n	8005aa0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2204      	movs	r2, #4
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d006      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005a7e:	4b51      	ldr	r3, [pc, #324]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	4b50      	ldr	r3, [pc, #320]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005a84:	21e0      	movs	r1, #224	; 0xe0
 8005a86:	00c9      	lsls	r1, r1, #3
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a8c:	4b4d      	ldr	r3, [pc, #308]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	22f0      	movs	r2, #240	; 0xf0
 8005a92:	4393      	bics	r3, r2
 8005a94:	0019      	movs	r1, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	4b4a      	ldr	r3, [pc, #296]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d04c      	beq.n	8005b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d107      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ab2:	4b44      	ldr	r3, [pc, #272]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	2380      	movs	r3, #128	; 0x80
 8005ab8:	029b      	lsls	r3, r3, #10
 8005aba:	4013      	ands	r3, r2
 8005abc:	d120      	bne.n	8005b00 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e07a      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d107      	bne.n	8005ada <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aca:	4b3e      	ldr	r3, [pc, #248]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	2380      	movs	r3, #128	; 0x80
 8005ad0:	049b      	lsls	r3, r3, #18
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	d114      	bne.n	8005b00 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e06e      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d107      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005ae2:	4b38      	ldr	r3, [pc, #224]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005ae4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ae6:	2380      	movs	r3, #128	; 0x80
 8005ae8:	025b      	lsls	r3, r3, #9
 8005aea:	4013      	ands	r3, r2
 8005aec:	d108      	bne.n	8005b00 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e062      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005af2:	4b34      	ldr	r3, [pc, #208]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2202      	movs	r2, #2
 8005af8:	4013      	ands	r3, r2
 8005afa:	d101      	bne.n	8005b00 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e05b      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b00:	4b30      	ldr	r3, [pc, #192]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	2203      	movs	r2, #3
 8005b06:	4393      	bics	r3, r2
 8005b08:	0019      	movs	r1, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	4b2d      	ldr	r3, [pc, #180]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b14:	f7fc fc9a 	bl	800244c <HAL_GetTick>
 8005b18:	0003      	movs	r3, r0
 8005b1a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1c:	e009      	b.n	8005b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b1e:	f7fc fc95 	bl	800244c <HAL_GetTick>
 8005b22:	0002      	movs	r2, r0
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	4a27      	ldr	r2, [pc, #156]	; (8005bc8 <HAL_RCC_ClockConfig+0x1a4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e042      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b32:	4b24      	ldr	r3, [pc, #144]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	220c      	movs	r2, #12
 8005b38:	401a      	ands	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d1ec      	bne.n	8005b1e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b44:	4b1e      	ldr	r3, [pc, #120]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d211      	bcs.n	8005b76 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b52:	4b1b      	ldr	r3, [pc, #108]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2201      	movs	r2, #1
 8005b58:	4393      	bics	r3, r2
 8005b5a:	0019      	movs	r1, r3
 8005b5c:	4b18      	ldr	r3, [pc, #96]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b64:	4b16      	ldr	r3, [pc, #88]	; (8005bc0 <HAL_RCC_ClockConfig+0x19c>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d001      	beq.n	8005b76 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e020      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2204      	movs	r2, #4
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	d009      	beq.n	8005b94 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005b80:	4b10      	ldr	r3, [pc, #64]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	4a11      	ldr	r2, [pc, #68]	; (8005bcc <HAL_RCC_ClockConfig+0x1a8>)
 8005b86:	4013      	ands	r3, r2
 8005b88:	0019      	movs	r1, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68da      	ldr	r2, [r3, #12]
 8005b8e:	4b0d      	ldr	r3, [pc, #52]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005b90:	430a      	orrs	r2, r1
 8005b92:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005b94:	f000 f820 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005b98:	0001      	movs	r1, r0
 8005b9a:	4b0a      	ldr	r3, [pc, #40]	; (8005bc4 <HAL_RCC_ClockConfig+0x1a0>)
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	091b      	lsrs	r3, r3, #4
 8005ba0:	220f      	movs	r2, #15
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	4a0a      	ldr	r2, [pc, #40]	; (8005bd0 <HAL_RCC_ClockConfig+0x1ac>)
 8005ba6:	5cd3      	ldrb	r3, [r2, r3]
 8005ba8:	000a      	movs	r2, r1
 8005baa:	40da      	lsrs	r2, r3
 8005bac:	4b09      	ldr	r3, [pc, #36]	; (8005bd4 <HAL_RCC_ClockConfig+0x1b0>)
 8005bae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005bb0:	2003      	movs	r0, #3
 8005bb2:	f7fc fc05 	bl	80023c0 <HAL_InitTick>
  
  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	0018      	movs	r0, r3
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b004      	add	sp, #16
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	40022000 	.word	0x40022000
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	00001388 	.word	0x00001388
 8005bcc:	fffff8ff 	.word	0xfffff8ff
 8005bd0:	0800d224 	.word	0x0800d224
 8005bd4:	20000000 	.word	0x20000000

08005bd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bd8:	b590      	push	{r4, r7, lr}
 8005bda:	b08f      	sub	sp, #60	; 0x3c
 8005bdc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8005bde:	2314      	movs	r3, #20
 8005be0:	18fb      	adds	r3, r7, r3
 8005be2:	4a38      	ldr	r2, [pc, #224]	; (8005cc4 <HAL_RCC_GetSysClockFreq+0xec>)
 8005be4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005be6:	c313      	stmia	r3!, {r0, r1, r4}
 8005be8:	6812      	ldr	r2, [r2, #0]
 8005bea:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8005bec:	1d3b      	adds	r3, r7, #4
 8005bee:	4a36      	ldr	r2, [pc, #216]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0xf0>)
 8005bf0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005bf2:	c313      	stmia	r3!, {r0, r1, r4}
 8005bf4:	6812      	ldr	r2, [r2, #0]
 8005bf6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c00:	2300      	movs	r3, #0
 8005c02:	637b      	str	r3, [r7, #52]	; 0x34
 8005c04:	2300      	movs	r3, #0
 8005c06:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8005c0c:	4b2f      	ldr	r3, [pc, #188]	; (8005ccc <HAL_RCC_GetSysClockFreq+0xf4>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c14:	220c      	movs	r2, #12
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b0c      	cmp	r3, #12
 8005c1a:	d047      	beq.n	8005cac <HAL_RCC_GetSysClockFreq+0xd4>
 8005c1c:	d849      	bhi.n	8005cb2 <HAL_RCC_GetSysClockFreq+0xda>
 8005c1e:	2b04      	cmp	r3, #4
 8005c20:	d002      	beq.n	8005c28 <HAL_RCC_GetSysClockFreq+0x50>
 8005c22:	2b08      	cmp	r3, #8
 8005c24:	d003      	beq.n	8005c2e <HAL_RCC_GetSysClockFreq+0x56>
 8005c26:	e044      	b.n	8005cb2 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c28:	4b29      	ldr	r3, [pc, #164]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005c2c:	e044      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c30:	0c9b      	lsrs	r3, r3, #18
 8005c32:	220f      	movs	r2, #15
 8005c34:	4013      	ands	r3, r2
 8005c36:	2214      	movs	r2, #20
 8005c38:	18ba      	adds	r2, r7, r2
 8005c3a:	5cd3      	ldrb	r3, [r2, r3]
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005c3e:	4b23      	ldr	r3, [pc, #140]	; (8005ccc <HAL_RCC_GetSysClockFreq+0xf4>)
 8005c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c42:	220f      	movs	r2, #15
 8005c44:	4013      	ands	r3, r2
 8005c46:	1d3a      	adds	r2, r7, #4
 8005c48:	5cd3      	ldrb	r3, [r2, r3]
 8005c4a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005c4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c4e:	23c0      	movs	r3, #192	; 0xc0
 8005c50:	025b      	lsls	r3, r3, #9
 8005c52:	401a      	ands	r2, r3
 8005c54:	2380      	movs	r3, #128	; 0x80
 8005c56:	025b      	lsls	r3, r3, #9
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d109      	bne.n	8005c70 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005c5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c5e:	481c      	ldr	r0, [pc, #112]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c60:	f7fa fa64 	bl	800012c <__udivsi3>
 8005c64:	0003      	movs	r3, r0
 8005c66:	001a      	movs	r2, r3
 8005c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6a:	4353      	muls	r3, r2
 8005c6c:	637b      	str	r3, [r7, #52]	; 0x34
 8005c6e:	e01a      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8005c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c72:	23c0      	movs	r3, #192	; 0xc0
 8005c74:	025b      	lsls	r3, r3, #9
 8005c76:	401a      	ands	r2, r3
 8005c78:	23c0      	movs	r3, #192	; 0xc0
 8005c7a:	025b      	lsls	r3, r3, #9
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d109      	bne.n	8005c94 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005c80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c82:	4814      	ldr	r0, [pc, #80]	; (8005cd4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005c84:	f7fa fa52 	bl	800012c <__udivsi3>
 8005c88:	0003      	movs	r3, r0
 8005c8a:	001a      	movs	r2, r3
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8e:	4353      	muls	r3, r2
 8005c90:	637b      	str	r3, [r7, #52]	; 0x34
 8005c92:	e008      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005c94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c96:	4810      	ldr	r0, [pc, #64]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005c98:	f7fa fa48 	bl	800012c <__udivsi3>
 8005c9c:	0003      	movs	r3, r0
 8005c9e:	001a      	movs	r2, r3
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca2:	4353      	muls	r3, r2
 8005ca4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ca8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005caa:	e005      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8005cac:	4b09      	ldr	r3, [pc, #36]	; (8005cd4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005cae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005cb0:	e002      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005cb2:	4b09      	ldr	r3, [pc, #36]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005cb4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005cb6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005cba:	0018      	movs	r0, r3
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	b00f      	add	sp, #60	; 0x3c
 8005cc0:	bd90      	pop	{r4, r7, pc}
 8005cc2:	46c0      	nop			; (mov r8, r8)
 8005cc4:	0800d144 	.word	0x0800d144
 8005cc8:	0800d154 	.word	0x0800d154
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	00f42400 	.word	0x00f42400
 8005cd4:	02dc6c00 	.word	0x02dc6c00
 8005cd8:	007a1200 	.word	0x007a1200

08005cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ce0:	4b02      	ldr	r3, [pc, #8]	; (8005cec <HAL_RCC_GetHCLKFreq+0x10>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
}
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	46c0      	nop			; (mov r8, r8)
 8005cec:	20000000 	.word	0x20000000

08005cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005cf4:	f7ff fff2 	bl	8005cdc <HAL_RCC_GetHCLKFreq>
 8005cf8:	0001      	movs	r1, r0
 8005cfa:	4b06      	ldr	r3, [pc, #24]	; (8005d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	0a1b      	lsrs	r3, r3, #8
 8005d00:	2207      	movs	r2, #7
 8005d02:	4013      	ands	r3, r2
 8005d04:	4a04      	ldr	r2, [pc, #16]	; (8005d18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d06:	5cd3      	ldrb	r3, [r2, r3]
 8005d08:	40d9      	lsrs	r1, r3
 8005d0a:	000b      	movs	r3, r1
}    
 8005d0c:	0018      	movs	r0, r3
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	46c0      	nop			; (mov r8, r8)
 8005d14:	40021000 	.word	0x40021000
 8005d18:	0800d234 	.word	0x0800d234

08005d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d24:	2300      	movs	r3, #0
 8005d26:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	2380      	movs	r3, #128	; 0x80
 8005d32:	025b      	lsls	r3, r3, #9
 8005d34:	4013      	ands	r3, r2
 8005d36:	d100      	bne.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005d38:	e08e      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005d3a:	2017      	movs	r0, #23
 8005d3c:	183b      	adds	r3, r7, r0
 8005d3e:	2200      	movs	r2, #0
 8005d40:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d42:	4b6e      	ldr	r3, [pc, #440]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d44:	69da      	ldr	r2, [r3, #28]
 8005d46:	2380      	movs	r3, #128	; 0x80
 8005d48:	055b      	lsls	r3, r3, #21
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	d110      	bne.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d4e:	4b6b      	ldr	r3, [pc, #428]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d50:	69da      	ldr	r2, [r3, #28]
 8005d52:	4b6a      	ldr	r3, [pc, #424]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d54:	2180      	movs	r1, #128	; 0x80
 8005d56:	0549      	lsls	r1, r1, #21
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	61da      	str	r2, [r3, #28]
 8005d5c:	4b67      	ldr	r3, [pc, #412]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d5e:	69da      	ldr	r2, [r3, #28]
 8005d60:	2380      	movs	r3, #128	; 0x80
 8005d62:	055b      	lsls	r3, r3, #21
 8005d64:	4013      	ands	r3, r2
 8005d66:	60bb      	str	r3, [r7, #8]
 8005d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d6a:	183b      	adds	r3, r7, r0
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d70:	4b63      	ldr	r3, [pc, #396]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	2380      	movs	r3, #128	; 0x80
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d11a      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d7c:	4b60      	ldr	r3, [pc, #384]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	4b5f      	ldr	r3, [pc, #380]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005d82:	2180      	movs	r1, #128	; 0x80
 8005d84:	0049      	lsls	r1, r1, #1
 8005d86:	430a      	orrs	r2, r1
 8005d88:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d8a:	f7fc fb5f 	bl	800244c <HAL_GetTick>
 8005d8e:	0003      	movs	r3, r0
 8005d90:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d92:	e008      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d94:	f7fc fb5a 	bl	800244c <HAL_GetTick>
 8005d98:	0002      	movs	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b64      	cmp	r3, #100	; 0x64
 8005da0:	d901      	bls.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e0a6      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005da6:	4b56      	ldr	r3, [pc, #344]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	2380      	movs	r3, #128	; 0x80
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	4013      	ands	r3, r2
 8005db0:	d0f0      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005db2:	4b52      	ldr	r3, [pc, #328]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005db4:	6a1a      	ldr	r2, [r3, #32]
 8005db6:	23c0      	movs	r3, #192	; 0xc0
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4013      	ands	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d034      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	23c0      	movs	r3, #192	; 0xc0
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4013      	ands	r3, r2
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d02c      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dd4:	4b49      	ldr	r3, [pc, #292]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	4a4a      	ldr	r2, [pc, #296]	; (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005dda:	4013      	ands	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dde:	4b47      	ldr	r3, [pc, #284]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005de0:	6a1a      	ldr	r2, [r3, #32]
 8005de2:	4b46      	ldr	r3, [pc, #280]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005de4:	2180      	movs	r1, #128	; 0x80
 8005de6:	0249      	lsls	r1, r1, #9
 8005de8:	430a      	orrs	r2, r1
 8005dea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dec:	4b43      	ldr	r3, [pc, #268]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005dee:	6a1a      	ldr	r2, [r3, #32]
 8005df0:	4b42      	ldr	r3, [pc, #264]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005df2:	4945      	ldr	r1, [pc, #276]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005df4:	400a      	ands	r2, r1
 8005df6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005df8:	4b40      	ldr	r3, [pc, #256]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2201      	movs	r2, #1
 8005e02:	4013      	ands	r3, r2
 8005e04:	d013      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e06:	f7fc fb21 	bl	800244c <HAL_GetTick>
 8005e0a:	0003      	movs	r3, r0
 8005e0c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e0e:	e009      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e10:	f7fc fb1c 	bl	800244c <HAL_GetTick>
 8005e14:	0002      	movs	r2, r0
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	4a3c      	ldr	r2, [pc, #240]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e067      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e24:	4b35      	ldr	r3, [pc, #212]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	2202      	movs	r2, #2
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	d0f0      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e2e:	4b33      	ldr	r3, [pc, #204]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	4a34      	ldr	r2, [pc, #208]	; (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005e34:	4013      	ands	r3, r2
 8005e36:	0019      	movs	r1, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	4b2f      	ldr	r3, [pc, #188]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e42:	2317      	movs	r3, #23
 8005e44:	18fb      	adds	r3, r7, r3
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d105      	bne.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e4c:	4b2b      	ldr	r3, [pc, #172]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e4e:	69da      	ldr	r2, [r3, #28]
 8005e50:	4b2a      	ldr	r3, [pc, #168]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e52:	492f      	ldr	r1, [pc, #188]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005e54:	400a      	ands	r2, r1
 8005e56:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	4013      	ands	r3, r2
 8005e60:	d009      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e62:	4b26      	ldr	r3, [pc, #152]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e66:	2203      	movs	r2, #3
 8005e68:	4393      	bics	r3, r2
 8005e6a:	0019      	movs	r1, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689a      	ldr	r2, [r3, #8]
 8005e70:	4b22      	ldr	r3, [pc, #136]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e72:	430a      	orrs	r2, r1
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	d009      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e80:	4b1e      	ldr	r3, [pc, #120]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e84:	4a23      	ldr	r2, [pc, #140]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005e86:	4013      	ands	r3, r2
 8005e88:	0019      	movs	r1, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	4b1b      	ldr	r3, [pc, #108]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e90:	430a      	orrs	r2, r1
 8005e92:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	d009      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e9e:	4b17      	ldr	r3, [pc, #92]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea2:	2210      	movs	r2, #16
 8005ea4:	4393      	bics	r3, r2
 8005ea6:	0019      	movs	r1, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691a      	ldr	r2, [r3, #16]
 8005eac:	4b13      	ldr	r3, [pc, #76]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	2380      	movs	r3, #128	; 0x80
 8005eb8:	029b      	lsls	r3, r3, #10
 8005eba:	4013      	ands	r3, r2
 8005ebc:	d009      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ebe:	4b0f      	ldr	r3, [pc, #60]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec2:	2280      	movs	r2, #128	; 0x80
 8005ec4:	4393      	bics	r3, r2
 8005ec6:	0019      	movs	r1, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	699a      	ldr	r2, [r3, #24]
 8005ecc:	4b0b      	ldr	r3, [pc, #44]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	2380      	movs	r3, #128	; 0x80
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	4013      	ands	r3, r2
 8005edc:	d009      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005ede:	4b07      	ldr	r3, [pc, #28]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee2:	2240      	movs	r2, #64	; 0x40
 8005ee4:	4393      	bics	r3, r2
 8005ee6:	0019      	movs	r1, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695a      	ldr	r2, [r3, #20]
 8005eec:	4b03      	ldr	r3, [pc, #12]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005ef2:	2300      	movs	r3, #0
}
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	b006      	add	sp, #24
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	40021000 	.word	0x40021000
 8005f00:	40007000 	.word	0x40007000
 8005f04:	fffffcff 	.word	0xfffffcff
 8005f08:	fffeffff 	.word	0xfffeffff
 8005f0c:	00001388 	.word	0x00001388
 8005f10:	efffffff 	.word	0xefffffff
 8005f14:	fffcffff 	.word	0xfffcffff

08005f18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d101      	bne.n	8005f2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e0a8      	b.n	800607c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d109      	bne.n	8005f46 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	2382      	movs	r3, #130	; 0x82
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d009      	beq.n	8005f52 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	61da      	str	r2, [r3, #28]
 8005f44:	e005      	b.n	8005f52 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	225d      	movs	r2, #93	; 0x5d
 8005f5c:	5c9b      	ldrb	r3, [r3, r2]
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d107      	bne.n	8005f74 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	225c      	movs	r2, #92	; 0x5c
 8005f68:	2100      	movs	r1, #0
 8005f6a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f7fb fe16 	bl	8001ba0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	225d      	movs	r2, #93	; 0x5d
 8005f78:	2102      	movs	r1, #2
 8005f7a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2140      	movs	r1, #64	; 0x40
 8005f88:	438a      	bics	r2, r1
 8005f8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	23e0      	movs	r3, #224	; 0xe0
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d902      	bls.n	8005f9e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60fb      	str	r3, [r7, #12]
 8005f9c:	e002      	b.n	8005fa4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f9e:	2380      	movs	r3, #128	; 0x80
 8005fa0:	015b      	lsls	r3, r3, #5
 8005fa2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68da      	ldr	r2, [r3, #12]
 8005fa8:	23f0      	movs	r3, #240	; 0xf0
 8005faa:	011b      	lsls	r3, r3, #4
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d008      	beq.n	8005fc2 <HAL_SPI_Init+0xaa>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	68da      	ldr	r2, [r3, #12]
 8005fb4:	23e0      	movs	r3, #224	; 0xe0
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d002      	beq.n	8005fc2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	2382      	movs	r3, #130	; 0x82
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	401a      	ands	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6899      	ldr	r1, [r3, #8]
 8005fd0:	2384      	movs	r3, #132	; 0x84
 8005fd2:	021b      	lsls	r3, r3, #8
 8005fd4:	400b      	ands	r3, r1
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	2102      	movs	r1, #2
 8005fde:	400b      	ands	r3, r1
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	2101      	movs	r1, #1
 8005fe8:	400b      	ands	r3, r1
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6999      	ldr	r1, [r3, #24]
 8005ff0:	2380      	movs	r3, #128	; 0x80
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	400b      	ands	r3, r1
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	2138      	movs	r1, #56	; 0x38
 8005ffe:	400b      	ands	r3, r1
 8006000:	431a      	orrs	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	2180      	movs	r1, #128	; 0x80
 8006008:	400b      	ands	r3, r1
 800600a:	431a      	orrs	r2, r3
 800600c:	0011      	movs	r1, r2
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006012:	2380      	movs	r3, #128	; 0x80
 8006014:	019b      	lsls	r3, r3, #6
 8006016:	401a      	ands	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	0c1b      	lsrs	r3, r3, #16
 8006026:	2204      	movs	r2, #4
 8006028:	401a      	ands	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602e:	2110      	movs	r1, #16
 8006030:	400b      	ands	r3, r1
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006038:	2108      	movs	r1, #8
 800603a:	400b      	ands	r3, r1
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	68d9      	ldr	r1, [r3, #12]
 8006042:	23f0      	movs	r3, #240	; 0xf0
 8006044:	011b      	lsls	r3, r3, #4
 8006046:	400b      	ands	r3, r1
 8006048:	431a      	orrs	r2, r3
 800604a:	0011      	movs	r1, r2
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	2380      	movs	r3, #128	; 0x80
 8006050:	015b      	lsls	r3, r3, #5
 8006052:	401a      	ands	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	430a      	orrs	r2, r1
 800605a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	69da      	ldr	r2, [r3, #28]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4907      	ldr	r1, [pc, #28]	; (8006084 <HAL_SPI_Init+0x16c>)
 8006068:	400a      	ands	r2, r1
 800606a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	225d      	movs	r2, #93	; 0x5d
 8006076:	2101      	movs	r1, #1
 8006078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	0018      	movs	r0, r3
 800607e:	46bd      	mov	sp, r7
 8006080:	b004      	add	sp, #16
 8006082:	bd80      	pop	{r7, pc}
 8006084:	fffff7ff 	.word	0xfffff7ff

08006088 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b088      	sub	sp, #32
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	603b      	str	r3, [r7, #0]
 8006094:	1dbb      	adds	r3, r7, #6
 8006096:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006098:	231f      	movs	r3, #31
 800609a:	18fb      	adds	r3, r7, r3
 800609c:	2200      	movs	r2, #0
 800609e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	225c      	movs	r2, #92	; 0x5c
 80060a4:	5c9b      	ldrb	r3, [r3, r2]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d101      	bne.n	80060ae <HAL_SPI_Transmit+0x26>
 80060aa:	2302      	movs	r3, #2
 80060ac:	e140      	b.n	8006330 <HAL_SPI_Transmit+0x2a8>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	225c      	movs	r2, #92	; 0x5c
 80060b2:	2101      	movs	r1, #1
 80060b4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060b6:	f7fc f9c9 	bl	800244c <HAL_GetTick>
 80060ba:	0003      	movs	r3, r0
 80060bc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80060be:	2316      	movs	r3, #22
 80060c0:	18fb      	adds	r3, r7, r3
 80060c2:	1dba      	adds	r2, r7, #6
 80060c4:	8812      	ldrh	r2, [r2, #0]
 80060c6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	225d      	movs	r2, #93	; 0x5d
 80060cc:	5c9b      	ldrb	r3, [r3, r2]
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d004      	beq.n	80060de <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80060d4:	231f      	movs	r3, #31
 80060d6:	18fb      	adds	r3, r7, r3
 80060d8:	2202      	movs	r2, #2
 80060da:	701a      	strb	r2, [r3, #0]
    goto error;
 80060dc:	e11d      	b.n	800631a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d003      	beq.n	80060ec <HAL_SPI_Transmit+0x64>
 80060e4:	1dbb      	adds	r3, r7, #6
 80060e6:	881b      	ldrh	r3, [r3, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d104      	bne.n	80060f6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80060ec:	231f      	movs	r3, #31
 80060ee:	18fb      	adds	r3, r7, r3
 80060f0:	2201      	movs	r2, #1
 80060f2:	701a      	strb	r2, [r3, #0]
    goto error;
 80060f4:	e111      	b.n	800631a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	225d      	movs	r2, #93	; 0x5d
 80060fa:	2103      	movs	r1, #3
 80060fc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	1dba      	adds	r2, r7, #6
 800610e:	8812      	ldrh	r2, [r2, #0]
 8006110:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	1dba      	adds	r2, r7, #6
 8006116:	8812      	ldrh	r2, [r2, #0]
 8006118:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2244      	movs	r2, #68	; 0x44
 8006124:	2100      	movs	r1, #0
 8006126:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2246      	movs	r2, #70	; 0x46
 800612c:	2100      	movs	r1, #0
 800612e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	2380      	movs	r3, #128	; 0x80
 8006142:	021b      	lsls	r3, r3, #8
 8006144:	429a      	cmp	r2, r3
 8006146:	d110      	bne.n	800616a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2140      	movs	r1, #64	; 0x40
 8006154:	438a      	bics	r2, r1
 8006156:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2180      	movs	r1, #128	; 0x80
 8006164:	01c9      	lsls	r1, r1, #7
 8006166:	430a      	orrs	r2, r1
 8006168:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2240      	movs	r2, #64	; 0x40
 8006172:	4013      	ands	r3, r2
 8006174:	2b40      	cmp	r3, #64	; 0x40
 8006176:	d007      	beq.n	8006188 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2140      	movs	r1, #64	; 0x40
 8006184:	430a      	orrs	r2, r1
 8006186:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	68da      	ldr	r2, [r3, #12]
 800618c:	23e0      	movs	r3, #224	; 0xe0
 800618e:	00db      	lsls	r3, r3, #3
 8006190:	429a      	cmp	r2, r3
 8006192:	d94e      	bls.n	8006232 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d004      	beq.n	80061a6 <HAL_SPI_Transmit+0x11e>
 800619c:	2316      	movs	r3, #22
 800619e:	18fb      	adds	r3, r7, r3
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d13f      	bne.n	8006226 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061aa:	881a      	ldrh	r2, [r3, #0]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b6:	1c9a      	adds	r2, r3, #2
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061ca:	e02c      	b.n	8006226 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	2202      	movs	r2, #2
 80061d4:	4013      	ands	r3, r2
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d112      	bne.n	8006200 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061de:	881a      	ldrh	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ea:	1c9a      	adds	r2, r3, #2
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	3b01      	subs	r3, #1
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80061fe:	e012      	b.n	8006226 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006200:	f7fc f924 	bl	800244c <HAL_GetTick>
 8006204:	0002      	movs	r2, r0
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	683a      	ldr	r2, [r7, #0]
 800620c:	429a      	cmp	r2, r3
 800620e:	d802      	bhi.n	8006216 <HAL_SPI_Transmit+0x18e>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	3301      	adds	r3, #1
 8006214:	d102      	bne.n	800621c <HAL_SPI_Transmit+0x194>
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d104      	bne.n	8006226 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800621c:	231f      	movs	r3, #31
 800621e:	18fb      	adds	r3, r7, r3
 8006220:	2203      	movs	r2, #3
 8006222:	701a      	strb	r2, [r3, #0]
          goto error;
 8006224:	e079      	b.n	800631a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800622a:	b29b      	uxth	r3, r3
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1cd      	bne.n	80061cc <HAL_SPI_Transmit+0x144>
 8006230:	e04f      	b.n	80062d2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d004      	beq.n	8006244 <HAL_SPI_Transmit+0x1bc>
 800623a:	2316      	movs	r3, #22
 800623c:	18fb      	adds	r3, r7, r3
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	2b01      	cmp	r3, #1
 8006242:	d141      	bne.n	80062c8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	330c      	adds	r3, #12
 800624e:	7812      	ldrb	r2, [r2, #0]
 8006250:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b01      	subs	r3, #1
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800626a:	e02d      	b.n	80062c8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	2202      	movs	r2, #2
 8006274:	4013      	ands	r3, r2
 8006276:	2b02      	cmp	r3, #2
 8006278:	d113      	bne.n	80062a2 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	330c      	adds	r3, #12
 8006284:	7812      	ldrb	r2, [r2, #0]
 8006286:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628c:	1c5a      	adds	r2, r3, #1
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006296:	b29b      	uxth	r3, r3
 8006298:	3b01      	subs	r3, #1
 800629a:	b29a      	uxth	r2, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062a0:	e012      	b.n	80062c8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062a2:	f7fc f8d3 	bl	800244c <HAL_GetTick>
 80062a6:	0002      	movs	r2, r0
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d802      	bhi.n	80062b8 <HAL_SPI_Transmit+0x230>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	3301      	adds	r3, #1
 80062b6:	d102      	bne.n	80062be <HAL_SPI_Transmit+0x236>
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d104      	bne.n	80062c8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80062be:	231f      	movs	r3, #31
 80062c0:	18fb      	adds	r3, r7, r3
 80062c2:	2203      	movs	r2, #3
 80062c4:	701a      	strb	r2, [r3, #0]
          goto error;
 80062c6:	e028      	b.n	800631a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1cc      	bne.n	800626c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	6839      	ldr	r1, [r7, #0]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	0018      	movs	r0, r3
 80062da:	f000 fb2f 	bl	800693c <SPI_EndRxTxTransaction>
 80062de:	1e03      	subs	r3, r0, #0
 80062e0:	d002      	beq.n	80062e8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2220      	movs	r2, #32
 80062e6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10a      	bne.n	8006306 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062f0:	2300      	movs	r3, #0
 80062f2:	613b      	str	r3, [r7, #16]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	613b      	str	r3, [r7, #16]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	613b      	str	r3, [r7, #16]
 8006304:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800630a:	2b00      	cmp	r3, #0
 800630c:	d004      	beq.n	8006318 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800630e:	231f      	movs	r3, #31
 8006310:	18fb      	adds	r3, r7, r3
 8006312:	2201      	movs	r2, #1
 8006314:	701a      	strb	r2, [r3, #0]
 8006316:	e000      	b.n	800631a <HAL_SPI_Transmit+0x292>
  }

error:
 8006318:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	225d      	movs	r2, #93	; 0x5d
 800631e:	2101      	movs	r1, #1
 8006320:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	225c      	movs	r2, #92	; 0x5c
 8006326:	2100      	movs	r1, #0
 8006328:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800632a:	231f      	movs	r3, #31
 800632c:	18fb      	adds	r3, r7, r3
 800632e:	781b      	ldrb	r3, [r3, #0]
}
 8006330:	0018      	movs	r0, r3
 8006332:	46bd      	mov	sp, r7
 8006334:	b008      	add	sp, #32
 8006336:	bd80      	pop	{r7, pc}

08006338 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b08a      	sub	sp, #40	; 0x28
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
 8006344:	001a      	movs	r2, r3
 8006346:	1cbb      	adds	r3, r7, #2
 8006348:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800634a:	2301      	movs	r3, #1
 800634c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800634e:	2323      	movs	r3, #35	; 0x23
 8006350:	18fb      	adds	r3, r7, r3
 8006352:	2200      	movs	r2, #0
 8006354:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	225c      	movs	r2, #92	; 0x5c
 800635a:	5c9b      	ldrb	r3, [r3, r2]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x2c>
 8006360:	2302      	movs	r3, #2
 8006362:	e1b5      	b.n	80066d0 <HAL_SPI_TransmitReceive+0x398>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	225c      	movs	r2, #92	; 0x5c
 8006368:	2101      	movs	r1, #1
 800636a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800636c:	f7fc f86e 	bl	800244c <HAL_GetTick>
 8006370:	0003      	movs	r3, r0
 8006372:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006374:	201b      	movs	r0, #27
 8006376:	183b      	adds	r3, r7, r0
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	215d      	movs	r1, #93	; 0x5d
 800637c:	5c52      	ldrb	r2, [r2, r1]
 800637e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006386:	2312      	movs	r3, #18
 8006388:	18fb      	adds	r3, r7, r3
 800638a:	1cba      	adds	r2, r7, #2
 800638c:	8812      	ldrh	r2, [r2, #0]
 800638e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006390:	183b      	adds	r3, r7, r0
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d011      	beq.n	80063bc <HAL_SPI_TransmitReceive+0x84>
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	2382      	movs	r3, #130	; 0x82
 800639c:	005b      	lsls	r3, r3, #1
 800639e:	429a      	cmp	r2, r3
 80063a0:	d107      	bne.n	80063b2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d103      	bne.n	80063b2 <HAL_SPI_TransmitReceive+0x7a>
 80063aa:	183b      	adds	r3, r7, r0
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	2b04      	cmp	r3, #4
 80063b0:	d004      	beq.n	80063bc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80063b2:	2323      	movs	r3, #35	; 0x23
 80063b4:	18fb      	adds	r3, r7, r3
 80063b6:	2202      	movs	r2, #2
 80063b8:	701a      	strb	r2, [r3, #0]
    goto error;
 80063ba:	e17e      	b.n	80066ba <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d006      	beq.n	80063d0 <HAL_SPI_TransmitReceive+0x98>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d003      	beq.n	80063d0 <HAL_SPI_TransmitReceive+0x98>
 80063c8:	1cbb      	adds	r3, r7, #2
 80063ca:	881b      	ldrh	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d104      	bne.n	80063da <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80063d0:	2323      	movs	r3, #35	; 0x23
 80063d2:	18fb      	adds	r3, r7, r3
 80063d4:	2201      	movs	r2, #1
 80063d6:	701a      	strb	r2, [r3, #0]
    goto error;
 80063d8:	e16f      	b.n	80066ba <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	225d      	movs	r2, #93	; 0x5d
 80063de:	5c9b      	ldrb	r3, [r3, r2]
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d003      	beq.n	80063ee <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	225d      	movs	r2, #93	; 0x5d
 80063ea:	2105      	movs	r1, #5
 80063ec:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	1cba      	adds	r2, r7, #2
 80063fe:	2146      	movs	r1, #70	; 0x46
 8006400:	8812      	ldrh	r2, [r2, #0]
 8006402:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	1cba      	adds	r2, r7, #2
 8006408:	2144      	movs	r1, #68	; 0x44
 800640a:	8812      	ldrh	r2, [r2, #0]
 800640c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	1cba      	adds	r2, r7, #2
 8006418:	8812      	ldrh	r2, [r2, #0]
 800641a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	1cba      	adds	r2, r7, #2
 8006420:	8812      	ldrh	r2, [r2, #0]
 8006422:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68da      	ldr	r2, [r3, #12]
 8006434:	23e0      	movs	r3, #224	; 0xe0
 8006436:	00db      	lsls	r3, r3, #3
 8006438:	429a      	cmp	r2, r3
 800643a:	d908      	bls.n	800644e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	49a4      	ldr	r1, [pc, #656]	; (80066d8 <HAL_SPI_TransmitReceive+0x3a0>)
 8006448:	400a      	ands	r2, r1
 800644a:	605a      	str	r2, [r3, #4]
 800644c:	e008      	b.n	8006460 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2180      	movs	r1, #128	; 0x80
 800645a:	0149      	lsls	r1, r1, #5
 800645c:	430a      	orrs	r2, r1
 800645e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2240      	movs	r2, #64	; 0x40
 8006468:	4013      	ands	r3, r2
 800646a:	2b40      	cmp	r3, #64	; 0x40
 800646c:	d007      	beq.n	800647e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2140      	movs	r1, #64	; 0x40
 800647a:	430a      	orrs	r2, r1
 800647c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	23e0      	movs	r3, #224	; 0xe0
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	429a      	cmp	r2, r3
 8006488:	d800      	bhi.n	800648c <HAL_SPI_TransmitReceive+0x154>
 800648a:	e07f      	b.n	800658c <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d005      	beq.n	80064a0 <HAL_SPI_TransmitReceive+0x168>
 8006494:	2312      	movs	r3, #18
 8006496:	18fb      	adds	r3, r7, r3
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d000      	beq.n	80064a0 <HAL_SPI_TransmitReceive+0x168>
 800649e:	e069      	b.n	8006574 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a4:	881a      	ldrh	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b0:	1c9a      	adds	r2, r3, #2
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064c4:	e056      	b.n	8006574 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	2202      	movs	r2, #2
 80064ce:	4013      	ands	r3, r2
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d11b      	bne.n	800650c <HAL_SPI_TransmitReceive+0x1d4>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064d8:	b29b      	uxth	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d016      	beq.n	800650c <HAL_SPI_TransmitReceive+0x1d4>
 80064de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d113      	bne.n	800650c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e8:	881a      	ldrh	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064fe:	b29b      	uxth	r3, r3
 8006500:	3b01      	subs	r3, #1
 8006502:	b29a      	uxth	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006508:	2300      	movs	r3, #0
 800650a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	2201      	movs	r2, #1
 8006514:	4013      	ands	r3, r2
 8006516:	2b01      	cmp	r3, #1
 8006518:	d11c      	bne.n	8006554 <HAL_SPI_TransmitReceive+0x21c>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2246      	movs	r2, #70	; 0x46
 800651e:	5a9b      	ldrh	r3, [r3, r2]
 8006520:	b29b      	uxth	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d016      	beq.n	8006554 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68da      	ldr	r2, [r3, #12]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006530:	b292      	uxth	r2, r2
 8006532:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006538:	1c9a      	adds	r2, r3, #2
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2246      	movs	r2, #70	; 0x46
 8006542:	5a9b      	ldrh	r3, [r3, r2]
 8006544:	b29b      	uxth	r3, r3
 8006546:	3b01      	subs	r3, #1
 8006548:	b299      	uxth	r1, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2246      	movs	r2, #70	; 0x46
 800654e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006550:	2301      	movs	r3, #1
 8006552:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006554:	f7fb ff7a 	bl	800244c <HAL_GetTick>
 8006558:	0002      	movs	r2, r0
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006560:	429a      	cmp	r2, r3
 8006562:	d807      	bhi.n	8006574 <HAL_SPI_TransmitReceive+0x23c>
 8006564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006566:	3301      	adds	r3, #1
 8006568:	d004      	beq.n	8006574 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800656a:	2323      	movs	r3, #35	; 0x23
 800656c:	18fb      	adds	r3, r7, r3
 800656e:	2203      	movs	r2, #3
 8006570:	701a      	strb	r2, [r3, #0]
        goto error;
 8006572:	e0a2      	b.n	80066ba <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006578:	b29b      	uxth	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1a3      	bne.n	80064c6 <HAL_SPI_TransmitReceive+0x18e>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2246      	movs	r2, #70	; 0x46
 8006582:	5a9b      	ldrh	r3, [r3, r2]
 8006584:	b29b      	uxth	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d19d      	bne.n	80064c6 <HAL_SPI_TransmitReceive+0x18e>
 800658a:	e085      	b.n	8006698 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_SPI_TransmitReceive+0x268>
 8006594:	2312      	movs	r3, #18
 8006596:	18fb      	adds	r3, r7, r3
 8006598:	881b      	ldrh	r3, [r3, #0]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d000      	beq.n	80065a0 <HAL_SPI_TransmitReceive+0x268>
 800659e:	e070      	b.n	8006682 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	330c      	adds	r3, #12
 80065aa:	7812      	ldrb	r2, [r2, #0]
 80065ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b2:	1c5a      	adds	r2, r3, #1
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065c6:	e05c      	b.n	8006682 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	2202      	movs	r2, #2
 80065d0:	4013      	ands	r3, r2
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d11c      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x2d8>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065da:	b29b      	uxth	r3, r3
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d017      	beq.n	8006610 <HAL_SPI_TransmitReceive+0x2d8>
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d114      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	330c      	adds	r3, #12
 80065f0:	7812      	ldrb	r2, [r2, #0]
 80065f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f8:	1c5a      	adds	r2, r3, #1
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006602:	b29b      	uxth	r3, r3
 8006604:	3b01      	subs	r3, #1
 8006606:	b29a      	uxth	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800660c:	2300      	movs	r3, #0
 800660e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2201      	movs	r2, #1
 8006618:	4013      	ands	r3, r2
 800661a:	2b01      	cmp	r3, #1
 800661c:	d11e      	bne.n	800665c <HAL_SPI_TransmitReceive+0x324>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2246      	movs	r2, #70	; 0x46
 8006622:	5a9b      	ldrh	r3, [r3, r2]
 8006624:	b29b      	uxth	r3, r3
 8006626:	2b00      	cmp	r3, #0
 8006628:	d018      	beq.n	800665c <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	330c      	adds	r3, #12
 8006630:	001a      	movs	r2, r3
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	7812      	ldrb	r2, [r2, #0]
 8006638:	b2d2      	uxtb	r2, r2
 800663a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2246      	movs	r2, #70	; 0x46
 800664a:	5a9b      	ldrh	r3, [r3, r2]
 800664c:	b29b      	uxth	r3, r3
 800664e:	3b01      	subs	r3, #1
 8006650:	b299      	uxth	r1, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2246      	movs	r2, #70	; 0x46
 8006656:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006658:	2301      	movs	r3, #1
 800665a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800665c:	f7fb fef6 	bl	800244c <HAL_GetTick>
 8006660:	0002      	movs	r2, r0
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006668:	429a      	cmp	r2, r3
 800666a:	d802      	bhi.n	8006672 <HAL_SPI_TransmitReceive+0x33a>
 800666c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666e:	3301      	adds	r3, #1
 8006670:	d102      	bne.n	8006678 <HAL_SPI_TransmitReceive+0x340>
 8006672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006674:	2b00      	cmp	r3, #0
 8006676:	d104      	bne.n	8006682 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8006678:	2323      	movs	r3, #35	; 0x23
 800667a:	18fb      	adds	r3, r7, r3
 800667c:	2203      	movs	r2, #3
 800667e:	701a      	strb	r2, [r3, #0]
        goto error;
 8006680:	e01b      	b.n	80066ba <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006686:	b29b      	uxth	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d19d      	bne.n	80065c8 <HAL_SPI_TransmitReceive+0x290>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2246      	movs	r2, #70	; 0x46
 8006690:	5a9b      	ldrh	r3, [r3, r2]
 8006692:	b29b      	uxth	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d197      	bne.n	80065c8 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006698:	69fa      	ldr	r2, [r7, #28]
 800669a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	0018      	movs	r0, r3
 80066a0:	f000 f94c 	bl	800693c <SPI_EndRxTxTransaction>
 80066a4:	1e03      	subs	r3, r0, #0
 80066a6:	d007      	beq.n	80066b8 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80066a8:	2323      	movs	r3, #35	; 0x23
 80066aa:	18fb      	adds	r3, r7, r3
 80066ac:	2201      	movs	r2, #1
 80066ae:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2220      	movs	r2, #32
 80066b4:	661a      	str	r2, [r3, #96]	; 0x60
 80066b6:	e000      	b.n	80066ba <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80066b8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	225d      	movs	r2, #93	; 0x5d
 80066be:	2101      	movs	r1, #1
 80066c0:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	225c      	movs	r2, #92	; 0x5c
 80066c6:	2100      	movs	r1, #0
 80066c8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80066ca:	2323      	movs	r3, #35	; 0x23
 80066cc:	18fb      	adds	r3, r7, r3
 80066ce:	781b      	ldrb	r3, [r3, #0]
}
 80066d0:	0018      	movs	r0, r3
 80066d2:	46bd      	mov	sp, r7
 80066d4:	b00a      	add	sp, #40	; 0x28
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	ffffefff 	.word	0xffffefff

080066dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b088      	sub	sp, #32
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	1dfb      	adds	r3, r7, #7
 80066ea:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066ec:	f7fb feae 	bl	800244c <HAL_GetTick>
 80066f0:	0002      	movs	r2, r0
 80066f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066f4:	1a9b      	subs	r3, r3, r2
 80066f6:	683a      	ldr	r2, [r7, #0]
 80066f8:	18d3      	adds	r3, r2, r3
 80066fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066fc:	f7fb fea6 	bl	800244c <HAL_GetTick>
 8006700:	0003      	movs	r3, r0
 8006702:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006704:	4b3a      	ldr	r3, [pc, #232]	; (80067f0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	015b      	lsls	r3, r3, #5
 800670a:	0d1b      	lsrs	r3, r3, #20
 800670c:	69fa      	ldr	r2, [r7, #28]
 800670e:	4353      	muls	r3, r2
 8006710:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006712:	e058      	b.n	80067c6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	3301      	adds	r3, #1
 8006718:	d055      	beq.n	80067c6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800671a:	f7fb fe97 	bl	800244c <HAL_GetTick>
 800671e:	0002      	movs	r2, r0
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	429a      	cmp	r2, r3
 8006728:	d902      	bls.n	8006730 <SPI_WaitFlagStateUntilTimeout+0x54>
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d142      	bne.n	80067b6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	21e0      	movs	r1, #224	; 0xe0
 800673c:	438a      	bics	r2, r1
 800673e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	2382      	movs	r3, #130	; 0x82
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	429a      	cmp	r2, r3
 800674a:	d113      	bne.n	8006774 <SPI_WaitFlagStateUntilTimeout+0x98>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	689a      	ldr	r2, [r3, #8]
 8006750:	2380      	movs	r3, #128	; 0x80
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	429a      	cmp	r2, r3
 8006756:	d005      	beq.n	8006764 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	2380      	movs	r3, #128	; 0x80
 800675e:	00db      	lsls	r3, r3, #3
 8006760:	429a      	cmp	r2, r3
 8006762:	d107      	bne.n	8006774 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2140      	movs	r1, #64	; 0x40
 8006770:	438a      	bics	r2, r1
 8006772:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006778:	2380      	movs	r3, #128	; 0x80
 800677a:	019b      	lsls	r3, r3, #6
 800677c:	429a      	cmp	r2, r3
 800677e:	d110      	bne.n	80067a2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	491a      	ldr	r1, [pc, #104]	; (80067f4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800678c:	400a      	ands	r2, r1
 800678e:	601a      	str	r2, [r3, #0]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2180      	movs	r1, #128	; 0x80
 800679c:	0189      	lsls	r1, r1, #6
 800679e:	430a      	orrs	r2, r1
 80067a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	225d      	movs	r2, #93	; 0x5d
 80067a6:	2101      	movs	r1, #1
 80067a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	225c      	movs	r2, #92	; 0x5c
 80067ae:	2100      	movs	r1, #0
 80067b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e017      	b.n	80067e6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d101      	bne.n	80067c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80067bc:	2300      	movs	r3, #0
 80067be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	3b01      	subs	r3, #1
 80067c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	68ba      	ldr	r2, [r7, #8]
 80067ce:	4013      	ands	r3, r2
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	425a      	negs	r2, r3
 80067d6:	4153      	adcs	r3, r2
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	001a      	movs	r2, r3
 80067dc:	1dfb      	adds	r3, r7, #7
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d197      	bne.n	8006714 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	0018      	movs	r0, r3
 80067e8:	46bd      	mov	sp, r7
 80067ea:	b008      	add	sp, #32
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	46c0      	nop			; (mov r8, r8)
 80067f0:	20000000 	.word	0x20000000
 80067f4:	ffffdfff 	.word	0xffffdfff

080067f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08a      	sub	sp, #40	; 0x28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
 8006804:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006806:	2317      	movs	r3, #23
 8006808:	18fb      	adds	r3, r7, r3
 800680a:	2200      	movs	r2, #0
 800680c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800680e:	f7fb fe1d 	bl	800244c <HAL_GetTick>
 8006812:	0002      	movs	r2, r0
 8006814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006816:	1a9b      	subs	r3, r3, r2
 8006818:	683a      	ldr	r2, [r7, #0]
 800681a:	18d3      	adds	r3, r2, r3
 800681c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800681e:	f7fb fe15 	bl	800244c <HAL_GetTick>
 8006822:	0003      	movs	r3, r0
 8006824:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	330c      	adds	r3, #12
 800682c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800682e:	4b41      	ldr	r3, [pc, #260]	; (8006934 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	0013      	movs	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	189b      	adds	r3, r3, r2
 8006838:	00da      	lsls	r2, r3, #3
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	0d1b      	lsrs	r3, r3, #20
 800683e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006840:	4353      	muls	r3, r2
 8006842:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006844:	e068      	b.n	8006918 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	23c0      	movs	r3, #192	; 0xc0
 800684a:	00db      	lsls	r3, r3, #3
 800684c:	429a      	cmp	r2, r3
 800684e:	d10a      	bne.n	8006866 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d107      	bne.n	8006866 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	b2da      	uxtb	r2, r3
 800685c:	2117      	movs	r1, #23
 800685e:	187b      	adds	r3, r7, r1
 8006860:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006862:	187b      	adds	r3, r7, r1
 8006864:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	3301      	adds	r3, #1
 800686a:	d055      	beq.n	8006918 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800686c:	f7fb fdee 	bl	800244c <HAL_GetTick>
 8006870:	0002      	movs	r2, r0
 8006872:	6a3b      	ldr	r3, [r7, #32]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006878:	429a      	cmp	r2, r3
 800687a:	d902      	bls.n	8006882 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800687c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687e:	2b00      	cmp	r3, #0
 8006880:	d142      	bne.n	8006908 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	21e0      	movs	r1, #224	; 0xe0
 800688e:	438a      	bics	r2, r1
 8006890:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	2382      	movs	r3, #130	; 0x82
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	429a      	cmp	r2, r3
 800689c:	d113      	bne.n	80068c6 <SPI_WaitFifoStateUntilTimeout+0xce>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	689a      	ldr	r2, [r3, #8]
 80068a2:	2380      	movs	r3, #128	; 0x80
 80068a4:	021b      	lsls	r3, r3, #8
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d005      	beq.n	80068b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	689a      	ldr	r2, [r3, #8]
 80068ae:	2380      	movs	r3, #128	; 0x80
 80068b0:	00db      	lsls	r3, r3, #3
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d107      	bne.n	80068c6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2140      	movs	r1, #64	; 0x40
 80068c2:	438a      	bics	r2, r1
 80068c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068ca:	2380      	movs	r3, #128	; 0x80
 80068cc:	019b      	lsls	r3, r3, #6
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d110      	bne.n	80068f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4916      	ldr	r1, [pc, #88]	; (8006938 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80068de:	400a      	ands	r2, r1
 80068e0:	601a      	str	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2180      	movs	r1, #128	; 0x80
 80068ee:	0189      	lsls	r1, r1, #6
 80068f0:	430a      	orrs	r2, r1
 80068f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	225d      	movs	r2, #93	; 0x5d
 80068f8:	2101      	movs	r1, #1
 80068fa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	225c      	movs	r2, #92	; 0x5c
 8006900:	2100      	movs	r1, #0
 8006902:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e010      	b.n	800692a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d101      	bne.n	8006912 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	3b01      	subs	r3, #1
 8006916:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	68ba      	ldr	r2, [r7, #8]
 8006920:	4013      	ands	r3, r2
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	429a      	cmp	r2, r3
 8006926:	d18e      	bne.n	8006846 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	0018      	movs	r0, r3
 800692c:	46bd      	mov	sp, r7
 800692e:	b00a      	add	sp, #40	; 0x28
 8006930:	bd80      	pop	{r7, pc}
 8006932:	46c0      	nop			; (mov r8, r8)
 8006934:	20000000 	.word	0x20000000
 8006938:	ffffdfff 	.word	0xffffdfff

0800693c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af02      	add	r7, sp, #8
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	23c0      	movs	r3, #192	; 0xc0
 800694c:	0159      	lsls	r1, r3, #5
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	0013      	movs	r3, r2
 8006956:	2200      	movs	r2, #0
 8006958:	f7ff ff4e 	bl	80067f8 <SPI_WaitFifoStateUntilTimeout>
 800695c:	1e03      	subs	r3, r0, #0
 800695e:	d007      	beq.n	8006970 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006964:	2220      	movs	r2, #32
 8006966:	431a      	orrs	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e027      	b.n	80069c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	0013      	movs	r3, r2
 800697a:	2200      	movs	r2, #0
 800697c:	2180      	movs	r1, #128	; 0x80
 800697e:	f7ff fead 	bl	80066dc <SPI_WaitFlagStateUntilTimeout>
 8006982:	1e03      	subs	r3, r0, #0
 8006984:	d007      	beq.n	8006996 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800698a:	2220      	movs	r2, #32
 800698c:	431a      	orrs	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006992:	2303      	movs	r3, #3
 8006994:	e014      	b.n	80069c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006996:	68ba      	ldr	r2, [r7, #8]
 8006998:	23c0      	movs	r3, #192	; 0xc0
 800699a:	00d9      	lsls	r1, r3, #3
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	0013      	movs	r3, r2
 80069a4:	2200      	movs	r2, #0
 80069a6:	f7ff ff27 	bl	80067f8 <SPI_WaitFifoStateUntilTimeout>
 80069aa:	1e03      	subs	r3, r0, #0
 80069ac:	d007      	beq.n	80069be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069b2:	2220      	movs	r2, #32
 80069b4:	431a      	orrs	r2, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e000      	b.n	80069c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	0018      	movs	r0, r3
 80069c2:	46bd      	mov	sp, r7
 80069c4:	b004      	add	sp, #16
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e042      	b.n	8006a60 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	223d      	movs	r2, #61	; 0x3d
 80069de:	5c9b      	ldrb	r3, [r3, r2]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d107      	bne.n	80069f6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	223c      	movs	r2, #60	; 0x3c
 80069ea:	2100      	movs	r1, #0
 80069ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	0018      	movs	r0, r3
 80069f2:	f7fb f923 	bl	8001c3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	223d      	movs	r2, #61	; 0x3d
 80069fa:	2102      	movs	r1, #2
 80069fc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	3304      	adds	r3, #4
 8006a06:	0019      	movs	r1, r3
 8006a08:	0010      	movs	r0, r2
 8006a0a:	f000 fa65 	bl	8006ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2246      	movs	r2, #70	; 0x46
 8006a12:	2101      	movs	r1, #1
 8006a14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	223e      	movs	r2, #62	; 0x3e
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	5499      	strb	r1, [r3, r2]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	223f      	movs	r2, #63	; 0x3f
 8006a22:	2101      	movs	r1, #1
 8006a24:	5499      	strb	r1, [r3, r2]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2240      	movs	r2, #64	; 0x40
 8006a2a:	2101      	movs	r1, #1
 8006a2c:	5499      	strb	r1, [r3, r2]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2241      	movs	r2, #65	; 0x41
 8006a32:	2101      	movs	r1, #1
 8006a34:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2242      	movs	r2, #66	; 0x42
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	5499      	strb	r1, [r3, r2]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2243      	movs	r2, #67	; 0x43
 8006a42:	2101      	movs	r1, #1
 8006a44:	5499      	strb	r1, [r3, r2]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2244      	movs	r2, #68	; 0x44
 8006a4a:	2101      	movs	r1, #1
 8006a4c:	5499      	strb	r1, [r3, r2]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2245      	movs	r2, #69	; 0x45
 8006a52:	2101      	movs	r1, #1
 8006a54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	223d      	movs	r2, #61	; 0x3d
 8006a5a:	2101      	movs	r1, #1
 8006a5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	0018      	movs	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	b002      	add	sp, #8
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	223d      	movs	r2, #61	; 0x3d
 8006a74:	5c9b      	ldrb	r3, [r3, r2]
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d001      	beq.n	8006a80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e03b      	b.n	8006af8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	223d      	movs	r2, #61	; 0x3d
 8006a84:	2102      	movs	r1, #2
 8006a86:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2101      	movs	r1, #1
 8006a94:	430a      	orrs	r2, r1
 8006a96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a18      	ldr	r2, [pc, #96]	; (8006b00 <HAL_TIM_Base_Start_IT+0x98>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d00f      	beq.n	8006ac2 <HAL_TIM_Base_Start_IT+0x5a>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	2380      	movs	r3, #128	; 0x80
 8006aa8:	05db      	lsls	r3, r3, #23
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d009      	beq.n	8006ac2 <HAL_TIM_Base_Start_IT+0x5a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a14      	ldr	r2, [pc, #80]	; (8006b04 <HAL_TIM_Base_Start_IT+0x9c>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d004      	beq.n	8006ac2 <HAL_TIM_Base_Start_IT+0x5a>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a12      	ldr	r2, [pc, #72]	; (8006b08 <HAL_TIM_Base_Start_IT+0xa0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d111      	bne.n	8006ae6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	2207      	movs	r2, #7
 8006aca:	4013      	ands	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2b06      	cmp	r3, #6
 8006ad2:	d010      	beq.n	8006af6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2101      	movs	r1, #1
 8006ae0:	430a      	orrs	r2, r1
 8006ae2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ae4:	e007      	b.n	8006af6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2101      	movs	r1, #1
 8006af2:	430a      	orrs	r2, r1
 8006af4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	0018      	movs	r0, r3
 8006afa:	46bd      	mov	sp, r7
 8006afc:	b004      	add	sp, #16
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40012c00 	.word	0x40012c00
 8006b04:	40000400 	.word	0x40000400
 8006b08:	40014000 	.word	0x40014000

08006b0c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e042      	b.n	8006ba4 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	223d      	movs	r2, #61	; 0x3d
 8006b22:	5c9b      	ldrb	r3, [r3, r2]
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d107      	bne.n	8006b3a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	223c      	movs	r2, #60	; 0x3c
 8006b2e:	2100      	movs	r1, #0
 8006b30:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	0018      	movs	r0, r3
 8006b36:	f000 f839 	bl	8006bac <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	223d      	movs	r2, #61	; 0x3d
 8006b3e:	2102      	movs	r1, #2
 8006b40:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	3304      	adds	r3, #4
 8006b4a:	0019      	movs	r1, r3
 8006b4c:	0010      	movs	r0, r2
 8006b4e:	f000 f9c3 	bl	8006ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2246      	movs	r2, #70	; 0x46
 8006b56:	2101      	movs	r1, #1
 8006b58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	223e      	movs	r2, #62	; 0x3e
 8006b5e:	2101      	movs	r1, #1
 8006b60:	5499      	strb	r1, [r3, r2]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	223f      	movs	r2, #63	; 0x3f
 8006b66:	2101      	movs	r1, #1
 8006b68:	5499      	strb	r1, [r3, r2]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2240      	movs	r2, #64	; 0x40
 8006b6e:	2101      	movs	r1, #1
 8006b70:	5499      	strb	r1, [r3, r2]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2241      	movs	r2, #65	; 0x41
 8006b76:	2101      	movs	r1, #1
 8006b78:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2242      	movs	r2, #66	; 0x42
 8006b7e:	2101      	movs	r1, #1
 8006b80:	5499      	strb	r1, [r3, r2]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2243      	movs	r2, #67	; 0x43
 8006b86:	2101      	movs	r1, #1
 8006b88:	5499      	strb	r1, [r3, r2]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2244      	movs	r2, #68	; 0x44
 8006b8e:	2101      	movs	r1, #1
 8006b90:	5499      	strb	r1, [r3, r2]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2245      	movs	r2, #69	; 0x45
 8006b96:	2101      	movs	r1, #1
 8006b98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	223d      	movs	r2, #61	; 0x3d
 8006b9e:	2101      	movs	r1, #1
 8006ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	0018      	movs	r0, r3
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	b002      	add	sp, #8
 8006baa:	bd80      	pop	{r7, pc}

08006bac <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006bb4:	46c0      	nop			; (mov r8, r8)
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	b002      	add	sp, #8
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	4013      	ands	r3, r2
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d124      	bne.n	8006c1c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	2202      	movs	r2, #2
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d11d      	bne.n	8006c1c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2203      	movs	r2, #3
 8006be6:	4252      	negs	r2, r2
 8006be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	2203      	movs	r2, #3
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	d004      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	0018      	movs	r0, r3
 8006c00:	f000 f952 	bl	8006ea8 <HAL_TIM_IC_CaptureCallback>
 8006c04:	e007      	b.n	8006c16 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	0018      	movs	r0, r3
 8006c0a:	f000 f945 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	0018      	movs	r0, r3
 8006c12:	f000 f951 	bl	8006eb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	2204      	movs	r2, #4
 8006c24:	4013      	ands	r3, r2
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d125      	bne.n	8006c76 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	2204      	movs	r2, #4
 8006c32:	4013      	ands	r3, r2
 8006c34:	2b04      	cmp	r3, #4
 8006c36:	d11e      	bne.n	8006c76 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2205      	movs	r2, #5
 8006c3e:	4252      	negs	r2, r2
 8006c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2202      	movs	r2, #2
 8006c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	699a      	ldr	r2, [r3, #24]
 8006c4e:	23c0      	movs	r3, #192	; 0xc0
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4013      	ands	r3, r2
 8006c54:	d004      	beq.n	8006c60 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	0018      	movs	r0, r3
 8006c5a:	f000 f925 	bl	8006ea8 <HAL_TIM_IC_CaptureCallback>
 8006c5e:	e007      	b.n	8006c70 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	0018      	movs	r0, r3
 8006c64:	f000 f918 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	0018      	movs	r0, r3
 8006c6c:	f000 f924 	bl	8006eb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	2208      	movs	r2, #8
 8006c7e:	4013      	ands	r3, r2
 8006c80:	2b08      	cmp	r3, #8
 8006c82:	d124      	bne.n	8006cce <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	2208      	movs	r2, #8
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	d11d      	bne.n	8006cce <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2209      	movs	r2, #9
 8006c98:	4252      	negs	r2, r2
 8006c9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2204      	movs	r2, #4
 8006ca0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	2203      	movs	r2, #3
 8006caa:	4013      	ands	r3, r2
 8006cac:	d004      	beq.n	8006cb8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	0018      	movs	r0, r3
 8006cb2:	f000 f8f9 	bl	8006ea8 <HAL_TIM_IC_CaptureCallback>
 8006cb6:	e007      	b.n	8006cc8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	0018      	movs	r0, r3
 8006cbc:	f000 f8ec 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	0018      	movs	r0, r3
 8006cc4:	f000 f8f8 	bl	8006eb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2210      	movs	r2, #16
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	2b10      	cmp	r3, #16
 8006cda:	d125      	bne.n	8006d28 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	2210      	movs	r2, #16
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	2b10      	cmp	r3, #16
 8006ce8:	d11e      	bne.n	8006d28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2211      	movs	r2, #17
 8006cf0:	4252      	negs	r2, r2
 8006cf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2208      	movs	r2, #8
 8006cf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	69da      	ldr	r2, [r3, #28]
 8006d00:	23c0      	movs	r3, #192	; 0xc0
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	4013      	ands	r3, r2
 8006d06:	d004      	beq.n	8006d12 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	0018      	movs	r0, r3
 8006d0c:	f000 f8cc 	bl	8006ea8 <HAL_TIM_IC_CaptureCallback>
 8006d10:	e007      	b.n	8006d22 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	0018      	movs	r0, r3
 8006d16:	f000 f8bf 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	0018      	movs	r0, r3
 8006d1e:	f000 f8cb 	bl	8006eb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	4013      	ands	r3, r2
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d10f      	bne.n	8006d56 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	4013      	ands	r3, r2
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d108      	bne.n	8006d56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2202      	movs	r2, #2
 8006d4a:	4252      	negs	r2, r2
 8006d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	0018      	movs	r0, r3
 8006d52:	f7f9 fd43 	bl	80007dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	2280      	movs	r2, #128	; 0x80
 8006d5e:	4013      	ands	r3, r2
 8006d60:	2b80      	cmp	r3, #128	; 0x80
 8006d62:	d10f      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	2280      	movs	r2, #128	; 0x80
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	2b80      	cmp	r3, #128	; 0x80
 8006d70:	d108      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2281      	movs	r2, #129	; 0x81
 8006d78:	4252      	negs	r2, r2
 8006d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	0018      	movs	r0, r3
 8006d80:	f000 fb2e 	bl	80073e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	2240      	movs	r2, #64	; 0x40
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	2b40      	cmp	r3, #64	; 0x40
 8006d90:	d10f      	bne.n	8006db2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	2240      	movs	r2, #64	; 0x40
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	2b40      	cmp	r3, #64	; 0x40
 8006d9e:	d108      	bne.n	8006db2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2241      	movs	r2, #65	; 0x41
 8006da6:	4252      	negs	r2, r2
 8006da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	0018      	movs	r0, r3
 8006dae:	f000 f88b 	bl	8006ec8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	2220      	movs	r2, #32
 8006dba:	4013      	ands	r3, r2
 8006dbc:	2b20      	cmp	r3, #32
 8006dbe:	d10f      	bne.n	8006de0 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	4013      	ands	r3, r2
 8006dca:	2b20      	cmp	r3, #32
 8006dcc:	d108      	bne.n	8006de0 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2221      	movs	r2, #33	; 0x21
 8006dd4:	4252      	negs	r2, r2
 8006dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	0018      	movs	r0, r3
 8006ddc:	f000 faf8 	bl	80073d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006de0:	46c0      	nop			; (mov r8, r8)
 8006de2:	46bd      	mov	sp, r7
 8006de4:	b002      	add	sp, #8
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006df4:	2317      	movs	r3, #23
 8006df6:	18fb      	adds	r3, r7, r3
 8006df8:	2200      	movs	r2, #0
 8006dfa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	223c      	movs	r2, #60	; 0x3c
 8006e00:	5c9b      	ldrb	r3, [r3, r2]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d101      	bne.n	8006e0a <HAL_TIM_OC_ConfigChannel+0x22>
 8006e06:	2302      	movs	r3, #2
 8006e08:	e042      	b.n	8006e90 <HAL_TIM_OC_ConfigChannel+0xa8>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	223c      	movs	r2, #60	; 0x3c
 8006e0e:	2101      	movs	r1, #1
 8006e10:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2b0c      	cmp	r3, #12
 8006e16:	d027      	beq.n	8006e68 <HAL_TIM_OC_ConfigChannel+0x80>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2b0c      	cmp	r3, #12
 8006e1c:	d82c      	bhi.n	8006e78 <HAL_TIM_OC_ConfigChannel+0x90>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2b08      	cmp	r3, #8
 8006e22:	d019      	beq.n	8006e58 <HAL_TIM_OC_ConfigChannel+0x70>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b08      	cmp	r3, #8
 8006e28:	d826      	bhi.n	8006e78 <HAL_TIM_OC_ConfigChannel+0x90>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d003      	beq.n	8006e38 <HAL_TIM_OC_ConfigChannel+0x50>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b04      	cmp	r3, #4
 8006e34:	d008      	beq.n	8006e48 <HAL_TIM_OC_ConfigChannel+0x60>
 8006e36:	e01f      	b.n	8006e78 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	0011      	movs	r1, r2
 8006e40:	0018      	movs	r0, r3
 8006e42:	f000 f8c9 	bl	8006fd8 <TIM_OC1_SetConfig>
      break;
 8006e46:	e01c      	b.n	8006e82 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68ba      	ldr	r2, [r7, #8]
 8006e4e:	0011      	movs	r1, r2
 8006e50:	0018      	movs	r0, r3
 8006e52:	f000 f949 	bl	80070e8 <TIM_OC2_SetConfig>
      break;
 8006e56:	e014      	b.n	8006e82 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	0011      	movs	r1, r2
 8006e60:	0018      	movs	r0, r3
 8006e62:	f000 f9c5 	bl	80071f0 <TIM_OC3_SetConfig>
      break;
 8006e66:	e00c      	b.n	8006e82 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	0011      	movs	r1, r2
 8006e70:	0018      	movs	r0, r3
 8006e72:	f000 fa43 	bl	80072fc <TIM_OC4_SetConfig>
      break;
 8006e76:	e004      	b.n	8006e82 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8006e78:	2317      	movs	r3, #23
 8006e7a:	18fb      	adds	r3, r7, r3
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	701a      	strb	r2, [r3, #0]
      break;
 8006e80:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	223c      	movs	r2, #60	; 0x3c
 8006e86:	2100      	movs	r1, #0
 8006e88:	5499      	strb	r1, [r3, r2]

  return status;
 8006e8a:	2317      	movs	r3, #23
 8006e8c:	18fb      	adds	r3, r7, r3
 8006e8e:	781b      	ldrb	r3, [r3, #0]
}
 8006e90:	0018      	movs	r0, r3
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b006      	add	sp, #24
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ea0:	46c0      	nop			; (mov r8, r8)
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b002      	add	sp, #8
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006eb0:	46c0      	nop			; (mov r8, r8)
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	b002      	add	sp, #8
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ec0:	46c0      	nop			; (mov r8, r8)
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	b002      	add	sp, #8
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ed0:	46c0      	nop			; (mov r8, r8)
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	b002      	add	sp, #8
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a34      	ldr	r2, [pc, #208]	; (8006fbc <TIM_Base_SetConfig+0xe4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d008      	beq.n	8006f02 <TIM_Base_SetConfig+0x2a>
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	2380      	movs	r3, #128	; 0x80
 8006ef4:	05db      	lsls	r3, r3, #23
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d003      	beq.n	8006f02 <TIM_Base_SetConfig+0x2a>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a30      	ldr	r2, [pc, #192]	; (8006fc0 <TIM_Base_SetConfig+0xe8>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d108      	bne.n	8006f14 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2270      	movs	r2, #112	; 0x70
 8006f06:	4393      	bics	r3, r2
 8006f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a29      	ldr	r2, [pc, #164]	; (8006fbc <TIM_Base_SetConfig+0xe4>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d018      	beq.n	8006f4e <TIM_Base_SetConfig+0x76>
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	2380      	movs	r3, #128	; 0x80
 8006f20:	05db      	lsls	r3, r3, #23
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d013      	beq.n	8006f4e <TIM_Base_SetConfig+0x76>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a25      	ldr	r2, [pc, #148]	; (8006fc0 <TIM_Base_SetConfig+0xe8>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d00f      	beq.n	8006f4e <TIM_Base_SetConfig+0x76>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a24      	ldr	r2, [pc, #144]	; (8006fc4 <TIM_Base_SetConfig+0xec>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d00b      	beq.n	8006f4e <TIM_Base_SetConfig+0x76>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a23      	ldr	r2, [pc, #140]	; (8006fc8 <TIM_Base_SetConfig+0xf0>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d007      	beq.n	8006f4e <TIM_Base_SetConfig+0x76>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a22      	ldr	r2, [pc, #136]	; (8006fcc <TIM_Base_SetConfig+0xf4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d003      	beq.n	8006f4e <TIM_Base_SetConfig+0x76>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a21      	ldr	r2, [pc, #132]	; (8006fd0 <TIM_Base_SetConfig+0xf8>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d108      	bne.n	8006f60 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	4a20      	ldr	r2, [pc, #128]	; (8006fd4 <TIM_Base_SetConfig+0xfc>)
 8006f52:	4013      	ands	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2280      	movs	r2, #128	; 0x80
 8006f64:	4393      	bics	r3, r2
 8006f66:	001a      	movs	r2, r3
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	695b      	ldr	r3, [r3, #20]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	4a0c      	ldr	r2, [pc, #48]	; (8006fbc <TIM_Base_SetConfig+0xe4>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d00b      	beq.n	8006fa6 <TIM_Base_SetConfig+0xce>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a0d      	ldr	r2, [pc, #52]	; (8006fc8 <TIM_Base_SetConfig+0xf0>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d007      	beq.n	8006fa6 <TIM_Base_SetConfig+0xce>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a0c      	ldr	r2, [pc, #48]	; (8006fcc <TIM_Base_SetConfig+0xf4>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d003      	beq.n	8006fa6 <TIM_Base_SetConfig+0xce>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a0b      	ldr	r2, [pc, #44]	; (8006fd0 <TIM_Base_SetConfig+0xf8>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d103      	bne.n	8006fae <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	691a      	ldr	r2, [r3, #16]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	615a      	str	r2, [r3, #20]
}
 8006fb4:	46c0      	nop			; (mov r8, r8)
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	b004      	add	sp, #16
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	40012c00 	.word	0x40012c00
 8006fc0:	40000400 	.word	0x40000400
 8006fc4:	40002000 	.word	0x40002000
 8006fc8:	40014000 	.word	0x40014000
 8006fcc:	40014400 	.word	0x40014400
 8006fd0:	40014800 	.word	0x40014800
 8006fd4:	fffffcff 	.word	0xfffffcff

08006fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	4393      	bics	r3, r2
 8006fea:	001a      	movs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2270      	movs	r2, #112	; 0x70
 8007006:	4393      	bics	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2203      	movs	r2, #3
 800700e:	4393      	bics	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	4313      	orrs	r3, r2
 800701a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	2202      	movs	r2, #2
 8007020:	4393      	bics	r3, r2
 8007022:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	697a      	ldr	r2, [r7, #20]
 800702a:	4313      	orrs	r3, r2
 800702c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a27      	ldr	r2, [pc, #156]	; (80070d0 <TIM_OC1_SetConfig+0xf8>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d00b      	beq.n	800704e <TIM_OC1_SetConfig+0x76>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a26      	ldr	r2, [pc, #152]	; (80070d4 <TIM_OC1_SetConfig+0xfc>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d007      	beq.n	800704e <TIM_OC1_SetConfig+0x76>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a25      	ldr	r2, [pc, #148]	; (80070d8 <TIM_OC1_SetConfig+0x100>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d003      	beq.n	800704e <TIM_OC1_SetConfig+0x76>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a24      	ldr	r2, [pc, #144]	; (80070dc <TIM_OC1_SetConfig+0x104>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d10c      	bne.n	8007068 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	2208      	movs	r2, #8
 8007052:	4393      	bics	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	697a      	ldr	r2, [r7, #20]
 800705c:	4313      	orrs	r3, r2
 800705e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	2204      	movs	r2, #4
 8007064:	4393      	bics	r3, r2
 8007066:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a19      	ldr	r2, [pc, #100]	; (80070d0 <TIM_OC1_SetConfig+0xf8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d00b      	beq.n	8007088 <TIM_OC1_SetConfig+0xb0>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a18      	ldr	r2, [pc, #96]	; (80070d4 <TIM_OC1_SetConfig+0xfc>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d007      	beq.n	8007088 <TIM_OC1_SetConfig+0xb0>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a17      	ldr	r2, [pc, #92]	; (80070d8 <TIM_OC1_SetConfig+0x100>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d003      	beq.n	8007088 <TIM_OC1_SetConfig+0xb0>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a16      	ldr	r2, [pc, #88]	; (80070dc <TIM_OC1_SetConfig+0x104>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d111      	bne.n	80070ac <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	4a15      	ldr	r2, [pc, #84]	; (80070e0 <TIM_OC1_SetConfig+0x108>)
 800708c:	4013      	ands	r3, r2
 800708e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	4a14      	ldr	r2, [pc, #80]	; (80070e4 <TIM_OC1_SetConfig+0x10c>)
 8007094:	4013      	ands	r3, r2
 8007096:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	695b      	ldr	r3, [r3, #20]
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	693a      	ldr	r2, [r7, #16]
 80070b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	685a      	ldr	r2, [r3, #4]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	621a      	str	r2, [r3, #32]
}
 80070c6:	46c0      	nop			; (mov r8, r8)
 80070c8:	46bd      	mov	sp, r7
 80070ca:	b006      	add	sp, #24
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	46c0      	nop			; (mov r8, r8)
 80070d0:	40012c00 	.word	0x40012c00
 80070d4:	40014000 	.word	0x40014000
 80070d8:	40014400 	.word	0x40014400
 80070dc:	40014800 	.word	0x40014800
 80070e0:	fffffeff 	.word	0xfffffeff
 80070e4:	fffffdff 	.word	0xfffffdff

080070e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b086      	sub	sp, #24
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	2210      	movs	r2, #16
 80070f8:	4393      	bics	r3, r2
 80070fa:	001a      	movs	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	699b      	ldr	r3, [r3, #24]
 8007110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	4a2e      	ldr	r2, [pc, #184]	; (80071d0 <TIM_OC2_SetConfig+0xe8>)
 8007116:	4013      	ands	r3, r2
 8007118:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	4a2d      	ldr	r2, [pc, #180]	; (80071d4 <TIM_OC2_SetConfig+0xec>)
 800711e:	4013      	ands	r3, r2
 8007120:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	021b      	lsls	r3, r3, #8
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	4313      	orrs	r3, r2
 800712c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	2220      	movs	r2, #32
 8007132:	4393      	bics	r3, r2
 8007134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	011b      	lsls	r3, r3, #4
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4313      	orrs	r3, r2
 8007140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a24      	ldr	r2, [pc, #144]	; (80071d8 <TIM_OC2_SetConfig+0xf0>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d10d      	bne.n	8007166 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	2280      	movs	r2, #128	; 0x80
 800714e:	4393      	bics	r3, r2
 8007150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	011b      	lsls	r3, r3, #4
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	4313      	orrs	r3, r2
 800715c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2240      	movs	r2, #64	; 0x40
 8007162:	4393      	bics	r3, r2
 8007164:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a1b      	ldr	r2, [pc, #108]	; (80071d8 <TIM_OC2_SetConfig+0xf0>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d00b      	beq.n	8007186 <TIM_OC2_SetConfig+0x9e>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a1a      	ldr	r2, [pc, #104]	; (80071dc <TIM_OC2_SetConfig+0xf4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d007      	beq.n	8007186 <TIM_OC2_SetConfig+0x9e>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a19      	ldr	r2, [pc, #100]	; (80071e0 <TIM_OC2_SetConfig+0xf8>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d003      	beq.n	8007186 <TIM_OC2_SetConfig+0x9e>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a18      	ldr	r2, [pc, #96]	; (80071e4 <TIM_OC2_SetConfig+0xfc>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d113      	bne.n	80071ae <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	4a17      	ldr	r2, [pc, #92]	; (80071e8 <TIM_OC2_SetConfig+0x100>)
 800718a:	4013      	ands	r3, r2
 800718c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	4a16      	ldr	r2, [pc, #88]	; (80071ec <TIM_OC2_SetConfig+0x104>)
 8007192:	4013      	ands	r3, r2
 8007194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	009b      	lsls	r3, r3, #2
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4313      	orrs	r3, r2
 80071a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	693a      	ldr	r2, [r7, #16]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	621a      	str	r2, [r3, #32]
}
 80071c8:	46c0      	nop			; (mov r8, r8)
 80071ca:	46bd      	mov	sp, r7
 80071cc:	b006      	add	sp, #24
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	ffff8fff 	.word	0xffff8fff
 80071d4:	fffffcff 	.word	0xfffffcff
 80071d8:	40012c00 	.word	0x40012c00
 80071dc:	40014000 	.word	0x40014000
 80071e0:	40014400 	.word	0x40014400
 80071e4:	40014800 	.word	0x40014800
 80071e8:	fffffbff 	.word	0xfffffbff
 80071ec:	fffff7ff 	.word	0xfffff7ff

080071f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a1b      	ldr	r3, [r3, #32]
 80071fe:	4a35      	ldr	r2, [pc, #212]	; (80072d4 <TIM_OC3_SetConfig+0xe4>)
 8007200:	401a      	ands	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2270      	movs	r2, #112	; 0x70
 800721c:	4393      	bics	r3, r2
 800721e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2203      	movs	r2, #3
 8007224:	4393      	bics	r3, r2
 8007226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	4a28      	ldr	r2, [pc, #160]	; (80072d8 <TIM_OC3_SetConfig+0xe8>)
 8007236:	4013      	ands	r3, r2
 8007238:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	4313      	orrs	r3, r2
 8007244:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a24      	ldr	r2, [pc, #144]	; (80072dc <TIM_OC3_SetConfig+0xec>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d10d      	bne.n	800726a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	4a23      	ldr	r2, [pc, #140]	; (80072e0 <TIM_OC3_SetConfig+0xf0>)
 8007252:	4013      	ands	r3, r2
 8007254:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	021b      	lsls	r3, r3, #8
 800725c:	697a      	ldr	r2, [r7, #20]
 800725e:	4313      	orrs	r3, r2
 8007260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	4a1f      	ldr	r2, [pc, #124]	; (80072e4 <TIM_OC3_SetConfig+0xf4>)
 8007266:	4013      	ands	r3, r2
 8007268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a1b      	ldr	r2, [pc, #108]	; (80072dc <TIM_OC3_SetConfig+0xec>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d00b      	beq.n	800728a <TIM_OC3_SetConfig+0x9a>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a1c      	ldr	r2, [pc, #112]	; (80072e8 <TIM_OC3_SetConfig+0xf8>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d007      	beq.n	800728a <TIM_OC3_SetConfig+0x9a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a1b      	ldr	r2, [pc, #108]	; (80072ec <TIM_OC3_SetConfig+0xfc>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d003      	beq.n	800728a <TIM_OC3_SetConfig+0x9a>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a1a      	ldr	r2, [pc, #104]	; (80072f0 <TIM_OC3_SetConfig+0x100>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d113      	bne.n	80072b2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	4a19      	ldr	r2, [pc, #100]	; (80072f4 <TIM_OC3_SetConfig+0x104>)
 800728e:	4013      	ands	r3, r2
 8007290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	4a18      	ldr	r2, [pc, #96]	; (80072f8 <TIM_OC3_SetConfig+0x108>)
 8007296:	4013      	ands	r3, r2
 8007298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	011b      	lsls	r3, r3, #4
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	621a      	str	r2, [r3, #32]
}
 80072cc:	46c0      	nop			; (mov r8, r8)
 80072ce:	46bd      	mov	sp, r7
 80072d0:	b006      	add	sp, #24
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	fffffeff 	.word	0xfffffeff
 80072d8:	fffffdff 	.word	0xfffffdff
 80072dc:	40012c00 	.word	0x40012c00
 80072e0:	fffff7ff 	.word	0xfffff7ff
 80072e4:	fffffbff 	.word	0xfffffbff
 80072e8:	40014000 	.word	0x40014000
 80072ec:	40014400 	.word	0x40014400
 80072f0:	40014800 	.word	0x40014800
 80072f4:	ffffefff 	.word	0xffffefff
 80072f8:	ffffdfff 	.word	0xffffdfff

080072fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	4a28      	ldr	r2, [pc, #160]	; (80073ac <TIM_OC4_SetConfig+0xb0>)
 800730c:	401a      	ands	r2, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a1b      	ldr	r3, [r3, #32]
 8007316:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	69db      	ldr	r3, [r3, #28]
 8007322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4a22      	ldr	r2, [pc, #136]	; (80073b0 <TIM_OC4_SetConfig+0xb4>)
 8007328:	4013      	ands	r3, r2
 800732a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4a21      	ldr	r2, [pc, #132]	; (80073b4 <TIM_OC4_SetConfig+0xb8>)
 8007330:	4013      	ands	r3, r2
 8007332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	021b      	lsls	r3, r3, #8
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	4313      	orrs	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	4a1d      	ldr	r2, [pc, #116]	; (80073b8 <TIM_OC4_SetConfig+0xbc>)
 8007344:	4013      	ands	r3, r2
 8007346:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	031b      	lsls	r3, r3, #12
 800734e:	693a      	ldr	r2, [r7, #16]
 8007350:	4313      	orrs	r3, r2
 8007352:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a19      	ldr	r2, [pc, #100]	; (80073bc <TIM_OC4_SetConfig+0xc0>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d00b      	beq.n	8007374 <TIM_OC4_SetConfig+0x78>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a18      	ldr	r2, [pc, #96]	; (80073c0 <TIM_OC4_SetConfig+0xc4>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d007      	beq.n	8007374 <TIM_OC4_SetConfig+0x78>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a17      	ldr	r2, [pc, #92]	; (80073c4 <TIM_OC4_SetConfig+0xc8>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d003      	beq.n	8007374 <TIM_OC4_SetConfig+0x78>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a16      	ldr	r2, [pc, #88]	; (80073c8 <TIM_OC4_SetConfig+0xcc>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d109      	bne.n	8007388 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	4a15      	ldr	r2, [pc, #84]	; (80073cc <TIM_OC4_SetConfig+0xd0>)
 8007378:	4013      	ands	r3, r2
 800737a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	019b      	lsls	r3, r3, #6
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	4313      	orrs	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	621a      	str	r2, [r3, #32]
}
 80073a2:	46c0      	nop			; (mov r8, r8)
 80073a4:	46bd      	mov	sp, r7
 80073a6:	b006      	add	sp, #24
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	46c0      	nop			; (mov r8, r8)
 80073ac:	ffffefff 	.word	0xffffefff
 80073b0:	ffff8fff 	.word	0xffff8fff
 80073b4:	fffffcff 	.word	0xfffffcff
 80073b8:	ffffdfff 	.word	0xffffdfff
 80073bc:	40012c00 	.word	0x40012c00
 80073c0:	40014000 	.word	0x40014000
 80073c4:	40014400 	.word	0x40014400
 80073c8:	40014800 	.word	0x40014800
 80073cc:	ffffbfff 	.word	0xffffbfff

080073d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073d8:	46c0      	nop			; (mov r8, r8)
 80073da:	46bd      	mov	sp, r7
 80073dc:	b002      	add	sp, #8
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073e8:	46c0      	nop			; (mov r8, r8)
 80073ea:	46bd      	mov	sp, r7
 80073ec:	b002      	add	sp, #8
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d101      	bne.n	8007402 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e044      	b.n	800748c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007406:	2b00      	cmp	r3, #0
 8007408:	d107      	bne.n	800741a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2274      	movs	r2, #116	; 0x74
 800740e:	2100      	movs	r1, #0
 8007410:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	0018      	movs	r0, r3
 8007416:	f7fa fc39 	bl	8001c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2224      	movs	r2, #36	; 0x24
 800741e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2101      	movs	r1, #1
 800742c:	438a      	bics	r2, r1
 800742e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	0018      	movs	r0, r3
 8007434:	f000 fb24 	bl	8007a80 <UART_SetConfig>
 8007438:	0003      	movs	r3, r0
 800743a:	2b01      	cmp	r3, #1
 800743c:	d101      	bne.n	8007442 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e024      	b.n	800748c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	d003      	beq.n	8007452 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	0018      	movs	r0, r3
 800744e:	f000 fc9f 	bl	8007d90 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685a      	ldr	r2, [r3, #4]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	490d      	ldr	r1, [pc, #52]	; (8007494 <HAL_UART_Init+0xa4>)
 800745e:	400a      	ands	r2, r1
 8007460:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	212a      	movs	r1, #42	; 0x2a
 800746e:	438a      	bics	r2, r1
 8007470:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	2101      	movs	r1, #1
 800747e:	430a      	orrs	r2, r1
 8007480:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	0018      	movs	r0, r3
 8007486:	f000 fd37 	bl	8007ef8 <UART_CheckIdleState>
 800748a:	0003      	movs	r3, r0
}
 800748c:	0018      	movs	r0, r3
 800748e:	46bd      	mov	sp, r7
 8007490:	b002      	add	sp, #8
 8007492:	bd80      	pop	{r7, pc}
 8007494:	ffffb7ff 	.word	0xffffb7ff

08007498 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007498:	b590      	push	{r4, r7, lr}
 800749a:	b0ab      	sub	sp, #172	; 0xac
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	69db      	ldr	r3, [r3, #28]
 80074a6:	22a4      	movs	r2, #164	; 0xa4
 80074a8:	18b9      	adds	r1, r7, r2
 80074aa:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	20a0      	movs	r0, #160	; 0xa0
 80074b4:	1839      	adds	r1, r7, r0
 80074b6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	219c      	movs	r1, #156	; 0x9c
 80074c0:	1879      	adds	r1, r7, r1
 80074c2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074c4:	0011      	movs	r1, r2
 80074c6:	18bb      	adds	r3, r7, r2
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a99      	ldr	r2, [pc, #612]	; (8007730 <HAL_UART_IRQHandler+0x298>)
 80074cc:	4013      	ands	r3, r2
 80074ce:	2298      	movs	r2, #152	; 0x98
 80074d0:	18bc      	adds	r4, r7, r2
 80074d2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80074d4:	18bb      	adds	r3, r7, r2
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d114      	bne.n	8007506 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80074dc:	187b      	adds	r3, r7, r1
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2220      	movs	r2, #32
 80074e2:	4013      	ands	r3, r2
 80074e4:	d00f      	beq.n	8007506 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80074e6:	183b      	adds	r3, r7, r0
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2220      	movs	r2, #32
 80074ec:	4013      	ands	r3, r2
 80074ee:	d00a      	beq.n	8007506 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d100      	bne.n	80074fa <HAL_UART_IRQHandler+0x62>
 80074f8:	e296      	b.n	8007a28 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	0010      	movs	r0, r2
 8007502:	4798      	blx	r3
      }
      return;
 8007504:	e290      	b.n	8007a28 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007506:	2398      	movs	r3, #152	; 0x98
 8007508:	18fb      	adds	r3, r7, r3
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d100      	bne.n	8007512 <HAL_UART_IRQHandler+0x7a>
 8007510:	e114      	b.n	800773c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007512:	239c      	movs	r3, #156	; 0x9c
 8007514:	18fb      	adds	r3, r7, r3
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2201      	movs	r2, #1
 800751a:	4013      	ands	r3, r2
 800751c:	d106      	bne.n	800752c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800751e:	23a0      	movs	r3, #160	; 0xa0
 8007520:	18fb      	adds	r3, r7, r3
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a83      	ldr	r2, [pc, #524]	; (8007734 <HAL_UART_IRQHandler+0x29c>)
 8007526:	4013      	ands	r3, r2
 8007528:	d100      	bne.n	800752c <HAL_UART_IRQHandler+0x94>
 800752a:	e107      	b.n	800773c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800752c:	23a4      	movs	r3, #164	; 0xa4
 800752e:	18fb      	adds	r3, r7, r3
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2201      	movs	r2, #1
 8007534:	4013      	ands	r3, r2
 8007536:	d012      	beq.n	800755e <HAL_UART_IRQHandler+0xc6>
 8007538:	23a0      	movs	r3, #160	; 0xa0
 800753a:	18fb      	adds	r3, r7, r3
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	2380      	movs	r3, #128	; 0x80
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	4013      	ands	r3, r2
 8007544:	d00b      	beq.n	800755e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2201      	movs	r2, #1
 800754c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2280      	movs	r2, #128	; 0x80
 8007552:	589b      	ldr	r3, [r3, r2]
 8007554:	2201      	movs	r2, #1
 8007556:	431a      	orrs	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2180      	movs	r1, #128	; 0x80
 800755c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800755e:	23a4      	movs	r3, #164	; 0xa4
 8007560:	18fb      	adds	r3, r7, r3
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2202      	movs	r2, #2
 8007566:	4013      	ands	r3, r2
 8007568:	d011      	beq.n	800758e <HAL_UART_IRQHandler+0xf6>
 800756a:	239c      	movs	r3, #156	; 0x9c
 800756c:	18fb      	adds	r3, r7, r3
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2201      	movs	r2, #1
 8007572:	4013      	ands	r3, r2
 8007574:	d00b      	beq.n	800758e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2202      	movs	r2, #2
 800757c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2280      	movs	r2, #128	; 0x80
 8007582:	589b      	ldr	r3, [r3, r2]
 8007584:	2204      	movs	r2, #4
 8007586:	431a      	orrs	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2180      	movs	r1, #128	; 0x80
 800758c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800758e:	23a4      	movs	r3, #164	; 0xa4
 8007590:	18fb      	adds	r3, r7, r3
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2204      	movs	r2, #4
 8007596:	4013      	ands	r3, r2
 8007598:	d011      	beq.n	80075be <HAL_UART_IRQHandler+0x126>
 800759a:	239c      	movs	r3, #156	; 0x9c
 800759c:	18fb      	adds	r3, r7, r3
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2201      	movs	r2, #1
 80075a2:	4013      	ands	r3, r2
 80075a4:	d00b      	beq.n	80075be <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2204      	movs	r2, #4
 80075ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2280      	movs	r2, #128	; 0x80
 80075b2:	589b      	ldr	r3, [r3, r2]
 80075b4:	2202      	movs	r2, #2
 80075b6:	431a      	orrs	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2180      	movs	r1, #128	; 0x80
 80075bc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075be:	23a4      	movs	r3, #164	; 0xa4
 80075c0:	18fb      	adds	r3, r7, r3
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2208      	movs	r2, #8
 80075c6:	4013      	ands	r3, r2
 80075c8:	d017      	beq.n	80075fa <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80075ca:	23a0      	movs	r3, #160	; 0xa0
 80075cc:	18fb      	adds	r3, r7, r3
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2220      	movs	r2, #32
 80075d2:	4013      	ands	r3, r2
 80075d4:	d105      	bne.n	80075e2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80075d6:	239c      	movs	r3, #156	; 0x9c
 80075d8:	18fb      	adds	r3, r7, r3
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	2201      	movs	r2, #1
 80075de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80075e0:	d00b      	beq.n	80075fa <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	2208      	movs	r2, #8
 80075e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2280      	movs	r2, #128	; 0x80
 80075ee:	589b      	ldr	r3, [r3, r2]
 80075f0:	2208      	movs	r2, #8
 80075f2:	431a      	orrs	r2, r3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2180      	movs	r1, #128	; 0x80
 80075f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80075fa:	23a4      	movs	r3, #164	; 0xa4
 80075fc:	18fb      	adds	r3, r7, r3
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	2380      	movs	r3, #128	; 0x80
 8007602:	011b      	lsls	r3, r3, #4
 8007604:	4013      	ands	r3, r2
 8007606:	d013      	beq.n	8007630 <HAL_UART_IRQHandler+0x198>
 8007608:	23a0      	movs	r3, #160	; 0xa0
 800760a:	18fb      	adds	r3, r7, r3
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	2380      	movs	r3, #128	; 0x80
 8007610:	04db      	lsls	r3, r3, #19
 8007612:	4013      	ands	r3, r2
 8007614:	d00c      	beq.n	8007630 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2280      	movs	r2, #128	; 0x80
 800761c:	0112      	lsls	r2, r2, #4
 800761e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2280      	movs	r2, #128	; 0x80
 8007624:	589b      	ldr	r3, [r3, r2]
 8007626:	2220      	movs	r2, #32
 8007628:	431a      	orrs	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2180      	movs	r1, #128	; 0x80
 800762e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2280      	movs	r2, #128	; 0x80
 8007634:	589b      	ldr	r3, [r3, r2]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d100      	bne.n	800763c <HAL_UART_IRQHandler+0x1a4>
 800763a:	e1f7      	b.n	8007a2c <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800763c:	23a4      	movs	r3, #164	; 0xa4
 800763e:	18fb      	adds	r3, r7, r3
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2220      	movs	r2, #32
 8007644:	4013      	ands	r3, r2
 8007646:	d00e      	beq.n	8007666 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007648:	23a0      	movs	r3, #160	; 0xa0
 800764a:	18fb      	adds	r3, r7, r3
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2220      	movs	r2, #32
 8007650:	4013      	ands	r3, r2
 8007652:	d008      	beq.n	8007666 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007658:	2b00      	cmp	r3, #0
 800765a:	d004      	beq.n	8007666 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	0010      	movs	r0, r2
 8007664:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2280      	movs	r2, #128	; 0x80
 800766a:	589b      	ldr	r3, [r3, r2]
 800766c:	2194      	movs	r1, #148	; 0x94
 800766e:	187a      	adds	r2, r7, r1
 8007670:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	2240      	movs	r2, #64	; 0x40
 800767a:	4013      	ands	r3, r2
 800767c:	2b40      	cmp	r3, #64	; 0x40
 800767e:	d004      	beq.n	800768a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007680:	187b      	adds	r3, r7, r1
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2228      	movs	r2, #40	; 0x28
 8007686:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007688:	d047      	beq.n	800771a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	0018      	movs	r0, r3
 800768e:	f000 fd3f 	bl	8008110 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	2240      	movs	r2, #64	; 0x40
 800769a:	4013      	ands	r3, r2
 800769c:	2b40      	cmp	r3, #64	; 0x40
 800769e:	d137      	bne.n	8007710 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076a0:	f3ef 8310 	mrs	r3, PRIMASK
 80076a4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80076a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076a8:	2090      	movs	r0, #144	; 0x90
 80076aa:	183a      	adds	r2, r7, r0
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	2301      	movs	r3, #1
 80076b0:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076b4:	f383 8810 	msr	PRIMASK, r3
}
 80076b8:	46c0      	nop			; (mov r8, r8)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	689a      	ldr	r2, [r3, #8]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2140      	movs	r1, #64	; 0x40
 80076c6:	438a      	bics	r2, r1
 80076c8:	609a      	str	r2, [r3, #8]
 80076ca:	183b      	adds	r3, r7, r0
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80076d2:	f383 8810 	msr	PRIMASK, r3
}
 80076d6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d012      	beq.n	8007706 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e4:	4a14      	ldr	r2, [pc, #80]	; (8007738 <HAL_UART_IRQHandler+0x2a0>)
 80076e6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ec:	0018      	movs	r0, r3
 80076ee:	f7fb fc87 	bl	8003000 <HAL_DMA_Abort_IT>
 80076f2:	1e03      	subs	r3, r0, #0
 80076f4:	d01a      	beq.n	800772c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007700:	0018      	movs	r0, r3
 8007702:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007704:	e012      	b.n	800772c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	0018      	movs	r0, r3
 800770a:	f000 f9a5 	bl	8007a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770e:	e00d      	b.n	800772c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	0018      	movs	r0, r3
 8007714:	f000 f9a0 	bl	8007a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007718:	e008      	b.n	800772c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	0018      	movs	r0, r3
 800771e:	f000 f99b 	bl	8007a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2280      	movs	r2, #128	; 0x80
 8007726:	2100      	movs	r1, #0
 8007728:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800772a:	e17f      	b.n	8007a2c <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772c:	46c0      	nop			; (mov r8, r8)
    return;
 800772e:	e17d      	b.n	8007a2c <HAL_UART_IRQHandler+0x594>
 8007730:	0000080f 	.word	0x0000080f
 8007734:	04000120 	.word	0x04000120
 8007738:	080081d5 	.word	0x080081d5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007740:	2b01      	cmp	r3, #1
 8007742:	d000      	beq.n	8007746 <HAL_UART_IRQHandler+0x2ae>
 8007744:	e131      	b.n	80079aa <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007746:	23a4      	movs	r3, #164	; 0xa4
 8007748:	18fb      	adds	r3, r7, r3
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2210      	movs	r2, #16
 800774e:	4013      	ands	r3, r2
 8007750:	d100      	bne.n	8007754 <HAL_UART_IRQHandler+0x2bc>
 8007752:	e12a      	b.n	80079aa <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007754:	23a0      	movs	r3, #160	; 0xa0
 8007756:	18fb      	adds	r3, r7, r3
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2210      	movs	r2, #16
 800775c:	4013      	ands	r3, r2
 800775e:	d100      	bne.n	8007762 <HAL_UART_IRQHandler+0x2ca>
 8007760:	e123      	b.n	80079aa <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2210      	movs	r2, #16
 8007768:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	2240      	movs	r2, #64	; 0x40
 8007772:	4013      	ands	r3, r2
 8007774:	2b40      	cmp	r3, #64	; 0x40
 8007776:	d000      	beq.n	800777a <HAL_UART_IRQHandler+0x2e2>
 8007778:	e09b      	b.n	80078b2 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	685a      	ldr	r2, [r3, #4]
 8007782:	217e      	movs	r1, #126	; 0x7e
 8007784:	187b      	adds	r3, r7, r1
 8007786:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007788:	187b      	adds	r3, r7, r1
 800778a:	881b      	ldrh	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d100      	bne.n	8007792 <HAL_UART_IRQHandler+0x2fa>
 8007790:	e14e      	b.n	8007a30 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2258      	movs	r2, #88	; 0x58
 8007796:	5a9b      	ldrh	r3, [r3, r2]
 8007798:	187a      	adds	r2, r7, r1
 800779a:	8812      	ldrh	r2, [r2, #0]
 800779c:	429a      	cmp	r2, r3
 800779e:	d300      	bcc.n	80077a2 <HAL_UART_IRQHandler+0x30a>
 80077a0:	e146      	b.n	8007a30 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	187a      	adds	r2, r7, r1
 80077a6:	215a      	movs	r1, #90	; 0x5a
 80077a8:	8812      	ldrh	r2, [r2, #0]
 80077aa:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	2b20      	cmp	r3, #32
 80077b4:	d06e      	beq.n	8007894 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077b6:	f3ef 8310 	mrs	r3, PRIMASK
 80077ba:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80077bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077be:	67bb      	str	r3, [r7, #120]	; 0x78
 80077c0:	2301      	movs	r3, #1
 80077c2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077c6:	f383 8810 	msr	PRIMASK, r3
}
 80077ca:	46c0      	nop			; (mov r8, r8)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	499a      	ldr	r1, [pc, #616]	; (8007a40 <HAL_UART_IRQHandler+0x5a8>)
 80077d8:	400a      	ands	r2, r1
 80077da:	601a      	str	r2, [r3, #0]
 80077dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077de:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	f383 8810 	msr	PRIMASK, r3
}
 80077e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077e8:	f3ef 8310 	mrs	r3, PRIMASK
 80077ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80077ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077f0:	677b      	str	r3, [r7, #116]	; 0x74
 80077f2:	2301      	movs	r3, #1
 80077f4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077f8:	f383 8810 	msr	PRIMASK, r3
}
 80077fc:	46c0      	nop			; (mov r8, r8)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689a      	ldr	r2, [r3, #8]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2101      	movs	r1, #1
 800780a:	438a      	bics	r2, r1
 800780c:	609a      	str	r2, [r3, #8]
 800780e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007810:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007812:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007814:	f383 8810 	msr	PRIMASK, r3
}
 8007818:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800781a:	f3ef 8310 	mrs	r3, PRIMASK
 800781e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007820:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007822:	673b      	str	r3, [r7, #112]	; 0x70
 8007824:	2301      	movs	r3, #1
 8007826:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800782a:	f383 8810 	msr	PRIMASK, r3
}
 800782e:	46c0      	nop			; (mov r8, r8)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	689a      	ldr	r2, [r3, #8]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2140      	movs	r1, #64	; 0x40
 800783c:	438a      	bics	r2, r1
 800783e:	609a      	str	r2, [r3, #8]
 8007840:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007842:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007844:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007846:	f383 8810 	msr	PRIMASK, r3
}
 800784a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2220      	movs	r2, #32
 8007850:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007858:	f3ef 8310 	mrs	r3, PRIMASK
 800785c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800785e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007860:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007862:	2301      	movs	r3, #1
 8007864:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007866:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007868:	f383 8810 	msr	PRIMASK, r3
}
 800786c:	46c0      	nop			; (mov r8, r8)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2110      	movs	r1, #16
 800787a:	438a      	bics	r2, r1
 800787c:	601a      	str	r2, [r3, #0]
 800787e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007880:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007882:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007884:	f383 8810 	msr	PRIMASK, r3
}
 8007888:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800788e:	0018      	movs	r0, r3
 8007890:	f7fb fb7e 	bl	8002f90 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2258      	movs	r2, #88	; 0x58
 8007898:	5a9a      	ldrh	r2, [r3, r2]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	215a      	movs	r1, #90	; 0x5a
 800789e:	5a5b      	ldrh	r3, [r3, r1]
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	b29a      	uxth	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	0011      	movs	r1, r2
 80078aa:	0018      	movs	r0, r3
 80078ac:	f000 f8dc 	bl	8007a68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078b0:	e0be      	b.n	8007a30 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2258      	movs	r2, #88	; 0x58
 80078b6:	5a99      	ldrh	r1, [r3, r2]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	225a      	movs	r2, #90	; 0x5a
 80078bc:	5a9b      	ldrh	r3, [r3, r2]
 80078be:	b29a      	uxth	r2, r3
 80078c0:	208e      	movs	r0, #142	; 0x8e
 80078c2:	183b      	adds	r3, r7, r0
 80078c4:	1a8a      	subs	r2, r1, r2
 80078c6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	225a      	movs	r2, #90	; 0x5a
 80078cc:	5a9b      	ldrh	r3, [r3, r2]
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d100      	bne.n	80078d6 <HAL_UART_IRQHandler+0x43e>
 80078d4:	e0ae      	b.n	8007a34 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80078d6:	183b      	adds	r3, r7, r0
 80078d8:	881b      	ldrh	r3, [r3, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d100      	bne.n	80078e0 <HAL_UART_IRQHandler+0x448>
 80078de:	e0a9      	b.n	8007a34 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078e0:	f3ef 8310 	mrs	r3, PRIMASK
 80078e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80078e6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078e8:	2488      	movs	r4, #136	; 0x88
 80078ea:	193a      	adds	r2, r7, r4
 80078ec:	6013      	str	r3, [r2, #0]
 80078ee:	2301      	movs	r3, #1
 80078f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	f383 8810 	msr	PRIMASK, r3
}
 80078f8:	46c0      	nop			; (mov r8, r8)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	494f      	ldr	r1, [pc, #316]	; (8007a44 <HAL_UART_IRQHandler+0x5ac>)
 8007906:	400a      	ands	r2, r1
 8007908:	601a      	str	r2, [r3, #0]
 800790a:	193b      	adds	r3, r7, r4
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	f383 8810 	msr	PRIMASK, r3
}
 8007916:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007918:	f3ef 8310 	mrs	r3, PRIMASK
 800791c:	61bb      	str	r3, [r7, #24]
  return(result);
 800791e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007920:	2484      	movs	r4, #132	; 0x84
 8007922:	193a      	adds	r2, r7, r4
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	2301      	movs	r3, #1
 8007928:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	f383 8810 	msr	PRIMASK, r3
}
 8007930:	46c0      	nop			; (mov r8, r8)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2101      	movs	r1, #1
 800793e:	438a      	bics	r2, r1
 8007940:	609a      	str	r2, [r3, #8]
 8007942:	193b      	adds	r3, r7, r4
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007948:	6a3b      	ldr	r3, [r7, #32]
 800794a:	f383 8810 	msr	PRIMASK, r3
}
 800794e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2220      	movs	r2, #32
 8007954:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007962:	f3ef 8310 	mrs	r3, PRIMASK
 8007966:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007968:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800796a:	2480      	movs	r4, #128	; 0x80
 800796c:	193a      	adds	r2, r7, r4
 800796e:	6013      	str	r3, [r2, #0]
 8007970:	2301      	movs	r3, #1
 8007972:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007976:	f383 8810 	msr	PRIMASK, r3
}
 800797a:	46c0      	nop			; (mov r8, r8)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2110      	movs	r1, #16
 8007988:	438a      	bics	r2, r1
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	193b      	adds	r3, r7, r4
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007994:	f383 8810 	msr	PRIMASK, r3
}
 8007998:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800799a:	183b      	adds	r3, r7, r0
 800799c:	881a      	ldrh	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	0011      	movs	r1, r2
 80079a2:	0018      	movs	r0, r3
 80079a4:	f000 f860 	bl	8007a68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079a8:	e044      	b.n	8007a34 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80079aa:	23a4      	movs	r3, #164	; 0xa4
 80079ac:	18fb      	adds	r3, r7, r3
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	2380      	movs	r3, #128	; 0x80
 80079b2:	035b      	lsls	r3, r3, #13
 80079b4:	4013      	ands	r3, r2
 80079b6:	d010      	beq.n	80079da <HAL_UART_IRQHandler+0x542>
 80079b8:	239c      	movs	r3, #156	; 0x9c
 80079ba:	18fb      	adds	r3, r7, r3
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	2380      	movs	r3, #128	; 0x80
 80079c0:	03db      	lsls	r3, r3, #15
 80079c2:	4013      	ands	r3, r2
 80079c4:	d009      	beq.n	80079da <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2280      	movs	r2, #128	; 0x80
 80079cc:	0352      	lsls	r2, r2, #13
 80079ce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	0018      	movs	r0, r3
 80079d4:	f000 fc40 	bl	8008258 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079d8:	e02f      	b.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80079da:	23a4      	movs	r3, #164	; 0xa4
 80079dc:	18fb      	adds	r3, r7, r3
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2280      	movs	r2, #128	; 0x80
 80079e2:	4013      	ands	r3, r2
 80079e4:	d00f      	beq.n	8007a06 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80079e6:	23a0      	movs	r3, #160	; 0xa0
 80079e8:	18fb      	adds	r3, r7, r3
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2280      	movs	r2, #128	; 0x80
 80079ee:	4013      	ands	r3, r2
 80079f0:	d009      	beq.n	8007a06 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d01e      	beq.n	8007a38 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	0010      	movs	r0, r2
 8007a02:	4798      	blx	r3
    }
    return;
 8007a04:	e018      	b.n	8007a38 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a06:	23a4      	movs	r3, #164	; 0xa4
 8007a08:	18fb      	adds	r3, r7, r3
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2240      	movs	r2, #64	; 0x40
 8007a0e:	4013      	ands	r3, r2
 8007a10:	d013      	beq.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
 8007a12:	23a0      	movs	r3, #160	; 0xa0
 8007a14:	18fb      	adds	r3, r7, r3
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2240      	movs	r2, #64	; 0x40
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	d00d      	beq.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	0018      	movs	r0, r3
 8007a22:	f000 fbee 	bl	8008202 <UART_EndTransmit_IT>
    return;
 8007a26:	e008      	b.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
      return;
 8007a28:	46c0      	nop			; (mov r8, r8)
 8007a2a:	e006      	b.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
    return;
 8007a2c:	46c0      	nop			; (mov r8, r8)
 8007a2e:	e004      	b.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
      return;
 8007a30:	46c0      	nop			; (mov r8, r8)
 8007a32:	e002      	b.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
      return;
 8007a34:	46c0      	nop			; (mov r8, r8)
 8007a36:	e000      	b.n	8007a3a <HAL_UART_IRQHandler+0x5a2>
    return;
 8007a38:	46c0      	nop			; (mov r8, r8)
  }

}
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	b02b      	add	sp, #172	; 0xac
 8007a3e:	bd90      	pop	{r4, r7, pc}
 8007a40:	fffffeff 	.word	0xfffffeff
 8007a44:	fffffedf 	.word	0xfffffedf

08007a48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a50:	46c0      	nop			; (mov r8, r8)
 8007a52:	46bd      	mov	sp, r7
 8007a54:	b002      	add	sp, #8
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a60:	46c0      	nop			; (mov r8, r8)
 8007a62:	46bd      	mov	sp, r7
 8007a64:	b002      	add	sp, #8
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	000a      	movs	r2, r1
 8007a72:	1cbb      	adds	r3, r7, #2
 8007a74:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a76:	46c0      	nop			; (mov r8, r8)
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	b002      	add	sp, #8
 8007a7c:	bd80      	pop	{r7, pc}
	...

08007a80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b088      	sub	sp, #32
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a88:	231e      	movs	r3, #30
 8007a8a:	18fb      	adds	r3, r7, r3
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	689a      	ldr	r2, [r3, #8]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	431a      	orrs	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	431a      	orrs	r2, r3
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	69db      	ldr	r3, [r3, #28]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4aaf      	ldr	r2, [pc, #700]	; (8007d6c <UART_SetConfig+0x2ec>)
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	0019      	movs	r1, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	430a      	orrs	r2, r1
 8007abc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	4aaa      	ldr	r2, [pc, #680]	; (8007d70 <UART_SetConfig+0x2f0>)
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	0019      	movs	r1, r3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68da      	ldr	r2, [r3, #12]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	430a      	orrs	r2, r1
 8007ad4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a1b      	ldr	r3, [r3, #32]
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	4aa1      	ldr	r2, [pc, #644]	; (8007d74 <UART_SetConfig+0x2f4>)
 8007aee:	4013      	ands	r3, r2
 8007af0:	0019      	movs	r1, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	430a      	orrs	r2, r1
 8007afa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a9d      	ldr	r2, [pc, #628]	; (8007d78 <UART_SetConfig+0x2f8>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d127      	bne.n	8007b56 <UART_SetConfig+0xd6>
 8007b06:	4b9d      	ldr	r3, [pc, #628]	; (8007d7c <UART_SetConfig+0x2fc>)
 8007b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0a:	2203      	movs	r2, #3
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	2b03      	cmp	r3, #3
 8007b10:	d00d      	beq.n	8007b2e <UART_SetConfig+0xae>
 8007b12:	d81b      	bhi.n	8007b4c <UART_SetConfig+0xcc>
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d014      	beq.n	8007b42 <UART_SetConfig+0xc2>
 8007b18:	d818      	bhi.n	8007b4c <UART_SetConfig+0xcc>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d002      	beq.n	8007b24 <UART_SetConfig+0xa4>
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d00a      	beq.n	8007b38 <UART_SetConfig+0xb8>
 8007b22:	e013      	b.n	8007b4c <UART_SetConfig+0xcc>
 8007b24:	231f      	movs	r3, #31
 8007b26:	18fb      	adds	r3, r7, r3
 8007b28:	2200      	movs	r2, #0
 8007b2a:	701a      	strb	r2, [r3, #0]
 8007b2c:	e065      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007b2e:	231f      	movs	r3, #31
 8007b30:	18fb      	adds	r3, r7, r3
 8007b32:	2202      	movs	r2, #2
 8007b34:	701a      	strb	r2, [r3, #0]
 8007b36:	e060      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007b38:	231f      	movs	r3, #31
 8007b3a:	18fb      	adds	r3, r7, r3
 8007b3c:	2204      	movs	r2, #4
 8007b3e:	701a      	strb	r2, [r3, #0]
 8007b40:	e05b      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007b42:	231f      	movs	r3, #31
 8007b44:	18fb      	adds	r3, r7, r3
 8007b46:	2208      	movs	r2, #8
 8007b48:	701a      	strb	r2, [r3, #0]
 8007b4a:	e056      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007b4c:	231f      	movs	r3, #31
 8007b4e:	18fb      	adds	r3, r7, r3
 8007b50:	2210      	movs	r2, #16
 8007b52:	701a      	strb	r2, [r3, #0]
 8007b54:	e051      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a89      	ldr	r2, [pc, #548]	; (8007d80 <UART_SetConfig+0x300>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d134      	bne.n	8007bca <UART_SetConfig+0x14a>
 8007b60:	4b86      	ldr	r3, [pc, #536]	; (8007d7c <UART_SetConfig+0x2fc>)
 8007b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b64:	23c0      	movs	r3, #192	; 0xc0
 8007b66:	029b      	lsls	r3, r3, #10
 8007b68:	4013      	ands	r3, r2
 8007b6a:	22c0      	movs	r2, #192	; 0xc0
 8007b6c:	0292      	lsls	r2, r2, #10
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d017      	beq.n	8007ba2 <UART_SetConfig+0x122>
 8007b72:	22c0      	movs	r2, #192	; 0xc0
 8007b74:	0292      	lsls	r2, r2, #10
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d822      	bhi.n	8007bc0 <UART_SetConfig+0x140>
 8007b7a:	2280      	movs	r2, #128	; 0x80
 8007b7c:	0292      	lsls	r2, r2, #10
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d019      	beq.n	8007bb6 <UART_SetConfig+0x136>
 8007b82:	2280      	movs	r2, #128	; 0x80
 8007b84:	0292      	lsls	r2, r2, #10
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d81a      	bhi.n	8007bc0 <UART_SetConfig+0x140>
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d004      	beq.n	8007b98 <UART_SetConfig+0x118>
 8007b8e:	2280      	movs	r2, #128	; 0x80
 8007b90:	0252      	lsls	r2, r2, #9
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d00a      	beq.n	8007bac <UART_SetConfig+0x12c>
 8007b96:	e013      	b.n	8007bc0 <UART_SetConfig+0x140>
 8007b98:	231f      	movs	r3, #31
 8007b9a:	18fb      	adds	r3, r7, r3
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	701a      	strb	r2, [r3, #0]
 8007ba0:	e02b      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007ba2:	231f      	movs	r3, #31
 8007ba4:	18fb      	adds	r3, r7, r3
 8007ba6:	2202      	movs	r2, #2
 8007ba8:	701a      	strb	r2, [r3, #0]
 8007baa:	e026      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007bac:	231f      	movs	r3, #31
 8007bae:	18fb      	adds	r3, r7, r3
 8007bb0:	2204      	movs	r2, #4
 8007bb2:	701a      	strb	r2, [r3, #0]
 8007bb4:	e021      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007bb6:	231f      	movs	r3, #31
 8007bb8:	18fb      	adds	r3, r7, r3
 8007bba:	2208      	movs	r2, #8
 8007bbc:	701a      	strb	r2, [r3, #0]
 8007bbe:	e01c      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007bc0:	231f      	movs	r3, #31
 8007bc2:	18fb      	adds	r3, r7, r3
 8007bc4:	2210      	movs	r2, #16
 8007bc6:	701a      	strb	r2, [r3, #0]
 8007bc8:	e017      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a6d      	ldr	r2, [pc, #436]	; (8007d84 <UART_SetConfig+0x304>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d104      	bne.n	8007bde <UART_SetConfig+0x15e>
 8007bd4:	231f      	movs	r3, #31
 8007bd6:	18fb      	adds	r3, r7, r3
 8007bd8:	2200      	movs	r2, #0
 8007bda:	701a      	strb	r2, [r3, #0]
 8007bdc:	e00d      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a69      	ldr	r2, [pc, #420]	; (8007d88 <UART_SetConfig+0x308>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d104      	bne.n	8007bf2 <UART_SetConfig+0x172>
 8007be8:	231f      	movs	r3, #31
 8007bea:	18fb      	adds	r3, r7, r3
 8007bec:	2200      	movs	r2, #0
 8007bee:	701a      	strb	r2, [r3, #0]
 8007bf0:	e003      	b.n	8007bfa <UART_SetConfig+0x17a>
 8007bf2:	231f      	movs	r3, #31
 8007bf4:	18fb      	adds	r3, r7, r3
 8007bf6:	2210      	movs	r2, #16
 8007bf8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69da      	ldr	r2, [r3, #28]
 8007bfe:	2380      	movs	r3, #128	; 0x80
 8007c00:	021b      	lsls	r3, r3, #8
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d15d      	bne.n	8007cc2 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8007c06:	231f      	movs	r3, #31
 8007c08:	18fb      	adds	r3, r7, r3
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	d015      	beq.n	8007c3c <UART_SetConfig+0x1bc>
 8007c10:	dc18      	bgt.n	8007c44 <UART_SetConfig+0x1c4>
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	d00d      	beq.n	8007c32 <UART_SetConfig+0x1b2>
 8007c16:	dc15      	bgt.n	8007c44 <UART_SetConfig+0x1c4>
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d002      	beq.n	8007c22 <UART_SetConfig+0x1a2>
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	d005      	beq.n	8007c2c <UART_SetConfig+0x1ac>
 8007c20:	e010      	b.n	8007c44 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c22:	f7fe f865 	bl	8005cf0 <HAL_RCC_GetPCLK1Freq>
 8007c26:	0003      	movs	r3, r0
 8007c28:	61bb      	str	r3, [r7, #24]
        break;
 8007c2a:	e012      	b.n	8007c52 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c2c:	4b57      	ldr	r3, [pc, #348]	; (8007d8c <UART_SetConfig+0x30c>)
 8007c2e:	61bb      	str	r3, [r7, #24]
        break;
 8007c30:	e00f      	b.n	8007c52 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c32:	f7fd ffd1 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8007c36:	0003      	movs	r3, r0
 8007c38:	61bb      	str	r3, [r7, #24]
        break;
 8007c3a:	e00a      	b.n	8007c52 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c3c:	2380      	movs	r3, #128	; 0x80
 8007c3e:	021b      	lsls	r3, r3, #8
 8007c40:	61bb      	str	r3, [r7, #24]
        break;
 8007c42:	e006      	b.n	8007c52 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8007c44:	2300      	movs	r3, #0
 8007c46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c48:	231e      	movs	r3, #30
 8007c4a:	18fb      	adds	r3, r7, r3
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	701a      	strb	r2, [r3, #0]
        break;
 8007c50:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d100      	bne.n	8007c5a <UART_SetConfig+0x1da>
 8007c58:	e07b      	b.n	8007d52 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	005a      	lsls	r2, r3, #1
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	085b      	lsrs	r3, r3, #1
 8007c64:	18d2      	adds	r2, r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	0019      	movs	r1, r3
 8007c6c:	0010      	movs	r0, r2
 8007c6e:	f7f8 fa5d 	bl	800012c <__udivsi3>
 8007c72:	0003      	movs	r3, r0
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	2b0f      	cmp	r3, #15
 8007c7c:	d91c      	bls.n	8007cb8 <UART_SetConfig+0x238>
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	2380      	movs	r3, #128	; 0x80
 8007c82:	025b      	lsls	r3, r3, #9
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d217      	bcs.n	8007cb8 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	200e      	movs	r0, #14
 8007c8e:	183b      	adds	r3, r7, r0
 8007c90:	210f      	movs	r1, #15
 8007c92:	438a      	bics	r2, r1
 8007c94:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	085b      	lsrs	r3, r3, #1
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	2207      	movs	r2, #7
 8007c9e:	4013      	ands	r3, r2
 8007ca0:	b299      	uxth	r1, r3
 8007ca2:	183b      	adds	r3, r7, r0
 8007ca4:	183a      	adds	r2, r7, r0
 8007ca6:	8812      	ldrh	r2, [r2, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	183a      	adds	r2, r7, r0
 8007cb2:	8812      	ldrh	r2, [r2, #0]
 8007cb4:	60da      	str	r2, [r3, #12]
 8007cb6:	e04c      	b.n	8007d52 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8007cb8:	231e      	movs	r3, #30
 8007cba:	18fb      	adds	r3, r7, r3
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	701a      	strb	r2, [r3, #0]
 8007cc0:	e047      	b.n	8007d52 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cc2:	231f      	movs	r3, #31
 8007cc4:	18fb      	adds	r3, r7, r3
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	2b08      	cmp	r3, #8
 8007cca:	d015      	beq.n	8007cf8 <UART_SetConfig+0x278>
 8007ccc:	dc18      	bgt.n	8007d00 <UART_SetConfig+0x280>
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d00d      	beq.n	8007cee <UART_SetConfig+0x26e>
 8007cd2:	dc15      	bgt.n	8007d00 <UART_SetConfig+0x280>
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d002      	beq.n	8007cde <UART_SetConfig+0x25e>
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d005      	beq.n	8007ce8 <UART_SetConfig+0x268>
 8007cdc:	e010      	b.n	8007d00 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cde:	f7fe f807 	bl	8005cf0 <HAL_RCC_GetPCLK1Freq>
 8007ce2:	0003      	movs	r3, r0
 8007ce4:	61bb      	str	r3, [r7, #24]
        break;
 8007ce6:	e012      	b.n	8007d0e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ce8:	4b28      	ldr	r3, [pc, #160]	; (8007d8c <UART_SetConfig+0x30c>)
 8007cea:	61bb      	str	r3, [r7, #24]
        break;
 8007cec:	e00f      	b.n	8007d0e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cee:	f7fd ff73 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8007cf2:	0003      	movs	r3, r0
 8007cf4:	61bb      	str	r3, [r7, #24]
        break;
 8007cf6:	e00a      	b.n	8007d0e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cf8:	2380      	movs	r3, #128	; 0x80
 8007cfa:	021b      	lsls	r3, r3, #8
 8007cfc:	61bb      	str	r3, [r7, #24]
        break;
 8007cfe:	e006      	b.n	8007d0e <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8007d00:	2300      	movs	r3, #0
 8007d02:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d04:	231e      	movs	r3, #30
 8007d06:	18fb      	adds	r3, r7, r3
 8007d08:	2201      	movs	r2, #1
 8007d0a:	701a      	strb	r2, [r3, #0]
        break;
 8007d0c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d01e      	beq.n	8007d52 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	085a      	lsrs	r2, r3, #1
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	18d2      	adds	r2, r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	0019      	movs	r1, r3
 8007d24:	0010      	movs	r0, r2
 8007d26:	f7f8 fa01 	bl	800012c <__udivsi3>
 8007d2a:	0003      	movs	r3, r0
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	2b0f      	cmp	r3, #15
 8007d34:	d909      	bls.n	8007d4a <UART_SetConfig+0x2ca>
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	2380      	movs	r3, #128	; 0x80
 8007d3a:	025b      	lsls	r3, r3, #9
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d204      	bcs.n	8007d4a <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	60da      	str	r2, [r3, #12]
 8007d48:	e003      	b.n	8007d52 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8007d4a:	231e      	movs	r3, #30
 8007d4c:	18fb      	adds	r3, r7, r3
 8007d4e:	2201      	movs	r2, #1
 8007d50:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007d5e:	231e      	movs	r3, #30
 8007d60:	18fb      	adds	r3, r7, r3
 8007d62:	781b      	ldrb	r3, [r3, #0]
}
 8007d64:	0018      	movs	r0, r3
 8007d66:	46bd      	mov	sp, r7
 8007d68:	b008      	add	sp, #32
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	efff69f3 	.word	0xefff69f3
 8007d70:	ffffcfff 	.word	0xffffcfff
 8007d74:	fffff4ff 	.word	0xfffff4ff
 8007d78:	40013800 	.word	0x40013800
 8007d7c:	40021000 	.word	0x40021000
 8007d80:	40004400 	.word	0x40004400
 8007d84:	40004800 	.word	0x40004800
 8007d88:	40004c00 	.word	0x40004c00
 8007d8c:	007a1200 	.word	0x007a1200

08007d90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	4013      	ands	r3, r2
 8007da0:	d00b      	beq.n	8007dba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	4a4a      	ldr	r2, [pc, #296]	; (8007ed4 <UART_AdvFeatureConfig+0x144>)
 8007daa:	4013      	ands	r3, r2
 8007dac:	0019      	movs	r1, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	430a      	orrs	r2, r1
 8007db8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	d00b      	beq.n	8007ddc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	4a43      	ldr	r2, [pc, #268]	; (8007ed8 <UART_AdvFeatureConfig+0x148>)
 8007dcc:	4013      	ands	r3, r2
 8007dce:	0019      	movs	r1, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	430a      	orrs	r2, r1
 8007dda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de0:	2204      	movs	r2, #4
 8007de2:	4013      	ands	r3, r2
 8007de4:	d00b      	beq.n	8007dfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	4a3b      	ldr	r2, [pc, #236]	; (8007edc <UART_AdvFeatureConfig+0x14c>)
 8007dee:	4013      	ands	r3, r2
 8007df0:	0019      	movs	r1, r3
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e02:	2208      	movs	r2, #8
 8007e04:	4013      	ands	r3, r2
 8007e06:	d00b      	beq.n	8007e20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	4a34      	ldr	r2, [pc, #208]	; (8007ee0 <UART_AdvFeatureConfig+0x150>)
 8007e10:	4013      	ands	r3, r2
 8007e12:	0019      	movs	r1, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	430a      	orrs	r2, r1
 8007e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e24:	2210      	movs	r2, #16
 8007e26:	4013      	ands	r3, r2
 8007e28:	d00b      	beq.n	8007e42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	4a2c      	ldr	r2, [pc, #176]	; (8007ee4 <UART_AdvFeatureConfig+0x154>)
 8007e32:	4013      	ands	r3, r2
 8007e34:	0019      	movs	r1, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	430a      	orrs	r2, r1
 8007e40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e46:	2220      	movs	r2, #32
 8007e48:	4013      	ands	r3, r2
 8007e4a:	d00b      	beq.n	8007e64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	4a25      	ldr	r2, [pc, #148]	; (8007ee8 <UART_AdvFeatureConfig+0x158>)
 8007e54:	4013      	ands	r3, r2
 8007e56:	0019      	movs	r1, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	430a      	orrs	r2, r1
 8007e62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e68:	2240      	movs	r2, #64	; 0x40
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	d01d      	beq.n	8007eaa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	4a1d      	ldr	r2, [pc, #116]	; (8007eec <UART_AdvFeatureConfig+0x15c>)
 8007e76:	4013      	ands	r3, r2
 8007e78:	0019      	movs	r1, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	430a      	orrs	r2, r1
 8007e84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e8a:	2380      	movs	r3, #128	; 0x80
 8007e8c:	035b      	lsls	r3, r3, #13
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d10b      	bne.n	8007eaa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	4a15      	ldr	r2, [pc, #84]	; (8007ef0 <UART_AdvFeatureConfig+0x160>)
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	0019      	movs	r1, r3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eae:	2280      	movs	r2, #128	; 0x80
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	d00b      	beq.n	8007ecc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	4a0e      	ldr	r2, [pc, #56]	; (8007ef4 <UART_AdvFeatureConfig+0x164>)
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	0019      	movs	r1, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	430a      	orrs	r2, r1
 8007eca:	605a      	str	r2, [r3, #4]
  }
}
 8007ecc:	46c0      	nop			; (mov r8, r8)
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	b002      	add	sp, #8
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	fffdffff 	.word	0xfffdffff
 8007ed8:	fffeffff 	.word	0xfffeffff
 8007edc:	fffbffff 	.word	0xfffbffff
 8007ee0:	ffff7fff 	.word	0xffff7fff
 8007ee4:	ffffefff 	.word	0xffffefff
 8007ee8:	ffffdfff 	.word	0xffffdfff
 8007eec:	ffefffff 	.word	0xffefffff
 8007ef0:	ff9fffff 	.word	0xff9fffff
 8007ef4:	fff7ffff 	.word	0xfff7ffff

08007ef8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af02      	add	r7, sp, #8
 8007efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2280      	movs	r2, #128	; 0x80
 8007f04:	2100      	movs	r1, #0
 8007f06:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f08:	f7fa faa0 	bl	800244c <HAL_GetTick>
 8007f0c:	0003      	movs	r3, r0
 8007f0e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2208      	movs	r2, #8
 8007f18:	4013      	ands	r3, r2
 8007f1a:	2b08      	cmp	r3, #8
 8007f1c:	d10c      	bne.n	8007f38 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2280      	movs	r2, #128	; 0x80
 8007f22:	0391      	lsls	r1, r2, #14
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	4a17      	ldr	r2, [pc, #92]	; (8007f84 <UART_CheckIdleState+0x8c>)
 8007f28:	9200      	str	r2, [sp, #0]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f000 f82c 	bl	8007f88 <UART_WaitOnFlagUntilTimeout>
 8007f30:	1e03      	subs	r3, r0, #0
 8007f32:	d001      	beq.n	8007f38 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e021      	b.n	8007f7c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2204      	movs	r2, #4
 8007f40:	4013      	ands	r3, r2
 8007f42:	2b04      	cmp	r3, #4
 8007f44:	d10c      	bne.n	8007f60 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2280      	movs	r2, #128	; 0x80
 8007f4a:	03d1      	lsls	r1, r2, #15
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	4a0d      	ldr	r2, [pc, #52]	; (8007f84 <UART_CheckIdleState+0x8c>)
 8007f50:	9200      	str	r2, [sp, #0]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f000 f818 	bl	8007f88 <UART_WaitOnFlagUntilTimeout>
 8007f58:	1e03      	subs	r3, r0, #0
 8007f5a:	d001      	beq.n	8007f60 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e00d      	b.n	8007f7c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2220      	movs	r2, #32
 8007f64:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2220      	movs	r2, #32
 8007f6a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2274      	movs	r2, #116	; 0x74
 8007f76:	2100      	movs	r1, #0
 8007f78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	0018      	movs	r0, r3
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	b004      	add	sp, #16
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	01ffffff 	.word	0x01ffffff

08007f88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b094      	sub	sp, #80	; 0x50
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	603b      	str	r3, [r7, #0]
 8007f94:	1dfb      	adds	r3, r7, #7
 8007f96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f98:	e0a3      	b.n	80080e2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	d100      	bne.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8007fa0:	e09f      	b.n	80080e2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fa2:	f7fa fa53 	bl	800244c <HAL_GetTick>
 8007fa6:	0002      	movs	r2, r0
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	1ad3      	subs	r3, r2, r3
 8007fac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d302      	bcc.n	8007fb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007fb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d13d      	bne.n	8008034 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8007fbc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc8:	f383 8810 	msr	PRIMASK, r3
}
 8007fcc:	46c0      	nop			; (mov r8, r8)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	494c      	ldr	r1, [pc, #304]	; (800810c <UART_WaitOnFlagUntilTimeout+0x184>)
 8007fda:	400a      	ands	r2, r1
 8007fdc:	601a      	str	r2, [r3, #0]
 8007fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fe0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe4:	f383 8810 	msr	PRIMASK, r3
}
 8007fe8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fea:	f3ef 8310 	mrs	r3, PRIMASK
 8007fee:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff2:	643b      	str	r3, [r7, #64]	; 0x40
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ffa:	f383 8810 	msr	PRIMASK, r3
}
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689a      	ldr	r2, [r3, #8]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2101      	movs	r1, #1
 800800c:	438a      	bics	r2, r1
 800800e:	609a      	str	r2, [r3, #8]
 8008010:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008012:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008016:	f383 8810 	msr	PRIMASK, r3
}
 800801a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2220      	movs	r2, #32
 8008020:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2220      	movs	r2, #32
 8008026:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2274      	movs	r2, #116	; 0x74
 800802c:	2100      	movs	r1, #0
 800802e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008030:	2303      	movs	r3, #3
 8008032:	e067      	b.n	8008104 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2204      	movs	r2, #4
 800803c:	4013      	ands	r3, r2
 800803e:	d050      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	69da      	ldr	r2, [r3, #28]
 8008046:	2380      	movs	r3, #128	; 0x80
 8008048:	011b      	lsls	r3, r3, #4
 800804a:	401a      	ands	r2, r3
 800804c:	2380      	movs	r3, #128	; 0x80
 800804e:	011b      	lsls	r3, r3, #4
 8008050:	429a      	cmp	r2, r3
 8008052:	d146      	bne.n	80080e2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2280      	movs	r2, #128	; 0x80
 800805a:	0112      	lsls	r2, r2, #4
 800805c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800805e:	f3ef 8310 	mrs	r3, PRIMASK
 8008062:	613b      	str	r3, [r7, #16]
  return(result);
 8008064:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008066:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008068:	2301      	movs	r3, #1
 800806a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	f383 8810 	msr	PRIMASK, r3
}
 8008072:	46c0      	nop			; (mov r8, r8)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4923      	ldr	r1, [pc, #140]	; (800810c <UART_WaitOnFlagUntilTimeout+0x184>)
 8008080:	400a      	ands	r2, r1
 8008082:	601a      	str	r2, [r3, #0]
 8008084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008086:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	f383 8810 	msr	PRIMASK, r3
}
 800808e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008090:	f3ef 8310 	mrs	r3, PRIMASK
 8008094:	61fb      	str	r3, [r7, #28]
  return(result);
 8008096:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008098:	64bb      	str	r3, [r7, #72]	; 0x48
 800809a:	2301      	movs	r3, #1
 800809c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800809e:	6a3b      	ldr	r3, [r7, #32]
 80080a0:	f383 8810 	msr	PRIMASK, r3
}
 80080a4:	46c0      	nop			; (mov r8, r8)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	689a      	ldr	r2, [r3, #8]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2101      	movs	r1, #1
 80080b2:	438a      	bics	r2, r1
 80080b4:	609a      	str	r2, [r3, #8]
 80080b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080bc:	f383 8810 	msr	PRIMASK, r3
}
 80080c0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2220      	movs	r2, #32
 80080c6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2220      	movs	r2, #32
 80080cc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2280      	movs	r2, #128	; 0x80
 80080d2:	2120      	movs	r1, #32
 80080d4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2274      	movs	r2, #116	; 0x74
 80080da:	2100      	movs	r1, #0
 80080dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e010      	b.n	8008104 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69db      	ldr	r3, [r3, #28]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	4013      	ands	r3, r2
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	425a      	negs	r2, r3
 80080f2:	4153      	adcs	r3, r2
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	001a      	movs	r2, r3
 80080f8:	1dfb      	adds	r3, r7, #7
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d100      	bne.n	8008102 <UART_WaitOnFlagUntilTimeout+0x17a>
 8008100:	e74b      	b.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	0018      	movs	r0, r3
 8008106:	46bd      	mov	sp, r7
 8008108:	b014      	add	sp, #80	; 0x50
 800810a:	bd80      	pop	{r7, pc}
 800810c:	fffffe5f 	.word	0xfffffe5f

08008110 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b08e      	sub	sp, #56	; 0x38
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008118:	f3ef 8310 	mrs	r3, PRIMASK
 800811c:	617b      	str	r3, [r7, #20]
  return(result);
 800811e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008120:	637b      	str	r3, [r7, #52]	; 0x34
 8008122:	2301      	movs	r3, #1
 8008124:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	f383 8810 	msr	PRIMASK, r3
}
 800812c:	46c0      	nop			; (mov r8, r8)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4925      	ldr	r1, [pc, #148]	; (80081d0 <UART_EndRxTransfer+0xc0>)
 800813a:	400a      	ands	r2, r1
 800813c:	601a      	str	r2, [r3, #0]
 800813e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008140:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	f383 8810 	msr	PRIMASK, r3
}
 8008148:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800814a:	f3ef 8310 	mrs	r3, PRIMASK
 800814e:	623b      	str	r3, [r7, #32]
  return(result);
 8008150:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008152:	633b      	str	r3, [r7, #48]	; 0x30
 8008154:	2301      	movs	r3, #1
 8008156:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	f383 8810 	msr	PRIMASK, r3
}
 800815e:	46c0      	nop			; (mov r8, r8)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	689a      	ldr	r2, [r3, #8]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2101      	movs	r1, #1
 800816c:	438a      	bics	r2, r1
 800816e:	609a      	str	r2, [r3, #8]
 8008170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008172:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	f383 8810 	msr	PRIMASK, r3
}
 800817a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008180:	2b01      	cmp	r3, #1
 8008182:	d118      	bne.n	80081b6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008184:	f3ef 8310 	mrs	r3, PRIMASK
 8008188:	60bb      	str	r3, [r7, #8]
  return(result);
 800818a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800818c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800818e:	2301      	movs	r3, #1
 8008190:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f383 8810 	msr	PRIMASK, r3
}
 8008198:	46c0      	nop			; (mov r8, r8)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2110      	movs	r1, #16
 80081a6:	438a      	bics	r2, r1
 80081a8:	601a      	str	r2, [r3, #0]
 80081aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	f383 8810 	msr	PRIMASK, r3
}
 80081b4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2220      	movs	r2, #32
 80081ba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	665a      	str	r2, [r3, #100]	; 0x64
}
 80081c8:	46c0      	nop			; (mov r8, r8)
 80081ca:	46bd      	mov	sp, r7
 80081cc:	b00e      	add	sp, #56	; 0x38
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	fffffedf 	.word	0xfffffedf

080081d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	225a      	movs	r2, #90	; 0x5a
 80081e6:	2100      	movs	r1, #0
 80081e8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2252      	movs	r2, #82	; 0x52
 80081ee:	2100      	movs	r1, #0
 80081f0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	0018      	movs	r0, r3
 80081f6:	f7ff fc2f 	bl	8007a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081fa:	46c0      	nop			; (mov r8, r8)
 80081fc:	46bd      	mov	sp, r7
 80081fe:	b004      	add	sp, #16
 8008200:	bd80      	pop	{r7, pc}

08008202 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008202:	b580      	push	{r7, lr}
 8008204:	b086      	sub	sp, #24
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800820a:	f3ef 8310 	mrs	r3, PRIMASK
 800820e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008210:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008212:	617b      	str	r3, [r7, #20]
 8008214:	2301      	movs	r3, #1
 8008216:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f383 8810 	msr	PRIMASK, r3
}
 800821e:	46c0      	nop			; (mov r8, r8)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2140      	movs	r1, #64	; 0x40
 800822c:	438a      	bics	r2, r1
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	f383 8810 	msr	PRIMASK, r3
}
 800823a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2220      	movs	r2, #32
 8008240:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	0018      	movs	r0, r3
 800824c:	f7ff fbfc 	bl	8007a48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008250:	46c0      	nop			; (mov r8, r8)
 8008252:	46bd      	mov	sp, r7
 8008254:	b006      	add	sp, #24
 8008256:	bd80      	pop	{r7, pc}

08008258 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008260:	46c0      	nop			; (mov r8, r8)
 8008262:	46bd      	mov	sp, r7
 8008264:	b002      	add	sp, #8
 8008266:	bd80      	pop	{r7, pc}

08008268 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2244      	movs	r2, #68	; 0x44
 8008274:	2100      	movs	r1, #0
 8008276:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008278:	4b05      	ldr	r3, [pc, #20]	; (8008290 <USB_EnableGlobalInt+0x28>)
 800827a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	b299      	uxth	r1, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2240      	movs	r2, #64	; 0x40
 8008284:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	0018      	movs	r0, r3
 800828a:	46bd      	mov	sp, r7
 800828c:	b004      	add	sp, #16
 800828e:	bd80      	pop	{r7, pc}
 8008290:	0000bf80 	.word	0x0000bf80

08008294 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800829c:	4b09      	ldr	r3, [pc, #36]	; (80082c4 <USB_DisableGlobalInt+0x30>)
 800829e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2240      	movs	r2, #64	; 0x40
 80082a4:	5a9b      	ldrh	r3, [r3, r2]
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	b292      	uxth	r2, r2
 80082ac:	43d2      	mvns	r2, r2
 80082ae:	b292      	uxth	r2, r2
 80082b0:	4013      	ands	r3, r2
 80082b2:	b299      	uxth	r1, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2240      	movs	r2, #64	; 0x40
 80082b8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80082ba:	2300      	movs	r3, #0
}
 80082bc:	0018      	movs	r0, r3
 80082be:	46bd      	mov	sp, r7
 80082c0:	b004      	add	sp, #16
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	0000bf80 	.word	0x0000bf80

080082c8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80082c8:	b084      	sub	sp, #16
 80082ca:	b590      	push	{r4, r7, lr}
 80082cc:	46c6      	mov	lr, r8
 80082ce:	b500      	push	{lr}
 80082d0:	b082      	sub	sp, #8
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
 80082d6:	2004      	movs	r0, #4
 80082d8:	2410      	movs	r4, #16
 80082da:	46a4      	mov	ip, r4
 80082dc:	2408      	movs	r4, #8
 80082de:	46a0      	mov	r8, r4
 80082e0:	44b8      	add	r8, r7
 80082e2:	44c4      	add	ip, r8
 80082e4:	4460      	add	r0, ip
 80082e6:	6001      	str	r1, [r0, #0]
 80082e8:	6042      	str	r2, [r0, #4]
 80082ea:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2240      	movs	r2, #64	; 0x40
 80082f0:	2101      	movs	r1, #1
 80082f2:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2240      	movs	r2, #64	; 0x40
 80082f8:	2100      	movs	r1, #0
 80082fa:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2244      	movs	r2, #68	; 0x44
 8008300:	2100      	movs	r1, #0
 8008302:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2250      	movs	r2, #80	; 0x50
 8008308:	2100      	movs	r1, #0
 800830a:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	0018      	movs	r0, r3
 8008310:	46bd      	mov	sp, r7
 8008312:	b002      	add	sp, #8
 8008314:	bc80      	pop	{r7}
 8008316:	46b8      	mov	r8, r7
 8008318:	bc90      	pop	{r4, r7}
 800831a:	bc08      	pop	{r3}
 800831c:	b004      	add	sp, #16
 800831e:	4718      	bx	r3

08008320 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b09c      	sub	sp, #112	; 0x70
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800832a:	236f      	movs	r3, #111	; 0x6f
 800832c:	18fb      	adds	r3, r7, r3
 800832e:	2200      	movs	r2, #0
 8008330:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008332:	687a      	ldr	r2, [r7, #4]
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	18d3      	adds	r3, r2, r3
 800833c:	881b      	ldrh	r3, [r3, #0]
 800833e:	b29a      	uxth	r2, r3
 8008340:	236c      	movs	r3, #108	; 0x6c
 8008342:	18fb      	adds	r3, r7, r3
 8008344:	49cf      	ldr	r1, [pc, #828]	; (8008684 <USB_ActivateEndpoint+0x364>)
 8008346:	400a      	ands	r2, r1
 8008348:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	78db      	ldrb	r3, [r3, #3]
 800834e:	2b03      	cmp	r3, #3
 8008350:	d017      	beq.n	8008382 <USB_ActivateEndpoint+0x62>
 8008352:	dc28      	bgt.n	80083a6 <USB_ActivateEndpoint+0x86>
 8008354:	2b02      	cmp	r3, #2
 8008356:	d00e      	beq.n	8008376 <USB_ActivateEndpoint+0x56>
 8008358:	dc25      	bgt.n	80083a6 <USB_ActivateEndpoint+0x86>
 800835a:	2b00      	cmp	r3, #0
 800835c:	d002      	beq.n	8008364 <USB_ActivateEndpoint+0x44>
 800835e:	2b01      	cmp	r3, #1
 8008360:	d018      	beq.n	8008394 <USB_ActivateEndpoint+0x74>
 8008362:	e020      	b.n	80083a6 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008364:	226c      	movs	r2, #108	; 0x6c
 8008366:	18bb      	adds	r3, r7, r2
 8008368:	18ba      	adds	r2, r7, r2
 800836a:	8812      	ldrh	r2, [r2, #0]
 800836c:	2180      	movs	r1, #128	; 0x80
 800836e:	0089      	lsls	r1, r1, #2
 8008370:	430a      	orrs	r2, r1
 8008372:	801a      	strh	r2, [r3, #0]
      break;
 8008374:	e01c      	b.n	80083b0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 8008376:	226c      	movs	r2, #108	; 0x6c
 8008378:	18bb      	adds	r3, r7, r2
 800837a:	18ba      	adds	r2, r7, r2
 800837c:	8812      	ldrh	r2, [r2, #0]
 800837e:	801a      	strh	r2, [r3, #0]
      break;
 8008380:	e016      	b.n	80083b0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008382:	226c      	movs	r2, #108	; 0x6c
 8008384:	18bb      	adds	r3, r7, r2
 8008386:	18ba      	adds	r2, r7, r2
 8008388:	8812      	ldrh	r2, [r2, #0]
 800838a:	21c0      	movs	r1, #192	; 0xc0
 800838c:	00c9      	lsls	r1, r1, #3
 800838e:	430a      	orrs	r2, r1
 8008390:	801a      	strh	r2, [r3, #0]
      break;
 8008392:	e00d      	b.n	80083b0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008394:	226c      	movs	r2, #108	; 0x6c
 8008396:	18bb      	adds	r3, r7, r2
 8008398:	18ba      	adds	r2, r7, r2
 800839a:	8812      	ldrh	r2, [r2, #0]
 800839c:	2180      	movs	r1, #128	; 0x80
 800839e:	00c9      	lsls	r1, r1, #3
 80083a0:	430a      	orrs	r2, r1
 80083a2:	801a      	strh	r2, [r3, #0]
      break;
 80083a4:	e004      	b.n	80083b0 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 80083a6:	236f      	movs	r3, #111	; 0x6f
 80083a8:	18fb      	adds	r3, r7, r3
 80083aa:	2201      	movs	r2, #1
 80083ac:	701a      	strb	r2, [r3, #0]
      break;
 80083ae:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	18d3      	adds	r3, r2, r3
 80083ba:	226c      	movs	r2, #108	; 0x6c
 80083bc:	18ba      	adds	r2, r7, r2
 80083be:	8812      	ldrh	r2, [r2, #0]
 80083c0:	49b1      	ldr	r1, [pc, #708]	; (8008688 <USB_ActivateEndpoint+0x368>)
 80083c2:	430a      	orrs	r2, r1
 80083c4:	b292      	uxth	r2, r2
 80083c6:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	18d3      	adds	r3, r2, r3
 80083d2:	881b      	ldrh	r3, [r3, #0]
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	b21b      	sxth	r3, r3
 80083d8:	4aac      	ldr	r2, [pc, #688]	; (800868c <USB_ActivateEndpoint+0x36c>)
 80083da:	4013      	ands	r3, r2
 80083dc:	b21a      	sxth	r2, r3
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	b21b      	sxth	r3, r3
 80083e4:	4313      	orrs	r3, r2
 80083e6:	b21a      	sxth	r2, r3
 80083e8:	2166      	movs	r1, #102	; 0x66
 80083ea:	187b      	adds	r3, r7, r1
 80083ec:	801a      	strh	r2, [r3, #0]
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	18d3      	adds	r3, r2, r3
 80083f8:	187a      	adds	r2, r7, r1
 80083fa:	8812      	ldrh	r2, [r2, #0]
 80083fc:	49a2      	ldr	r1, [pc, #648]	; (8008688 <USB_ActivateEndpoint+0x368>)
 80083fe:	430a      	orrs	r2, r1
 8008400:	b292      	uxth	r2, r2
 8008402:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	7b1b      	ldrb	r3, [r3, #12]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d000      	beq.n	800840e <USB_ActivateEndpoint+0xee>
 800840c:	e150      	b.n	80086b0 <USB_ActivateEndpoint+0x390>
  {
    if (ep->is_in != 0U)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	785b      	ldrb	r3, [r3, #1]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d100      	bne.n	8008418 <USB_ActivateEndpoint+0xf8>
 8008416:	e07a      	b.n	800850e <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	61bb      	str	r3, [r7, #24]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2250      	movs	r2, #80	; 0x50
 8008420:	5a9b      	ldrh	r3, [r3, r2]
 8008422:	b29b      	uxth	r3, r3
 8008424:	001a      	movs	r2, r3
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	189b      	adds	r3, r3, r2
 800842a:	61bb      	str	r3, [r7, #24]
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	00da      	lsls	r2, r3, #3
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	18d3      	adds	r3, r2, r3
 8008436:	2280      	movs	r2, #128	; 0x80
 8008438:	00d2      	lsls	r2, r2, #3
 800843a:	4694      	mov	ip, r2
 800843c:	4463      	add	r3, ip
 800843e:	617b      	str	r3, [r7, #20]
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	88db      	ldrh	r3, [r3, #6]
 8008444:	085b      	lsrs	r3, r3, #1
 8008446:	b29b      	uxth	r3, r3
 8008448:	18db      	adds	r3, r3, r3
 800844a:	b29a      	uxth	r2, r3
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	18d2      	adds	r2, r2, r3
 800845a:	2112      	movs	r1, #18
 800845c:	187b      	adds	r3, r7, r1
 800845e:	8812      	ldrh	r2, [r2, #0]
 8008460:	801a      	strh	r2, [r3, #0]
 8008462:	187b      	adds	r3, r7, r1
 8008464:	881b      	ldrh	r3, [r3, #0]
 8008466:	2240      	movs	r2, #64	; 0x40
 8008468:	4013      	ands	r3, r2
 800846a:	d016      	beq.n	800849a <USB_ActivateEndpoint+0x17a>
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	18d3      	adds	r3, r2, r3
 8008476:	881b      	ldrh	r3, [r3, #0]
 8008478:	b29a      	uxth	r2, r3
 800847a:	2010      	movs	r0, #16
 800847c:	183b      	adds	r3, r7, r0
 800847e:	4983      	ldr	r1, [pc, #524]	; (800868c <USB_ActivateEndpoint+0x36c>)
 8008480:	400a      	ands	r2, r1
 8008482:	801a      	strh	r2, [r3, #0]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	18d3      	adds	r3, r2, r3
 800848e:	183a      	adds	r2, r7, r0
 8008490:	8812      	ldrh	r2, [r2, #0]
 8008492:	497f      	ldr	r1, [pc, #508]	; (8008690 <USB_ActivateEndpoint+0x370>)
 8008494:	430a      	orrs	r2, r1
 8008496:	b292      	uxth	r2, r2
 8008498:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	78db      	ldrb	r3, [r3, #3]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d01d      	beq.n	80084de <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	18d3      	adds	r3, r2, r3
 80084ac:	881b      	ldrh	r3, [r3, #0]
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	200c      	movs	r0, #12
 80084b2:	183b      	adds	r3, r7, r0
 80084b4:	4977      	ldr	r1, [pc, #476]	; (8008694 <USB_ActivateEndpoint+0x374>)
 80084b6:	400a      	ands	r2, r1
 80084b8:	801a      	strh	r2, [r3, #0]
 80084ba:	183b      	adds	r3, r7, r0
 80084bc:	183a      	adds	r2, r7, r0
 80084be:	8812      	ldrh	r2, [r2, #0]
 80084c0:	2120      	movs	r1, #32
 80084c2:	404a      	eors	r2, r1
 80084c4:	801a      	strh	r2, [r3, #0]
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	18d3      	adds	r3, r2, r3
 80084d0:	183a      	adds	r2, r7, r0
 80084d2:	8812      	ldrh	r2, [r2, #0]
 80084d4:	496c      	ldr	r1, [pc, #432]	; (8008688 <USB_ActivateEndpoint+0x368>)
 80084d6:	430a      	orrs	r2, r1
 80084d8:	b292      	uxth	r2, r2
 80084da:	801a      	strh	r2, [r3, #0]
 80084dc:	e27a      	b.n	80089d4 <USB_ActivateEndpoint+0x6b4>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	18d3      	adds	r3, r2, r3
 80084e8:	881b      	ldrh	r3, [r3, #0]
 80084ea:	b29a      	uxth	r2, r3
 80084ec:	200e      	movs	r0, #14
 80084ee:	183b      	adds	r3, r7, r0
 80084f0:	4968      	ldr	r1, [pc, #416]	; (8008694 <USB_ActivateEndpoint+0x374>)
 80084f2:	400a      	ands	r2, r1
 80084f4:	801a      	strh	r2, [r3, #0]
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	18d3      	adds	r3, r2, r3
 8008500:	183a      	adds	r2, r7, r0
 8008502:	8812      	ldrh	r2, [r2, #0]
 8008504:	4960      	ldr	r1, [pc, #384]	; (8008688 <USB_ActivateEndpoint+0x368>)
 8008506:	430a      	orrs	r2, r1
 8008508:	b292      	uxth	r2, r2
 800850a:	801a      	strh	r2, [r3, #0]
 800850c:	e262      	b.n	80089d4 <USB_ActivateEndpoint+0x6b4>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	633b      	str	r3, [r7, #48]	; 0x30
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2250      	movs	r2, #80	; 0x50
 8008516:	5a9b      	ldrh	r3, [r3, r2]
 8008518:	b29b      	uxth	r3, r3
 800851a:	001a      	movs	r2, r3
 800851c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800851e:	189b      	adds	r3, r3, r2
 8008520:	633b      	str	r3, [r7, #48]	; 0x30
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	00da      	lsls	r2, r3, #3
 8008528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800852a:	18d3      	adds	r3, r2, r3
 800852c:	4a5a      	ldr	r2, [pc, #360]	; (8008698 <USB_ActivateEndpoint+0x378>)
 800852e:	4694      	mov	ip, r2
 8008530:	4463      	add	r3, ip
 8008532:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	88db      	ldrh	r3, [r3, #6]
 8008538:	085b      	lsrs	r3, r3, #1
 800853a:	b29b      	uxth	r3, r3
 800853c:	18db      	adds	r3, r3, r3
 800853e:	b29a      	uxth	r2, r3
 8008540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008542:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	62bb      	str	r3, [r7, #40]	; 0x28
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2250      	movs	r2, #80	; 0x50
 800854c:	5a9b      	ldrh	r3, [r3, r2]
 800854e:	b29b      	uxth	r3, r3
 8008550:	001a      	movs	r2, r3
 8008552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008554:	189b      	adds	r3, r3, r2
 8008556:	62bb      	str	r3, [r7, #40]	; 0x28
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	00da      	lsls	r2, r3, #3
 800855e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008560:	18d3      	adds	r3, r2, r3
 8008562:	4a4e      	ldr	r2, [pc, #312]	; (800869c <USB_ActivateEndpoint+0x37c>)
 8008564:	4694      	mov	ip, r2
 8008566:	4463      	add	r3, ip
 8008568:	627b      	str	r3, [r7, #36]	; 0x24
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d110      	bne.n	8008594 <USB_ActivateEndpoint+0x274>
 8008572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008574:	881b      	ldrh	r3, [r3, #0]
 8008576:	b29b      	uxth	r3, r3
 8008578:	4a49      	ldr	r2, [pc, #292]	; (80086a0 <USB_ActivateEndpoint+0x380>)
 800857a:	4013      	ands	r3, r2
 800857c:	b29a      	uxth	r2, r3
 800857e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008580:	801a      	strh	r2, [r3, #0]
 8008582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008584:	881b      	ldrh	r3, [r3, #0]
 8008586:	b29b      	uxth	r3, r3
 8008588:	4a46      	ldr	r2, [pc, #280]	; (80086a4 <USB_ActivateEndpoint+0x384>)
 800858a:	4313      	orrs	r3, r2
 800858c:	b29a      	uxth	r2, r3
 800858e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008590:	801a      	strh	r2, [r3, #0]
 8008592:	e02b      	b.n	80085ec <USB_ActivateEndpoint+0x2cc>
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	2b3e      	cmp	r3, #62	; 0x3e
 800859a:	d812      	bhi.n	80085c2 <USB_ActivateEndpoint+0x2a2>
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	085b      	lsrs	r3, r3, #1
 80085a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	691b      	ldr	r3, [r3, #16]
 80085a8:	2201      	movs	r2, #1
 80085aa:	4013      	ands	r3, r2
 80085ac:	d002      	beq.n	80085b4 <USB_ActivateEndpoint+0x294>
 80085ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80085b0:	3301      	adds	r3, #1
 80085b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80085b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	029b      	lsls	r3, r3, #10
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085be:	801a      	strh	r2, [r3, #0]
 80085c0:	e014      	b.n	80085ec <USB_ActivateEndpoint+0x2cc>
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	095b      	lsrs	r3, r3, #5
 80085c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	221f      	movs	r2, #31
 80085d0:	4013      	ands	r3, r2
 80085d2:	d102      	bne.n	80085da <USB_ActivateEndpoint+0x2ba>
 80085d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80085d6:	3b01      	subs	r3, #1
 80085d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80085da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80085dc:	b29b      	uxth	r3, r3
 80085de:	029b      	lsls	r3, r3, #10
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	4a30      	ldr	r2, [pc, #192]	; (80086a4 <USB_ActivateEndpoint+0x384>)
 80085e4:	4313      	orrs	r3, r2
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ea:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	18d2      	adds	r2, r2, r3
 80085f6:	2122      	movs	r1, #34	; 0x22
 80085f8:	187b      	adds	r3, r7, r1
 80085fa:	8812      	ldrh	r2, [r2, #0]
 80085fc:	801a      	strh	r2, [r3, #0]
 80085fe:	187b      	adds	r3, r7, r1
 8008600:	881a      	ldrh	r2, [r3, #0]
 8008602:	2380      	movs	r3, #128	; 0x80
 8008604:	01db      	lsls	r3, r3, #7
 8008606:	4013      	ands	r3, r2
 8008608:	d016      	beq.n	8008638 <USB_ActivateEndpoint+0x318>
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	18d3      	adds	r3, r2, r3
 8008614:	881b      	ldrh	r3, [r3, #0]
 8008616:	b29a      	uxth	r2, r3
 8008618:	2020      	movs	r0, #32
 800861a:	183b      	adds	r3, r7, r0
 800861c:	491b      	ldr	r1, [pc, #108]	; (800868c <USB_ActivateEndpoint+0x36c>)
 800861e:	400a      	ands	r2, r1
 8008620:	801a      	strh	r2, [r3, #0]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	18d3      	adds	r3, r2, r3
 800862c:	183a      	adds	r2, r7, r0
 800862e:	8812      	ldrh	r2, [r2, #0]
 8008630:	491d      	ldr	r1, [pc, #116]	; (80086a8 <USB_ActivateEndpoint+0x388>)
 8008632:	430a      	orrs	r2, r1
 8008634:	b292      	uxth	r2, r2
 8008636:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008638:	687a      	ldr	r2, [r7, #4]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	18d3      	adds	r3, r2, r3
 8008642:	881b      	ldrh	r3, [r3, #0]
 8008644:	b29a      	uxth	r2, r3
 8008646:	201e      	movs	r0, #30
 8008648:	183b      	adds	r3, r7, r0
 800864a:	4918      	ldr	r1, [pc, #96]	; (80086ac <USB_ActivateEndpoint+0x38c>)
 800864c:	400a      	ands	r2, r1
 800864e:	801a      	strh	r2, [r3, #0]
 8008650:	183b      	adds	r3, r7, r0
 8008652:	183a      	adds	r2, r7, r0
 8008654:	8812      	ldrh	r2, [r2, #0]
 8008656:	2180      	movs	r1, #128	; 0x80
 8008658:	0149      	lsls	r1, r1, #5
 800865a:	404a      	eors	r2, r1
 800865c:	801a      	strh	r2, [r3, #0]
 800865e:	183b      	adds	r3, r7, r0
 8008660:	183a      	adds	r2, r7, r0
 8008662:	8812      	ldrh	r2, [r2, #0]
 8008664:	2180      	movs	r1, #128	; 0x80
 8008666:	0189      	lsls	r1, r1, #6
 8008668:	404a      	eors	r2, r1
 800866a:	801a      	strh	r2, [r3, #0]
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	18d3      	adds	r3, r2, r3
 8008676:	183a      	adds	r2, r7, r0
 8008678:	8812      	ldrh	r2, [r2, #0]
 800867a:	4903      	ldr	r1, [pc, #12]	; (8008688 <USB_ActivateEndpoint+0x368>)
 800867c:	430a      	orrs	r2, r1
 800867e:	b292      	uxth	r2, r2
 8008680:	801a      	strh	r2, [r3, #0]
 8008682:	e1a7      	b.n	80089d4 <USB_ActivateEndpoint+0x6b4>
 8008684:	ffff898f 	.word	0xffff898f
 8008688:	ffff8080 	.word	0xffff8080
 800868c:	ffff8f8f 	.word	0xffff8f8f
 8008690:	ffff80c0 	.word	0xffff80c0
 8008694:	ffff8fbf 	.word	0xffff8fbf
 8008698:	00000404 	.word	0x00000404
 800869c:	00000406 	.word	0x00000406
 80086a0:	ffff83ff 	.word	0xffff83ff
 80086a4:	ffff8000 	.word	0xffff8000
 80086a8:	ffffc080 	.word	0xffffc080
 80086ac:	ffffbf8f 	.word	0xffffbf8f
    }
  }
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	78db      	ldrb	r3, [r3, #3]
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d117      	bne.n	80086e8 <USB_ActivateEndpoint+0x3c8>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	18d3      	adds	r3, r2, r3
 80086c2:	881b      	ldrh	r3, [r3, #0]
 80086c4:	b29a      	uxth	r2, r3
 80086c6:	2062      	movs	r0, #98	; 0x62
 80086c8:	183b      	adds	r3, r7, r0
 80086ca:	49c6      	ldr	r1, [pc, #792]	; (80089e4 <USB_ActivateEndpoint+0x6c4>)
 80086cc:	400a      	ands	r2, r1
 80086ce:	801a      	strh	r2, [r3, #0]
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	18d3      	adds	r3, r2, r3
 80086da:	183a      	adds	r2, r7, r0
 80086dc:	8812      	ldrh	r2, [r2, #0]
 80086de:	49c2      	ldr	r1, [pc, #776]	; (80089e8 <USB_ActivateEndpoint+0x6c8>)
 80086e0:	430a      	orrs	r2, r1
 80086e2:	b292      	uxth	r2, r2
 80086e4:	801a      	strh	r2, [r3, #0]
 80086e6:	e016      	b.n	8008716 <USB_ActivateEndpoint+0x3f6>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	18d3      	adds	r3, r2, r3
 80086f2:	881b      	ldrh	r3, [r3, #0]
 80086f4:	b29a      	uxth	r2, r3
 80086f6:	2064      	movs	r0, #100	; 0x64
 80086f8:	183b      	adds	r3, r7, r0
 80086fa:	49bc      	ldr	r1, [pc, #752]	; (80089ec <USB_ActivateEndpoint+0x6cc>)
 80086fc:	400a      	ands	r2, r1
 80086fe:	801a      	strh	r2, [r3, #0]
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	18d3      	adds	r3, r2, r3
 800870a:	183a      	adds	r2, r7, r0
 800870c:	8812      	ldrh	r2, [r2, #0]
 800870e:	49b8      	ldr	r1, [pc, #736]	; (80089f0 <USB_ActivateEndpoint+0x6d0>)
 8008710:	430a      	orrs	r2, r1
 8008712:	b292      	uxth	r2, r2
 8008714:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	65fb      	str	r3, [r7, #92]	; 0x5c
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2250      	movs	r2, #80	; 0x50
 800871e:	5a9b      	ldrh	r3, [r3, r2]
 8008720:	b29b      	uxth	r3, r3
 8008722:	001a      	movs	r2, r3
 8008724:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008726:	189b      	adds	r3, r3, r2
 8008728:	65fb      	str	r3, [r7, #92]	; 0x5c
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	00da      	lsls	r2, r3, #3
 8008730:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008732:	18d3      	adds	r3, r2, r3
 8008734:	2280      	movs	r2, #128	; 0x80
 8008736:	00d2      	lsls	r2, r2, #3
 8008738:	4694      	mov	ip, r2
 800873a:	4463      	add	r3, ip
 800873c:	65bb      	str	r3, [r7, #88]	; 0x58
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	891b      	ldrh	r3, [r3, #8]
 8008742:	085b      	lsrs	r3, r3, #1
 8008744:	b29b      	uxth	r3, r3
 8008746:	18db      	adds	r3, r3, r3
 8008748:	b29a      	uxth	r2, r3
 800874a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800874c:	801a      	strh	r2, [r3, #0]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	657b      	str	r3, [r7, #84]	; 0x54
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2250      	movs	r2, #80	; 0x50
 8008756:	5a9b      	ldrh	r3, [r3, r2]
 8008758:	b29b      	uxth	r3, r3
 800875a:	001a      	movs	r2, r3
 800875c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800875e:	189b      	adds	r3, r3, r2
 8008760:	657b      	str	r3, [r7, #84]	; 0x54
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	00da      	lsls	r2, r3, #3
 8008768:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800876a:	18d3      	adds	r3, r2, r3
 800876c:	4aa1      	ldr	r2, [pc, #644]	; (80089f4 <USB_ActivateEndpoint+0x6d4>)
 800876e:	4694      	mov	ip, r2
 8008770:	4463      	add	r3, ip
 8008772:	653b      	str	r3, [r7, #80]	; 0x50
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	895b      	ldrh	r3, [r3, #10]
 8008778:	085b      	lsrs	r3, r3, #1
 800877a:	b29b      	uxth	r3, r3
 800877c:	18db      	adds	r3, r3, r3
 800877e:	b29a      	uxth	r2, r3
 8008780:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008782:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	785b      	ldrb	r3, [r3, #1]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d000      	beq.n	800878e <USB_ActivateEndpoint+0x46e>
 800878c:	e087      	b.n	800889e <USB_ActivateEndpoint+0x57e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800878e:	687a      	ldr	r2, [r7, #4]
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	18d2      	adds	r2, r2, r3
 8008798:	2140      	movs	r1, #64	; 0x40
 800879a:	187b      	adds	r3, r7, r1
 800879c:	8812      	ldrh	r2, [r2, #0]
 800879e:	801a      	strh	r2, [r3, #0]
 80087a0:	187b      	adds	r3, r7, r1
 80087a2:	881a      	ldrh	r2, [r3, #0]
 80087a4:	2380      	movs	r3, #128	; 0x80
 80087a6:	01db      	lsls	r3, r3, #7
 80087a8:	4013      	ands	r3, r2
 80087aa:	d016      	beq.n	80087da <USB_ActivateEndpoint+0x4ba>
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	18d3      	adds	r3, r2, r3
 80087b6:	881b      	ldrh	r3, [r3, #0]
 80087b8:	b29a      	uxth	r2, r3
 80087ba:	203e      	movs	r0, #62	; 0x3e
 80087bc:	183b      	adds	r3, r7, r0
 80087be:	4989      	ldr	r1, [pc, #548]	; (80089e4 <USB_ActivateEndpoint+0x6c4>)
 80087c0:	400a      	ands	r2, r1
 80087c2:	801a      	strh	r2, [r3, #0]
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	18d3      	adds	r3, r2, r3
 80087ce:	183a      	adds	r2, r7, r0
 80087d0:	8812      	ldrh	r2, [r2, #0]
 80087d2:	4989      	ldr	r1, [pc, #548]	; (80089f8 <USB_ActivateEndpoint+0x6d8>)
 80087d4:	430a      	orrs	r2, r1
 80087d6:	b292      	uxth	r2, r2
 80087d8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	18d2      	adds	r2, r2, r3
 80087e4:	213c      	movs	r1, #60	; 0x3c
 80087e6:	187b      	adds	r3, r7, r1
 80087e8:	8812      	ldrh	r2, [r2, #0]
 80087ea:	801a      	strh	r2, [r3, #0]
 80087ec:	187b      	adds	r3, r7, r1
 80087ee:	881b      	ldrh	r3, [r3, #0]
 80087f0:	2240      	movs	r2, #64	; 0x40
 80087f2:	4013      	ands	r3, r2
 80087f4:	d016      	beq.n	8008824 <USB_ActivateEndpoint+0x504>
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	18d3      	adds	r3, r2, r3
 8008800:	881b      	ldrh	r3, [r3, #0]
 8008802:	b29a      	uxth	r2, r3
 8008804:	203a      	movs	r0, #58	; 0x3a
 8008806:	183b      	adds	r3, r7, r0
 8008808:	4976      	ldr	r1, [pc, #472]	; (80089e4 <USB_ActivateEndpoint+0x6c4>)
 800880a:	400a      	ands	r2, r1
 800880c:	801a      	strh	r2, [r3, #0]
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	18d3      	adds	r3, r2, r3
 8008818:	183a      	adds	r2, r7, r0
 800881a:	8812      	ldrh	r2, [r2, #0]
 800881c:	4977      	ldr	r1, [pc, #476]	; (80089fc <USB_ActivateEndpoint+0x6dc>)
 800881e:	430a      	orrs	r2, r1
 8008820:	b292      	uxth	r2, r2
 8008822:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	18d3      	adds	r3, r2, r3
 800882e:	881b      	ldrh	r3, [r3, #0]
 8008830:	b29a      	uxth	r2, r3
 8008832:	2038      	movs	r0, #56	; 0x38
 8008834:	183b      	adds	r3, r7, r0
 8008836:	4972      	ldr	r1, [pc, #456]	; (8008a00 <USB_ActivateEndpoint+0x6e0>)
 8008838:	400a      	ands	r2, r1
 800883a:	801a      	strh	r2, [r3, #0]
 800883c:	183b      	adds	r3, r7, r0
 800883e:	183a      	adds	r2, r7, r0
 8008840:	8812      	ldrh	r2, [r2, #0]
 8008842:	2180      	movs	r1, #128	; 0x80
 8008844:	0149      	lsls	r1, r1, #5
 8008846:	404a      	eors	r2, r1
 8008848:	801a      	strh	r2, [r3, #0]
 800884a:	183b      	adds	r3, r7, r0
 800884c:	183a      	adds	r2, r7, r0
 800884e:	8812      	ldrh	r2, [r2, #0]
 8008850:	2180      	movs	r1, #128	; 0x80
 8008852:	0189      	lsls	r1, r1, #6
 8008854:	404a      	eors	r2, r1
 8008856:	801a      	strh	r2, [r3, #0]
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	18d3      	adds	r3, r2, r3
 8008862:	183a      	adds	r2, r7, r0
 8008864:	8812      	ldrh	r2, [r2, #0]
 8008866:	4962      	ldr	r1, [pc, #392]	; (80089f0 <USB_ActivateEndpoint+0x6d0>)
 8008868:	430a      	orrs	r2, r1
 800886a:	b292      	uxth	r2, r2
 800886c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	18d3      	adds	r3, r2, r3
 8008878:	881b      	ldrh	r3, [r3, #0]
 800887a:	b29a      	uxth	r2, r3
 800887c:	2036      	movs	r0, #54	; 0x36
 800887e:	183b      	adds	r3, r7, r0
 8008880:	4960      	ldr	r1, [pc, #384]	; (8008a04 <USB_ActivateEndpoint+0x6e4>)
 8008882:	400a      	ands	r2, r1
 8008884:	801a      	strh	r2, [r3, #0]
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	18d3      	adds	r3, r2, r3
 8008890:	183a      	adds	r2, r7, r0
 8008892:	8812      	ldrh	r2, [r2, #0]
 8008894:	4956      	ldr	r1, [pc, #344]	; (80089f0 <USB_ActivateEndpoint+0x6d0>)
 8008896:	430a      	orrs	r2, r1
 8008898:	b292      	uxth	r2, r2
 800889a:	801a      	strh	r2, [r3, #0]
 800889c:	e09a      	b.n	80089d4 <USB_ActivateEndpoint+0x6b4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	18d2      	adds	r2, r2, r3
 80088a8:	214e      	movs	r1, #78	; 0x4e
 80088aa:	187b      	adds	r3, r7, r1
 80088ac:	8812      	ldrh	r2, [r2, #0]
 80088ae:	801a      	strh	r2, [r3, #0]
 80088b0:	187b      	adds	r3, r7, r1
 80088b2:	881a      	ldrh	r2, [r3, #0]
 80088b4:	2380      	movs	r3, #128	; 0x80
 80088b6:	01db      	lsls	r3, r3, #7
 80088b8:	4013      	ands	r3, r2
 80088ba:	d016      	beq.n	80088ea <USB_ActivateEndpoint+0x5ca>
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	18d3      	adds	r3, r2, r3
 80088c6:	881b      	ldrh	r3, [r3, #0]
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	204c      	movs	r0, #76	; 0x4c
 80088cc:	183b      	adds	r3, r7, r0
 80088ce:	4945      	ldr	r1, [pc, #276]	; (80089e4 <USB_ActivateEndpoint+0x6c4>)
 80088d0:	400a      	ands	r2, r1
 80088d2:	801a      	strh	r2, [r3, #0]
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	18d3      	adds	r3, r2, r3
 80088de:	183a      	adds	r2, r7, r0
 80088e0:	8812      	ldrh	r2, [r2, #0]
 80088e2:	4945      	ldr	r1, [pc, #276]	; (80089f8 <USB_ActivateEndpoint+0x6d8>)
 80088e4:	430a      	orrs	r2, r1
 80088e6:	b292      	uxth	r2, r2
 80088e8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	18d2      	adds	r2, r2, r3
 80088f4:	214a      	movs	r1, #74	; 0x4a
 80088f6:	187b      	adds	r3, r7, r1
 80088f8:	8812      	ldrh	r2, [r2, #0]
 80088fa:	801a      	strh	r2, [r3, #0]
 80088fc:	187b      	adds	r3, r7, r1
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	2240      	movs	r2, #64	; 0x40
 8008902:	4013      	ands	r3, r2
 8008904:	d016      	beq.n	8008934 <USB_ActivateEndpoint+0x614>
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	18d3      	adds	r3, r2, r3
 8008910:	881b      	ldrh	r3, [r3, #0]
 8008912:	b29a      	uxth	r2, r3
 8008914:	2048      	movs	r0, #72	; 0x48
 8008916:	183b      	adds	r3, r7, r0
 8008918:	4932      	ldr	r1, [pc, #200]	; (80089e4 <USB_ActivateEndpoint+0x6c4>)
 800891a:	400a      	ands	r2, r1
 800891c:	801a      	strh	r2, [r3, #0]
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	18d3      	adds	r3, r2, r3
 8008928:	183a      	adds	r2, r7, r0
 800892a:	8812      	ldrh	r2, [r2, #0]
 800892c:	4933      	ldr	r1, [pc, #204]	; (80089fc <USB_ActivateEndpoint+0x6dc>)
 800892e:	430a      	orrs	r2, r1
 8008930:	b292      	uxth	r2, r2
 8008932:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	78db      	ldrb	r3, [r3, #3]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d01d      	beq.n	8008978 <USB_ActivateEndpoint+0x658>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	781b      	ldrb	r3, [r3, #0]
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	18d3      	adds	r3, r2, r3
 8008946:	881b      	ldrh	r3, [r3, #0]
 8008948:	b29a      	uxth	r2, r3
 800894a:	2044      	movs	r0, #68	; 0x44
 800894c:	183b      	adds	r3, r7, r0
 800894e:	492d      	ldr	r1, [pc, #180]	; (8008a04 <USB_ActivateEndpoint+0x6e4>)
 8008950:	400a      	ands	r2, r1
 8008952:	801a      	strh	r2, [r3, #0]
 8008954:	183b      	adds	r3, r7, r0
 8008956:	183a      	adds	r2, r7, r0
 8008958:	8812      	ldrh	r2, [r2, #0]
 800895a:	2120      	movs	r1, #32
 800895c:	404a      	eors	r2, r1
 800895e:	801a      	strh	r2, [r3, #0]
 8008960:	687a      	ldr	r2, [r7, #4]
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	18d3      	adds	r3, r2, r3
 800896a:	183a      	adds	r2, r7, r0
 800896c:	8812      	ldrh	r2, [r2, #0]
 800896e:	4920      	ldr	r1, [pc, #128]	; (80089f0 <USB_ActivateEndpoint+0x6d0>)
 8008970:	430a      	orrs	r2, r1
 8008972:	b292      	uxth	r2, r2
 8008974:	801a      	strh	r2, [r3, #0]
 8008976:	e016      	b.n	80089a6 <USB_ActivateEndpoint+0x686>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	18d3      	adds	r3, r2, r3
 8008982:	881b      	ldrh	r3, [r3, #0]
 8008984:	b29a      	uxth	r2, r3
 8008986:	2046      	movs	r0, #70	; 0x46
 8008988:	183b      	adds	r3, r7, r0
 800898a:	491e      	ldr	r1, [pc, #120]	; (8008a04 <USB_ActivateEndpoint+0x6e4>)
 800898c:	400a      	ands	r2, r1
 800898e:	801a      	strh	r2, [r3, #0]
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	18d3      	adds	r3, r2, r3
 800899a:	183a      	adds	r2, r7, r0
 800899c:	8812      	ldrh	r2, [r2, #0]
 800899e:	4914      	ldr	r1, [pc, #80]	; (80089f0 <USB_ActivateEndpoint+0x6d0>)
 80089a0:	430a      	orrs	r2, r1
 80089a2:	b292      	uxth	r2, r2
 80089a4:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80089a6:	687a      	ldr	r2, [r7, #4]
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	18d3      	adds	r3, r2, r3
 80089b0:	881b      	ldrh	r3, [r3, #0]
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	2042      	movs	r0, #66	; 0x42
 80089b6:	183b      	adds	r3, r7, r0
 80089b8:	4911      	ldr	r1, [pc, #68]	; (8008a00 <USB_ActivateEndpoint+0x6e0>)
 80089ba:	400a      	ands	r2, r1
 80089bc:	801a      	strh	r2, [r3, #0]
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	18d3      	adds	r3, r2, r3
 80089c8:	183a      	adds	r2, r7, r0
 80089ca:	8812      	ldrh	r2, [r2, #0]
 80089cc:	4908      	ldr	r1, [pc, #32]	; (80089f0 <USB_ActivateEndpoint+0x6d0>)
 80089ce:	430a      	orrs	r2, r1
 80089d0:	b292      	uxth	r2, r2
 80089d2:	801a      	strh	r2, [r3, #0]
    }
  }

  return ret;
 80089d4:	236f      	movs	r3, #111	; 0x6f
 80089d6:	18fb      	adds	r3, r7, r3
 80089d8:	781b      	ldrb	r3, [r3, #0]
}
 80089da:	0018      	movs	r0, r3
 80089dc:	46bd      	mov	sp, r7
 80089de:	b01c      	add	sp, #112	; 0x70
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	46c0      	nop			; (mov r8, r8)
 80089e4:	ffff8f8f 	.word	0xffff8f8f
 80089e8:	ffff8180 	.word	0xffff8180
 80089ec:	ffff8e8f 	.word	0xffff8e8f
 80089f0:	ffff8080 	.word	0xffff8080
 80089f4:	00000404 	.word	0x00000404
 80089f8:	ffffc080 	.word	0xffffc080
 80089fc:	ffff80c0 	.word	0xffff80c0
 8008a00:	ffffbf8f 	.word	0xffffbf8f
 8008a04:	ffff8fbf 	.word	0xffff8fbf

08008a08 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b08c      	sub	sp, #48	; 0x30
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	7b1b      	ldrb	r3, [r3, #12]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d000      	beq.n	8008a1c <USB_DeactivateEndpoint+0x14>
 8008a1a:	e07e      	b.n	8008b1a <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	785b      	ldrb	r3, [r3, #1]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d03c      	beq.n	8008a9e <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	18d2      	adds	r2, r2, r3
 8008a2e:	210c      	movs	r1, #12
 8008a30:	187b      	adds	r3, r7, r1
 8008a32:	8812      	ldrh	r2, [r2, #0]
 8008a34:	801a      	strh	r2, [r3, #0]
 8008a36:	187b      	adds	r3, r7, r1
 8008a38:	881b      	ldrh	r3, [r3, #0]
 8008a3a:	2240      	movs	r2, #64	; 0x40
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	d016      	beq.n	8008a6e <USB_DeactivateEndpoint+0x66>
 8008a40:	687a      	ldr	r2, [r7, #4]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	18d3      	adds	r3, r2, r3
 8008a4a:	881b      	ldrh	r3, [r3, #0]
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	200a      	movs	r0, #10
 8008a50:	183b      	adds	r3, r7, r0
 8008a52:	49c7      	ldr	r1, [pc, #796]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008a54:	400a      	ands	r2, r1
 8008a56:	801a      	strh	r2, [r3, #0]
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	18d3      	adds	r3, r2, r3
 8008a62:	183a      	adds	r2, r7, r0
 8008a64:	8812      	ldrh	r2, [r2, #0]
 8008a66:	49c3      	ldr	r1, [pc, #780]	; (8008d74 <USB_DeactivateEndpoint+0x36c>)
 8008a68:	430a      	orrs	r2, r1
 8008a6a:	b292      	uxth	r2, r2
 8008a6c:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	18d3      	adds	r3, r2, r3
 8008a78:	881b      	ldrh	r3, [r3, #0]
 8008a7a:	b29a      	uxth	r2, r3
 8008a7c:	2008      	movs	r0, #8
 8008a7e:	183b      	adds	r3, r7, r0
 8008a80:	49bd      	ldr	r1, [pc, #756]	; (8008d78 <USB_DeactivateEndpoint+0x370>)
 8008a82:	400a      	ands	r2, r1
 8008a84:	801a      	strh	r2, [r3, #0]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	18d3      	adds	r3, r2, r3
 8008a90:	183a      	adds	r2, r7, r0
 8008a92:	8812      	ldrh	r2, [r2, #0]
 8008a94:	49b9      	ldr	r1, [pc, #740]	; (8008d7c <USB_DeactivateEndpoint+0x374>)
 8008a96:	430a      	orrs	r2, r1
 8008a98:	b292      	uxth	r2, r2
 8008a9a:	801a      	strh	r2, [r3, #0]
 8008a9c:	e163      	b.n	8008d66 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	18d2      	adds	r2, r2, r3
 8008aa8:	2112      	movs	r1, #18
 8008aaa:	187b      	adds	r3, r7, r1
 8008aac:	8812      	ldrh	r2, [r2, #0]
 8008aae:	801a      	strh	r2, [r3, #0]
 8008ab0:	187b      	adds	r3, r7, r1
 8008ab2:	881a      	ldrh	r2, [r3, #0]
 8008ab4:	2380      	movs	r3, #128	; 0x80
 8008ab6:	01db      	lsls	r3, r3, #7
 8008ab8:	4013      	ands	r3, r2
 8008aba:	d016      	beq.n	8008aea <USB_DeactivateEndpoint+0xe2>
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	18d3      	adds	r3, r2, r3
 8008ac6:	881b      	ldrh	r3, [r3, #0]
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	2010      	movs	r0, #16
 8008acc:	183b      	adds	r3, r7, r0
 8008ace:	49a8      	ldr	r1, [pc, #672]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008ad0:	400a      	ands	r2, r1
 8008ad2:	801a      	strh	r2, [r3, #0]
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	18d3      	adds	r3, r2, r3
 8008ade:	183a      	adds	r2, r7, r0
 8008ae0:	8812      	ldrh	r2, [r2, #0]
 8008ae2:	49a7      	ldr	r1, [pc, #668]	; (8008d80 <USB_DeactivateEndpoint+0x378>)
 8008ae4:	430a      	orrs	r2, r1
 8008ae6:	b292      	uxth	r2, r2
 8008ae8:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	18d3      	adds	r3, r2, r3
 8008af4:	881b      	ldrh	r3, [r3, #0]
 8008af6:	b29a      	uxth	r2, r3
 8008af8:	200e      	movs	r0, #14
 8008afa:	183b      	adds	r3, r7, r0
 8008afc:	49a1      	ldr	r1, [pc, #644]	; (8008d84 <USB_DeactivateEndpoint+0x37c>)
 8008afe:	400a      	ands	r2, r1
 8008b00:	801a      	strh	r2, [r3, #0]
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	009b      	lsls	r3, r3, #2
 8008b0a:	18d3      	adds	r3, r2, r3
 8008b0c:	183a      	adds	r2, r7, r0
 8008b0e:	8812      	ldrh	r2, [r2, #0]
 8008b10:	499a      	ldr	r1, [pc, #616]	; (8008d7c <USB_DeactivateEndpoint+0x374>)
 8008b12:	430a      	orrs	r2, r1
 8008b14:	b292      	uxth	r2, r2
 8008b16:	801a      	strh	r2, [r3, #0]
 8008b18:	e125      	b.n	8008d66 <USB_DeactivateEndpoint+0x35e>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	785b      	ldrb	r3, [r3, #1]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d000      	beq.n	8008b24 <USB_DeactivateEndpoint+0x11c>
 8008b22:	e090      	b.n	8008c46 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	18d2      	adds	r2, r2, r3
 8008b2e:	2120      	movs	r1, #32
 8008b30:	187b      	adds	r3, r7, r1
 8008b32:	8812      	ldrh	r2, [r2, #0]
 8008b34:	801a      	strh	r2, [r3, #0]
 8008b36:	187b      	adds	r3, r7, r1
 8008b38:	881a      	ldrh	r2, [r3, #0]
 8008b3a:	2380      	movs	r3, #128	; 0x80
 8008b3c:	01db      	lsls	r3, r3, #7
 8008b3e:	4013      	ands	r3, r2
 8008b40:	d016      	beq.n	8008b70 <USB_DeactivateEndpoint+0x168>
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	18d3      	adds	r3, r2, r3
 8008b4c:	881b      	ldrh	r3, [r3, #0]
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	201e      	movs	r0, #30
 8008b52:	183b      	adds	r3, r7, r0
 8008b54:	4986      	ldr	r1, [pc, #536]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008b56:	400a      	ands	r2, r1
 8008b58:	801a      	strh	r2, [r3, #0]
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	18d3      	adds	r3, r2, r3
 8008b64:	183a      	adds	r2, r7, r0
 8008b66:	8812      	ldrh	r2, [r2, #0]
 8008b68:	4985      	ldr	r1, [pc, #532]	; (8008d80 <USB_DeactivateEndpoint+0x378>)
 8008b6a:	430a      	orrs	r2, r1
 8008b6c:	b292      	uxth	r2, r2
 8008b6e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	18d2      	adds	r2, r2, r3
 8008b7a:	211c      	movs	r1, #28
 8008b7c:	187b      	adds	r3, r7, r1
 8008b7e:	8812      	ldrh	r2, [r2, #0]
 8008b80:	801a      	strh	r2, [r3, #0]
 8008b82:	187b      	adds	r3, r7, r1
 8008b84:	881b      	ldrh	r3, [r3, #0]
 8008b86:	2240      	movs	r2, #64	; 0x40
 8008b88:	4013      	ands	r3, r2
 8008b8a:	d016      	beq.n	8008bba <USB_DeactivateEndpoint+0x1b2>
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	18d3      	adds	r3, r2, r3
 8008b96:	881b      	ldrh	r3, [r3, #0]
 8008b98:	b29a      	uxth	r2, r3
 8008b9a:	201a      	movs	r0, #26
 8008b9c:	183b      	adds	r3, r7, r0
 8008b9e:	4974      	ldr	r1, [pc, #464]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008ba0:	400a      	ands	r2, r1
 8008ba2:	801a      	strh	r2, [r3, #0]
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	18d3      	adds	r3, r2, r3
 8008bae:	183a      	adds	r2, r7, r0
 8008bb0:	8812      	ldrh	r2, [r2, #0]
 8008bb2:	4970      	ldr	r1, [pc, #448]	; (8008d74 <USB_DeactivateEndpoint+0x36c>)
 8008bb4:	430a      	orrs	r2, r1
 8008bb6:	b292      	uxth	r2, r2
 8008bb8:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	18d3      	adds	r3, r2, r3
 8008bc4:	881b      	ldrh	r3, [r3, #0]
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	2018      	movs	r0, #24
 8008bca:	183b      	adds	r3, r7, r0
 8008bcc:	4968      	ldr	r1, [pc, #416]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008bce:	400a      	ands	r2, r1
 8008bd0:	801a      	strh	r2, [r3, #0]
 8008bd2:	687a      	ldr	r2, [r7, #4]
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	18d3      	adds	r3, r2, r3
 8008bdc:	183a      	adds	r2, r7, r0
 8008bde:	8812      	ldrh	r2, [r2, #0]
 8008be0:	4964      	ldr	r1, [pc, #400]	; (8008d74 <USB_DeactivateEndpoint+0x36c>)
 8008be2:	430a      	orrs	r2, r1
 8008be4:	b292      	uxth	r2, r2
 8008be6:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	18d3      	adds	r3, r2, r3
 8008bf2:	881b      	ldrh	r3, [r3, #0]
 8008bf4:	b29a      	uxth	r2, r3
 8008bf6:	2016      	movs	r0, #22
 8008bf8:	183b      	adds	r3, r7, r0
 8008bfa:	4962      	ldr	r1, [pc, #392]	; (8008d84 <USB_DeactivateEndpoint+0x37c>)
 8008bfc:	400a      	ands	r2, r1
 8008bfe:	801a      	strh	r2, [r3, #0]
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	18d3      	adds	r3, r2, r3
 8008c0a:	183a      	adds	r2, r7, r0
 8008c0c:	8812      	ldrh	r2, [r2, #0]
 8008c0e:	495b      	ldr	r1, [pc, #364]	; (8008d7c <USB_DeactivateEndpoint+0x374>)
 8008c10:	430a      	orrs	r2, r1
 8008c12:	b292      	uxth	r2, r2
 8008c14:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	18d3      	adds	r3, r2, r3
 8008c20:	881b      	ldrh	r3, [r3, #0]
 8008c22:	b29a      	uxth	r2, r3
 8008c24:	2014      	movs	r0, #20
 8008c26:	183b      	adds	r3, r7, r0
 8008c28:	4953      	ldr	r1, [pc, #332]	; (8008d78 <USB_DeactivateEndpoint+0x370>)
 8008c2a:	400a      	ands	r2, r1
 8008c2c:	801a      	strh	r2, [r3, #0]
 8008c2e:	687a      	ldr	r2, [r7, #4]
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	18d3      	adds	r3, r2, r3
 8008c38:	183a      	adds	r2, r7, r0
 8008c3a:	8812      	ldrh	r2, [r2, #0]
 8008c3c:	494f      	ldr	r1, [pc, #316]	; (8008d7c <USB_DeactivateEndpoint+0x374>)
 8008c3e:	430a      	orrs	r2, r1
 8008c40:	b292      	uxth	r2, r2
 8008c42:	801a      	strh	r2, [r3, #0]
 8008c44:	e08f      	b.n	8008d66 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	18d2      	adds	r2, r2, r3
 8008c50:	212e      	movs	r1, #46	; 0x2e
 8008c52:	187b      	adds	r3, r7, r1
 8008c54:	8812      	ldrh	r2, [r2, #0]
 8008c56:	801a      	strh	r2, [r3, #0]
 8008c58:	187b      	adds	r3, r7, r1
 8008c5a:	881a      	ldrh	r2, [r3, #0]
 8008c5c:	2380      	movs	r3, #128	; 0x80
 8008c5e:	01db      	lsls	r3, r3, #7
 8008c60:	4013      	ands	r3, r2
 8008c62:	d016      	beq.n	8008c92 <USB_DeactivateEndpoint+0x28a>
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	18d3      	adds	r3, r2, r3
 8008c6e:	881b      	ldrh	r3, [r3, #0]
 8008c70:	b29a      	uxth	r2, r3
 8008c72:	202c      	movs	r0, #44	; 0x2c
 8008c74:	183b      	adds	r3, r7, r0
 8008c76:	493e      	ldr	r1, [pc, #248]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008c78:	400a      	ands	r2, r1
 8008c7a:	801a      	strh	r2, [r3, #0]
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	18d3      	adds	r3, r2, r3
 8008c86:	183a      	adds	r2, r7, r0
 8008c88:	8812      	ldrh	r2, [r2, #0]
 8008c8a:	493d      	ldr	r1, [pc, #244]	; (8008d80 <USB_DeactivateEndpoint+0x378>)
 8008c8c:	430a      	orrs	r2, r1
 8008c8e:	b292      	uxth	r2, r2
 8008c90:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	18d2      	adds	r2, r2, r3
 8008c9c:	212a      	movs	r1, #42	; 0x2a
 8008c9e:	187b      	adds	r3, r7, r1
 8008ca0:	8812      	ldrh	r2, [r2, #0]
 8008ca2:	801a      	strh	r2, [r3, #0]
 8008ca4:	187b      	adds	r3, r7, r1
 8008ca6:	881b      	ldrh	r3, [r3, #0]
 8008ca8:	2240      	movs	r2, #64	; 0x40
 8008caa:	4013      	ands	r3, r2
 8008cac:	d016      	beq.n	8008cdc <USB_DeactivateEndpoint+0x2d4>
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	18d3      	adds	r3, r2, r3
 8008cb8:	881b      	ldrh	r3, [r3, #0]
 8008cba:	b29a      	uxth	r2, r3
 8008cbc:	2028      	movs	r0, #40	; 0x28
 8008cbe:	183b      	adds	r3, r7, r0
 8008cc0:	492b      	ldr	r1, [pc, #172]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008cc2:	400a      	ands	r2, r1
 8008cc4:	801a      	strh	r2, [r3, #0]
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	18d3      	adds	r3, r2, r3
 8008cd0:	183a      	adds	r2, r7, r0
 8008cd2:	8812      	ldrh	r2, [r2, #0]
 8008cd4:	4927      	ldr	r1, [pc, #156]	; (8008d74 <USB_DeactivateEndpoint+0x36c>)
 8008cd6:	430a      	orrs	r2, r1
 8008cd8:	b292      	uxth	r2, r2
 8008cda:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	18d3      	adds	r3, r2, r3
 8008ce6:	881b      	ldrh	r3, [r3, #0]
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	2026      	movs	r0, #38	; 0x26
 8008cec:	183b      	adds	r3, r7, r0
 8008cee:	4920      	ldr	r1, [pc, #128]	; (8008d70 <USB_DeactivateEndpoint+0x368>)
 8008cf0:	400a      	ands	r2, r1
 8008cf2:	801a      	strh	r2, [r3, #0]
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	18d3      	adds	r3, r2, r3
 8008cfe:	183a      	adds	r2, r7, r0
 8008d00:	8812      	ldrh	r2, [r2, #0]
 8008d02:	491f      	ldr	r1, [pc, #124]	; (8008d80 <USB_DeactivateEndpoint+0x378>)
 8008d04:	430a      	orrs	r2, r1
 8008d06:	b292      	uxth	r2, r2
 8008d08:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	18d3      	adds	r3, r2, r3
 8008d14:	881b      	ldrh	r3, [r3, #0]
 8008d16:	b29a      	uxth	r2, r3
 8008d18:	2024      	movs	r0, #36	; 0x24
 8008d1a:	183b      	adds	r3, r7, r0
 8008d1c:	4916      	ldr	r1, [pc, #88]	; (8008d78 <USB_DeactivateEndpoint+0x370>)
 8008d1e:	400a      	ands	r2, r1
 8008d20:	801a      	strh	r2, [r3, #0]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	18d3      	adds	r3, r2, r3
 8008d2c:	183a      	adds	r2, r7, r0
 8008d2e:	8812      	ldrh	r2, [r2, #0]
 8008d30:	4912      	ldr	r1, [pc, #72]	; (8008d7c <USB_DeactivateEndpoint+0x374>)
 8008d32:	430a      	orrs	r2, r1
 8008d34:	b292      	uxth	r2, r2
 8008d36:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	18d3      	adds	r3, r2, r3
 8008d42:	881b      	ldrh	r3, [r3, #0]
 8008d44:	b29a      	uxth	r2, r3
 8008d46:	2022      	movs	r0, #34	; 0x22
 8008d48:	183b      	adds	r3, r7, r0
 8008d4a:	490e      	ldr	r1, [pc, #56]	; (8008d84 <USB_DeactivateEndpoint+0x37c>)
 8008d4c:	400a      	ands	r2, r1
 8008d4e:	801a      	strh	r2, [r3, #0]
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	18d3      	adds	r3, r2, r3
 8008d5a:	183a      	adds	r2, r7, r0
 8008d5c:	8812      	ldrh	r2, [r2, #0]
 8008d5e:	4907      	ldr	r1, [pc, #28]	; (8008d7c <USB_DeactivateEndpoint+0x374>)
 8008d60:	430a      	orrs	r2, r1
 8008d62:	b292      	uxth	r2, r2
 8008d64:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	0018      	movs	r0, r3
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	b00c      	add	sp, #48	; 0x30
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	ffff8f8f 	.word	0xffff8f8f
 8008d74:	ffff80c0 	.word	0xffff80c0
 8008d78:	ffff8fbf 	.word	0xffff8fbf
 8008d7c:	ffff8080 	.word	0xffff8080
 8008d80:	ffffc080 	.word	0xffffc080
 8008d84:	ffffbf8f 	.word	0xffffbf8f

08008d88 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008d88:	b590      	push	{r4, r7, lr}
 8008d8a:	b0c3      	sub	sp, #268	; 0x10c
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	6039      	str	r1, [r7, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	785b      	ldrb	r3, [r3, #1]
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d001      	beq.n	8008d9e <USB_EPStartXfer+0x16>
 8008d9a:	f000 fcef 	bl	800977c <USB_EPStartXfer+0x9f4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	699a      	ldr	r2, [r3, #24]
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d905      	bls.n	8008db6 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	691b      	ldr	r3, [r3, #16]
 8008dae:	1d7a      	adds	r2, r7, #5
 8008db0:	32ff      	adds	r2, #255	; 0xff
 8008db2:	6013      	str	r3, [r2, #0]
 8008db4:	e004      	b.n	8008dc0 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	699b      	ldr	r3, [r3, #24]
 8008dba:	1d7a      	adds	r2, r7, #5
 8008dbc:	32ff      	adds	r2, #255	; 0xff
 8008dbe:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	7b1b      	ldrb	r3, [r3, #12]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d125      	bne.n	8008e14 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	6959      	ldr	r1, [r3, #20]
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	88da      	ldrh	r2, [r3, #6]
 8008dd0:	1d7b      	adds	r3, r7, #5
 8008dd2:	33ff      	adds	r3, #255	; 0xff
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f001 f9c9 	bl	800a170 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	613b      	str	r3, [r7, #16]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2250      	movs	r2, #80	; 0x50
 8008de6:	5a9b      	ldrh	r3, [r3, r2]
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	001a      	movs	r2, r3
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	189b      	adds	r3, r3, r2
 8008df0:	613b      	str	r3, [r7, #16]
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	00da      	lsls	r2, r3, #3
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	18d3      	adds	r3, r2, r3
 8008dfc:	4acc      	ldr	r2, [pc, #816]	; (8009130 <USB_EPStartXfer+0x3a8>)
 8008dfe:	4694      	mov	ip, r2
 8008e00:	4463      	add	r3, ip
 8008e02:	60fb      	str	r3, [r7, #12]
 8008e04:	1d7b      	adds	r3, r7, #5
 8008e06:	33ff      	adds	r3, #255	; 0xff
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	b29a      	uxth	r2, r3
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	801a      	strh	r2, [r3, #0]
 8008e10:	f000 fc8f 	bl	8009732 <USB_EPStartXfer+0x9aa>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	78db      	ldrb	r3, [r3, #3]
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d000      	beq.n	8008e1e <USB_EPStartXfer+0x96>
 8008e1c:	e33a      	b.n	8009494 <USB_EPStartXfer+0x70c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	6a1a      	ldr	r2, [r3, #32]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d800      	bhi.n	8008e2c <USB_EPStartXfer+0xa4>
 8008e2a:	e2df      	b.n	80093ec <USB_EPStartXfer+0x664>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	18d3      	adds	r3, r2, r3
 8008e36:	881b      	ldrh	r3, [r3, #0]
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	2056      	movs	r0, #86	; 0x56
 8008e3c:	183b      	adds	r3, r7, r0
 8008e3e:	49bd      	ldr	r1, [pc, #756]	; (8009134 <USB_EPStartXfer+0x3ac>)
 8008e40:	400a      	ands	r2, r1
 8008e42:	801a      	strh	r2, [r3, #0]
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	18d3      	adds	r3, r2, r3
 8008e4e:	183a      	adds	r2, r7, r0
 8008e50:	8812      	ldrh	r2, [r2, #0]
 8008e52:	49b9      	ldr	r1, [pc, #740]	; (8009138 <USB_EPStartXfer+0x3b0>)
 8008e54:	430a      	orrs	r2, r1
 8008e56:	b292      	uxth	r2, r2
 8008e58:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	6a1a      	ldr	r2, [r3, #32]
 8008e5e:	1d7b      	adds	r3, r7, #5
 8008e60:	33ff      	adds	r3, #255	; 0xff
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	1ad2      	subs	r2, r2, r3
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	18d3      	adds	r3, r2, r3
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	001a      	movs	r2, r3
 8008e7a:	2340      	movs	r3, #64	; 0x40
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	d100      	bne.n	8008e82 <USB_EPStartXfer+0xfa>
 8008e80:	e162      	b.n	8009148 <USB_EPStartXfer+0x3c0>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	633b      	str	r3, [r7, #48]	; 0x30
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	785b      	ldrb	r3, [r3, #1]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d16a      	bne.n	8008f64 <USB_EPStartXfer+0x1dc>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2250      	movs	r2, #80	; 0x50
 8008e96:	5a9b      	ldrh	r3, [r3, r2]
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	001a      	movs	r2, r3
 8008e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9e:	189b      	adds	r3, r3, r2
 8008ea0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	00da      	lsls	r2, r3, #3
 8008ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eaa:	18d3      	adds	r3, r2, r3
 8008eac:	4aa3      	ldr	r2, [pc, #652]	; (800913c <USB_EPStartXfer+0x3b4>)
 8008eae:	4694      	mov	ip, r2
 8008eb0:	4463      	add	r3, ip
 8008eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8008eb4:	1d7b      	adds	r3, r7, #5
 8008eb6:	33ff      	adds	r3, #255	; 0xff
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d110      	bne.n	8008ee0 <USB_EPStartXfer+0x158>
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec0:	881b      	ldrh	r3, [r3, #0]
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	4a9e      	ldr	r2, [pc, #632]	; (8009140 <USB_EPStartXfer+0x3b8>)
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ecc:	801a      	strh	r2, [r3, #0]
 8008ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed0:	881b      	ldrh	r3, [r3, #0]
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	4a9b      	ldr	r2, [pc, #620]	; (8009144 <USB_EPStartXfer+0x3bc>)
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	b29a      	uxth	r2, r3
 8008eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008edc:	801a      	strh	r2, [r3, #0]
 8008ede:	e05c      	b.n	8008f9a <USB_EPStartXfer+0x212>
 8008ee0:	1d7b      	adds	r3, r7, #5
 8008ee2:	33ff      	adds	r3, #255	; 0xff
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b3e      	cmp	r3, #62	; 0x3e
 8008ee8:	d81c      	bhi.n	8008f24 <USB_EPStartXfer+0x19c>
 8008eea:	1d7b      	adds	r3, r7, #5
 8008eec:	33ff      	adds	r3, #255	; 0xff
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	085b      	lsrs	r3, r3, #1
 8008ef2:	1c7a      	adds	r2, r7, #1
 8008ef4:	32ff      	adds	r2, #255	; 0xff
 8008ef6:	6013      	str	r3, [r2, #0]
 8008ef8:	1d7b      	adds	r3, r7, #5
 8008efa:	33ff      	adds	r3, #255	; 0xff
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2201      	movs	r2, #1
 8008f00:	4013      	ands	r3, r2
 8008f02:	d006      	beq.n	8008f12 <USB_EPStartXfer+0x18a>
 8008f04:	1c7b      	adds	r3, r7, #1
 8008f06:	33ff      	adds	r3, #255	; 0xff
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	1c7a      	adds	r2, r7, #1
 8008f0e:	32ff      	adds	r2, #255	; 0xff
 8008f10:	6013      	str	r3, [r2, #0]
 8008f12:	1c7b      	adds	r3, r7, #1
 8008f14:	33ff      	adds	r3, #255	; 0xff
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	029b      	lsls	r3, r3, #10
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f20:	801a      	strh	r2, [r3, #0]
 8008f22:	e03a      	b.n	8008f9a <USB_EPStartXfer+0x212>
 8008f24:	1d7b      	adds	r3, r7, #5
 8008f26:	33ff      	adds	r3, #255	; 0xff
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	095b      	lsrs	r3, r3, #5
 8008f2c:	1c7a      	adds	r2, r7, #1
 8008f2e:	32ff      	adds	r2, #255	; 0xff
 8008f30:	6013      	str	r3, [r2, #0]
 8008f32:	1d7b      	adds	r3, r7, #5
 8008f34:	33ff      	adds	r3, #255	; 0xff
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	221f      	movs	r2, #31
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	d106      	bne.n	8008f4c <USB_EPStartXfer+0x1c4>
 8008f3e:	1c7b      	adds	r3, r7, #1
 8008f40:	33ff      	adds	r3, #255	; 0xff
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	3b01      	subs	r3, #1
 8008f46:	1c7a      	adds	r2, r7, #1
 8008f48:	32ff      	adds	r2, #255	; 0xff
 8008f4a:	6013      	str	r3, [r2, #0]
 8008f4c:	1c7b      	adds	r3, r7, #1
 8008f4e:	33ff      	adds	r3, #255	; 0xff
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	029b      	lsls	r3, r3, #10
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	4a7a      	ldr	r2, [pc, #488]	; (8009144 <USB_EPStartXfer+0x3bc>)
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f60:	801a      	strh	r2, [r3, #0]
 8008f62:	e01a      	b.n	8008f9a <USB_EPStartXfer+0x212>
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	785b      	ldrb	r3, [r3, #1]
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d116      	bne.n	8008f9a <USB_EPStartXfer+0x212>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2250      	movs	r2, #80	; 0x50
 8008f70:	5a9b      	ldrh	r3, [r3, r2]
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	001a      	movs	r2, r3
 8008f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f78:	189b      	adds	r3, r3, r2
 8008f7a:	633b      	str	r3, [r7, #48]	; 0x30
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	00da      	lsls	r2, r3, #3
 8008f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f84:	18d3      	adds	r3, r2, r3
 8008f86:	4a6d      	ldr	r2, [pc, #436]	; (800913c <USB_EPStartXfer+0x3b4>)
 8008f88:	4694      	mov	ip, r2
 8008f8a:	4463      	add	r3, ip
 8008f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f8e:	1d7b      	adds	r3, r7, #5
 8008f90:	33ff      	adds	r3, #255	; 0xff
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f98:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008f9a:	2076      	movs	r0, #118	; 0x76
 8008f9c:	183b      	adds	r3, r7, r0
 8008f9e:	683a      	ldr	r2, [r7, #0]
 8008fa0:	8952      	ldrh	r2, [r2, #10]
 8008fa2:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	6959      	ldr	r1, [r3, #20]
 8008fa8:	1d7b      	adds	r3, r7, #5
 8008faa:	33ff      	adds	r3, #255	; 0xff
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	b29c      	uxth	r4, r3
 8008fb0:	183b      	adds	r3, r7, r0
 8008fb2:	881a      	ldrh	r2, [r3, #0]
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	0023      	movs	r3, r4
 8008fb8:	f001 f8da 	bl	800a170 <USB_WritePMA>
            ep->xfer_buff += len;
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	695a      	ldr	r2, [r3, #20]
 8008fc0:	1d7b      	adds	r3, r7, #5
 8008fc2:	33ff      	adds	r3, #255	; 0xff
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	18d2      	adds	r2, r2, r3
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	6a1a      	ldr	r2, [r3, #32]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d908      	bls.n	8008fea <USB_EPStartXfer+0x262>
            {
              ep->xfer_len_db -= len;
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	6a1a      	ldr	r2, [r3, #32]
 8008fdc:	1d7b      	adds	r3, r7, #5
 8008fde:	33ff      	adds	r3, #255	; 0xff
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	1ad2      	subs	r2, r2, r3
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	621a      	str	r2, [r3, #32]
 8008fe8:	e007      	b.n	8008ffa <USB_EPStartXfer+0x272>
            }
            else
            {
              len = ep->xfer_len_db;
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	1d7a      	adds	r2, r7, #5
 8008ff0:	32ff      	adds	r2, #255	; 0xff
 8008ff2:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	785b      	ldrb	r3, [r3, #1]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d166      	bne.n	80090d0 <USB_EPStartXfer+0x348>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	61bb      	str	r3, [r7, #24]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2250      	movs	r2, #80	; 0x50
 800900a:	5a9b      	ldrh	r3, [r3, r2]
 800900c:	b29b      	uxth	r3, r3
 800900e:	001a      	movs	r2, r3
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	189b      	adds	r3, r3, r2
 8009014:	61bb      	str	r3, [r7, #24]
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	00da      	lsls	r2, r3, #3
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	18d3      	adds	r3, r2, r3
 8009020:	4a43      	ldr	r2, [pc, #268]	; (8009130 <USB_EPStartXfer+0x3a8>)
 8009022:	4694      	mov	ip, r2
 8009024:	4463      	add	r3, ip
 8009026:	617b      	str	r3, [r7, #20]
 8009028:	1d7b      	adds	r3, r7, #5
 800902a:	33ff      	adds	r3, #255	; 0xff
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d110      	bne.n	8009054 <USB_EPStartXfer+0x2cc>
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	881b      	ldrh	r3, [r3, #0]
 8009036:	b29b      	uxth	r3, r3
 8009038:	4a41      	ldr	r2, [pc, #260]	; (8009140 <USB_EPStartXfer+0x3b8>)
 800903a:	4013      	ands	r3, r2
 800903c:	b29a      	uxth	r2, r3
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	801a      	strh	r2, [r3, #0]
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	b29b      	uxth	r3, r3
 8009048:	4a3e      	ldr	r2, [pc, #248]	; (8009144 <USB_EPStartXfer+0x3bc>)
 800904a:	4313      	orrs	r3, r2
 800904c:	b29a      	uxth	r2, r3
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	801a      	strh	r2, [r3, #0]
 8009052:	e05a      	b.n	800910a <USB_EPStartXfer+0x382>
 8009054:	1d7b      	adds	r3, r7, #5
 8009056:	33ff      	adds	r3, #255	; 0xff
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2b3e      	cmp	r3, #62	; 0x3e
 800905c:	d81a      	bhi.n	8009094 <USB_EPStartXfer+0x30c>
 800905e:	1d7b      	adds	r3, r7, #5
 8009060:	33ff      	adds	r3, #255	; 0xff
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	085b      	lsrs	r3, r3, #1
 8009066:	21fc      	movs	r1, #252	; 0xfc
 8009068:	187a      	adds	r2, r7, r1
 800906a:	6013      	str	r3, [r2, #0]
 800906c:	1d7b      	adds	r3, r7, #5
 800906e:	33ff      	adds	r3, #255	; 0xff
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	2201      	movs	r2, #1
 8009074:	4013      	ands	r3, r2
 8009076:	d004      	beq.n	8009082 <USB_EPStartXfer+0x2fa>
 8009078:	187b      	adds	r3, r7, r1
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3301      	adds	r3, #1
 800907e:	187a      	adds	r2, r7, r1
 8009080:	6013      	str	r3, [r2, #0]
 8009082:	23fc      	movs	r3, #252	; 0xfc
 8009084:	18fb      	adds	r3, r7, r3
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	b29b      	uxth	r3, r3
 800908a:	029b      	lsls	r3, r3, #10
 800908c:	b29a      	uxth	r2, r3
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	801a      	strh	r2, [r3, #0]
 8009092:	e03a      	b.n	800910a <USB_EPStartXfer+0x382>
 8009094:	1d7b      	adds	r3, r7, #5
 8009096:	33ff      	adds	r3, #255	; 0xff
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	095b      	lsrs	r3, r3, #5
 800909c:	21fc      	movs	r1, #252	; 0xfc
 800909e:	187a      	adds	r2, r7, r1
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	1d7b      	adds	r3, r7, #5
 80090a4:	33ff      	adds	r3, #255	; 0xff
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	221f      	movs	r2, #31
 80090aa:	4013      	ands	r3, r2
 80090ac:	d104      	bne.n	80090b8 <USB_EPStartXfer+0x330>
 80090ae:	187b      	adds	r3, r7, r1
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3b01      	subs	r3, #1
 80090b4:	187a      	adds	r2, r7, r1
 80090b6:	6013      	str	r3, [r2, #0]
 80090b8:	23fc      	movs	r3, #252	; 0xfc
 80090ba:	18fb      	adds	r3, r7, r3
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	b29b      	uxth	r3, r3
 80090c0:	029b      	lsls	r3, r3, #10
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	4a1f      	ldr	r2, [pc, #124]	; (8009144 <USB_EPStartXfer+0x3bc>)
 80090c6:	4313      	orrs	r3, r2
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	801a      	strh	r2, [r3, #0]
 80090ce:	e01c      	b.n	800910a <USB_EPStartXfer+0x382>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	785b      	ldrb	r3, [r3, #1]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d118      	bne.n	800910a <USB_EPStartXfer+0x382>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	623b      	str	r3, [r7, #32]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2250      	movs	r2, #80	; 0x50
 80090e0:	5a9b      	ldrh	r3, [r3, r2]
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	001a      	movs	r2, r3
 80090e6:	6a3b      	ldr	r3, [r7, #32]
 80090e8:	189b      	adds	r3, r3, r2
 80090ea:	623b      	str	r3, [r7, #32]
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	00da      	lsls	r2, r3, #3
 80090f2:	6a3b      	ldr	r3, [r7, #32]
 80090f4:	18d3      	adds	r3, r2, r3
 80090f6:	4a0e      	ldr	r2, [pc, #56]	; (8009130 <USB_EPStartXfer+0x3a8>)
 80090f8:	4694      	mov	ip, r2
 80090fa:	4463      	add	r3, ip
 80090fc:	61fb      	str	r3, [r7, #28]
 80090fe:	1d7b      	adds	r3, r7, #5
 8009100:	33ff      	adds	r3, #255	; 0xff
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	b29a      	uxth	r2, r3
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800910a:	2076      	movs	r0, #118	; 0x76
 800910c:	183b      	adds	r3, r7, r0
 800910e:	683a      	ldr	r2, [r7, #0]
 8009110:	8912      	ldrh	r2, [r2, #8]
 8009112:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	6959      	ldr	r1, [r3, #20]
 8009118:	1d7b      	adds	r3, r7, #5
 800911a:	33ff      	adds	r3, #255	; 0xff
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	b29c      	uxth	r4, r3
 8009120:	183b      	adds	r3, r7, r0
 8009122:	881a      	ldrh	r2, [r3, #0]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	0023      	movs	r3, r4
 8009128:	f001 f822 	bl	800a170 <USB_WritePMA>
 800912c:	e301      	b.n	8009732 <USB_EPStartXfer+0x9aa>
 800912e:	46c0      	nop			; (mov r8, r8)
 8009130:	00000402 	.word	0x00000402
 8009134:	ffff8f8f 	.word	0xffff8f8f
 8009138:	ffff8180 	.word	0xffff8180
 800913c:	00000406 	.word	0x00000406
 8009140:	ffff83ff 	.word	0xffff83ff
 8009144:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	785b      	ldrb	r3, [r3, #1]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d166      	bne.n	800921e <USB_EPStartXfer+0x496>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	64bb      	str	r3, [r7, #72]	; 0x48
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2250      	movs	r2, #80	; 0x50
 8009158:	5a9b      	ldrh	r3, [r3, r2]
 800915a:	b29b      	uxth	r3, r3
 800915c:	001a      	movs	r2, r3
 800915e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009160:	189b      	adds	r3, r3, r2
 8009162:	64bb      	str	r3, [r7, #72]	; 0x48
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	00da      	lsls	r2, r3, #3
 800916a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800916c:	18d3      	adds	r3, r2, r3
 800916e:	4ac3      	ldr	r2, [pc, #780]	; (800947c <USB_EPStartXfer+0x6f4>)
 8009170:	4694      	mov	ip, r2
 8009172:	4463      	add	r3, ip
 8009174:	647b      	str	r3, [r7, #68]	; 0x44
 8009176:	1d7b      	adds	r3, r7, #5
 8009178:	33ff      	adds	r3, #255	; 0xff
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d110      	bne.n	80091a2 <USB_EPStartXfer+0x41a>
 8009180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009182:	881b      	ldrh	r3, [r3, #0]
 8009184:	b29b      	uxth	r3, r3
 8009186:	4abe      	ldr	r2, [pc, #760]	; (8009480 <USB_EPStartXfer+0x6f8>)
 8009188:	4013      	ands	r3, r2
 800918a:	b29a      	uxth	r2, r3
 800918c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800918e:	801a      	strh	r2, [r3, #0]
 8009190:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009192:	881b      	ldrh	r3, [r3, #0]
 8009194:	b29b      	uxth	r3, r3
 8009196:	4abb      	ldr	r2, [pc, #748]	; (8009484 <USB_EPStartXfer+0x6fc>)
 8009198:	4313      	orrs	r3, r2
 800919a:	b29a      	uxth	r2, r3
 800919c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800919e:	801a      	strh	r2, [r3, #0]
 80091a0:	e05a      	b.n	8009258 <USB_EPStartXfer+0x4d0>
 80091a2:	1d7b      	adds	r3, r7, #5
 80091a4:	33ff      	adds	r3, #255	; 0xff
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b3e      	cmp	r3, #62	; 0x3e
 80091aa:	d81a      	bhi.n	80091e2 <USB_EPStartXfer+0x45a>
 80091ac:	1d7b      	adds	r3, r7, #5
 80091ae:	33ff      	adds	r3, #255	; 0xff
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	085b      	lsrs	r3, r3, #1
 80091b4:	21f8      	movs	r1, #248	; 0xf8
 80091b6:	187a      	adds	r2, r7, r1
 80091b8:	6013      	str	r3, [r2, #0]
 80091ba:	1d7b      	adds	r3, r7, #5
 80091bc:	33ff      	adds	r3, #255	; 0xff
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2201      	movs	r2, #1
 80091c2:	4013      	ands	r3, r2
 80091c4:	d004      	beq.n	80091d0 <USB_EPStartXfer+0x448>
 80091c6:	187b      	adds	r3, r7, r1
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3301      	adds	r3, #1
 80091cc:	187a      	adds	r2, r7, r1
 80091ce:	6013      	str	r3, [r2, #0]
 80091d0:	23f8      	movs	r3, #248	; 0xf8
 80091d2:	18fb      	adds	r3, r7, r3
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	029b      	lsls	r3, r3, #10
 80091da:	b29a      	uxth	r2, r3
 80091dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091de:	801a      	strh	r2, [r3, #0]
 80091e0:	e03a      	b.n	8009258 <USB_EPStartXfer+0x4d0>
 80091e2:	1d7b      	adds	r3, r7, #5
 80091e4:	33ff      	adds	r3, #255	; 0xff
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	095b      	lsrs	r3, r3, #5
 80091ea:	21f8      	movs	r1, #248	; 0xf8
 80091ec:	187a      	adds	r2, r7, r1
 80091ee:	6013      	str	r3, [r2, #0]
 80091f0:	1d7b      	adds	r3, r7, #5
 80091f2:	33ff      	adds	r3, #255	; 0xff
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	221f      	movs	r2, #31
 80091f8:	4013      	ands	r3, r2
 80091fa:	d104      	bne.n	8009206 <USB_EPStartXfer+0x47e>
 80091fc:	187b      	adds	r3, r7, r1
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	3b01      	subs	r3, #1
 8009202:	187a      	adds	r2, r7, r1
 8009204:	6013      	str	r3, [r2, #0]
 8009206:	23f8      	movs	r3, #248	; 0xf8
 8009208:	18fb      	adds	r3, r7, r3
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	b29b      	uxth	r3, r3
 800920e:	029b      	lsls	r3, r3, #10
 8009210:	b29b      	uxth	r3, r3
 8009212:	4a9c      	ldr	r2, [pc, #624]	; (8009484 <USB_EPStartXfer+0x6fc>)
 8009214:	4313      	orrs	r3, r2
 8009216:	b29a      	uxth	r2, r3
 8009218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800921a:	801a      	strh	r2, [r3, #0]
 800921c:	e01c      	b.n	8009258 <USB_EPStartXfer+0x4d0>
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	785b      	ldrb	r3, [r3, #1]
 8009222:	2b01      	cmp	r3, #1
 8009224:	d118      	bne.n	8009258 <USB_EPStartXfer+0x4d0>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	653b      	str	r3, [r7, #80]	; 0x50
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2250      	movs	r2, #80	; 0x50
 800922e:	5a9b      	ldrh	r3, [r3, r2]
 8009230:	b29b      	uxth	r3, r3
 8009232:	001a      	movs	r2, r3
 8009234:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009236:	189b      	adds	r3, r3, r2
 8009238:	653b      	str	r3, [r7, #80]	; 0x50
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	00da      	lsls	r2, r3, #3
 8009240:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009242:	18d3      	adds	r3, r2, r3
 8009244:	4a8d      	ldr	r2, [pc, #564]	; (800947c <USB_EPStartXfer+0x6f4>)
 8009246:	4694      	mov	ip, r2
 8009248:	4463      	add	r3, ip
 800924a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800924c:	1d7b      	adds	r3, r7, #5
 800924e:	33ff      	adds	r3, #255	; 0xff
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	b29a      	uxth	r2, r3
 8009254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009256:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009258:	2076      	movs	r0, #118	; 0x76
 800925a:	183b      	adds	r3, r7, r0
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	8912      	ldrh	r2, [r2, #8]
 8009260:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	6959      	ldr	r1, [r3, #20]
 8009266:	1d7b      	adds	r3, r7, #5
 8009268:	33ff      	adds	r3, #255	; 0xff
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	b29c      	uxth	r4, r3
 800926e:	183b      	adds	r3, r7, r0
 8009270:	881a      	ldrh	r2, [r3, #0]
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	0023      	movs	r3, r4
 8009276:	f000 ff7b 	bl	800a170 <USB_WritePMA>
            ep->xfer_buff += len;
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	695a      	ldr	r2, [r3, #20]
 800927e:	1d7b      	adds	r3, r7, #5
 8009280:	33ff      	adds	r3, #255	; 0xff
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	18d2      	adds	r2, r2, r3
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	6a1a      	ldr	r2, [r3, #32]
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	691b      	ldr	r3, [r3, #16]
 8009292:	429a      	cmp	r2, r3
 8009294:	d908      	bls.n	80092a8 <USB_EPStartXfer+0x520>
            {
              ep->xfer_len_db -= len;
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	6a1a      	ldr	r2, [r3, #32]
 800929a:	1d7b      	adds	r3, r7, #5
 800929c:	33ff      	adds	r3, #255	; 0xff
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	1ad2      	subs	r2, r2, r3
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	621a      	str	r2, [r3, #32]
 80092a6:	e007      	b.n	80092b8 <USB_EPStartXfer+0x530>
            }
            else
            {
              len = ep->xfer_len_db;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	6a1b      	ldr	r3, [r3, #32]
 80092ac:	1d7a      	adds	r2, r7, #5
 80092ae:	32ff      	adds	r2, #255	; 0xff
 80092b0:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	2200      	movs	r2, #0
 80092b6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	643b      	str	r3, [r7, #64]	; 0x40
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	785b      	ldrb	r3, [r3, #1]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d166      	bne.n	8009392 <USB_EPStartXfer+0x60a>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2250      	movs	r2, #80	; 0x50
 80092cc:	5a9b      	ldrh	r3, [r3, r2]
 80092ce:	b29b      	uxth	r3, r3
 80092d0:	001a      	movs	r2, r3
 80092d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d4:	189b      	adds	r3, r3, r2
 80092d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	00da      	lsls	r2, r3, #3
 80092de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092e0:	18d3      	adds	r3, r2, r3
 80092e2:	4a69      	ldr	r2, [pc, #420]	; (8009488 <USB_EPStartXfer+0x700>)
 80092e4:	4694      	mov	ip, r2
 80092e6:	4463      	add	r3, ip
 80092e8:	637b      	str	r3, [r7, #52]	; 0x34
 80092ea:	1d7b      	adds	r3, r7, #5
 80092ec:	33ff      	adds	r3, #255	; 0xff
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d110      	bne.n	8009316 <USB_EPStartXfer+0x58e>
 80092f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	4a61      	ldr	r2, [pc, #388]	; (8009480 <USB_EPStartXfer+0x6f8>)
 80092fc:	4013      	ands	r3, r2
 80092fe:	b29a      	uxth	r2, r3
 8009300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009302:	801a      	strh	r2, [r3, #0]
 8009304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009306:	881b      	ldrh	r3, [r3, #0]
 8009308:	b29b      	uxth	r3, r3
 800930a:	4a5e      	ldr	r2, [pc, #376]	; (8009484 <USB_EPStartXfer+0x6fc>)
 800930c:	4313      	orrs	r3, r2
 800930e:	b29a      	uxth	r2, r3
 8009310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009312:	801a      	strh	r2, [r3, #0]
 8009314:	e058      	b.n	80093c8 <USB_EPStartXfer+0x640>
 8009316:	1d7b      	adds	r3, r7, #5
 8009318:	33ff      	adds	r3, #255	; 0xff
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2b3e      	cmp	r3, #62	; 0x3e
 800931e:	d81a      	bhi.n	8009356 <USB_EPStartXfer+0x5ce>
 8009320:	1d7b      	adds	r3, r7, #5
 8009322:	33ff      	adds	r3, #255	; 0xff
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	085b      	lsrs	r3, r3, #1
 8009328:	21f4      	movs	r1, #244	; 0xf4
 800932a:	187a      	adds	r2, r7, r1
 800932c:	6013      	str	r3, [r2, #0]
 800932e:	1d7b      	adds	r3, r7, #5
 8009330:	33ff      	adds	r3, #255	; 0xff
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2201      	movs	r2, #1
 8009336:	4013      	ands	r3, r2
 8009338:	d004      	beq.n	8009344 <USB_EPStartXfer+0x5bc>
 800933a:	187b      	adds	r3, r7, r1
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3301      	adds	r3, #1
 8009340:	187a      	adds	r2, r7, r1
 8009342:	6013      	str	r3, [r2, #0]
 8009344:	23f4      	movs	r3, #244	; 0xf4
 8009346:	18fb      	adds	r3, r7, r3
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	b29b      	uxth	r3, r3
 800934c:	029b      	lsls	r3, r3, #10
 800934e:	b29a      	uxth	r2, r3
 8009350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009352:	801a      	strh	r2, [r3, #0]
 8009354:	e038      	b.n	80093c8 <USB_EPStartXfer+0x640>
 8009356:	1d7b      	adds	r3, r7, #5
 8009358:	33ff      	adds	r3, #255	; 0xff
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	095b      	lsrs	r3, r3, #5
 800935e:	21f4      	movs	r1, #244	; 0xf4
 8009360:	187a      	adds	r2, r7, r1
 8009362:	6013      	str	r3, [r2, #0]
 8009364:	1d7b      	adds	r3, r7, #5
 8009366:	33ff      	adds	r3, #255	; 0xff
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	221f      	movs	r2, #31
 800936c:	4013      	ands	r3, r2
 800936e:	d104      	bne.n	800937a <USB_EPStartXfer+0x5f2>
 8009370:	187b      	adds	r3, r7, r1
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	3b01      	subs	r3, #1
 8009376:	187a      	adds	r2, r7, r1
 8009378:	6013      	str	r3, [r2, #0]
 800937a:	23f4      	movs	r3, #244	; 0xf4
 800937c:	18fb      	adds	r3, r7, r3
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	b29b      	uxth	r3, r3
 8009382:	029b      	lsls	r3, r3, #10
 8009384:	b29b      	uxth	r3, r3
 8009386:	4a3f      	ldr	r2, [pc, #252]	; (8009484 <USB_EPStartXfer+0x6fc>)
 8009388:	4313      	orrs	r3, r2
 800938a:	b29a      	uxth	r2, r3
 800938c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800938e:	801a      	strh	r2, [r3, #0]
 8009390:	e01a      	b.n	80093c8 <USB_EPStartXfer+0x640>
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	785b      	ldrb	r3, [r3, #1]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d116      	bne.n	80093c8 <USB_EPStartXfer+0x640>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2250      	movs	r2, #80	; 0x50
 800939e:	5a9b      	ldrh	r3, [r3, r2]
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	001a      	movs	r2, r3
 80093a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093a6:	189b      	adds	r3, r3, r2
 80093a8:	643b      	str	r3, [r7, #64]	; 0x40
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	00da      	lsls	r2, r3, #3
 80093b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093b2:	18d3      	adds	r3, r2, r3
 80093b4:	4a34      	ldr	r2, [pc, #208]	; (8009488 <USB_EPStartXfer+0x700>)
 80093b6:	4694      	mov	ip, r2
 80093b8:	4463      	add	r3, ip
 80093ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093bc:	1d7b      	adds	r3, r7, #5
 80093be:	33ff      	adds	r3, #255	; 0xff
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	b29a      	uxth	r2, r3
 80093c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093c6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80093c8:	2076      	movs	r0, #118	; 0x76
 80093ca:	183b      	adds	r3, r7, r0
 80093cc:	683a      	ldr	r2, [r7, #0]
 80093ce:	8952      	ldrh	r2, [r2, #10]
 80093d0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	6959      	ldr	r1, [r3, #20]
 80093d6:	1d7b      	adds	r3, r7, #5
 80093d8:	33ff      	adds	r3, #255	; 0xff
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	b29c      	uxth	r4, r3
 80093de:	183b      	adds	r3, r7, r0
 80093e0:	881a      	ldrh	r2, [r3, #0]
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	0023      	movs	r3, r4
 80093e6:	f000 fec3 	bl	800a170 <USB_WritePMA>
 80093ea:	e1a2      	b.n	8009732 <USB_EPStartXfer+0x9aa>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	1d7a      	adds	r2, r7, #5
 80093f2:	32ff      	adds	r2, #255	; 0xff
 80093f4:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80093f6:	687a      	ldr	r2, [r7, #4]
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	781b      	ldrb	r3, [r3, #0]
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	18d3      	adds	r3, r2, r3
 8009400:	881b      	ldrh	r3, [r3, #0]
 8009402:	b29a      	uxth	r2, r3
 8009404:	2062      	movs	r0, #98	; 0x62
 8009406:	183b      	adds	r3, r7, r0
 8009408:	4920      	ldr	r1, [pc, #128]	; (800948c <USB_EPStartXfer+0x704>)
 800940a:	400a      	ands	r2, r1
 800940c:	801a      	strh	r2, [r3, #0]
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	18d3      	adds	r3, r2, r3
 8009418:	183a      	adds	r2, r7, r0
 800941a:	8812      	ldrh	r2, [r2, #0]
 800941c:	491c      	ldr	r1, [pc, #112]	; (8009490 <USB_EPStartXfer+0x708>)
 800941e:	430a      	orrs	r2, r1
 8009420:	b292      	uxth	r2, r2
 8009422:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2250      	movs	r2, #80	; 0x50
 800942c:	5a9b      	ldrh	r3, [r3, r2]
 800942e:	b29b      	uxth	r3, r3
 8009430:	001a      	movs	r2, r3
 8009432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009434:	189b      	adds	r3, r3, r2
 8009436:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	00da      	lsls	r2, r3, #3
 800943e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009440:	18d3      	adds	r3, r2, r3
 8009442:	4a0e      	ldr	r2, [pc, #56]	; (800947c <USB_EPStartXfer+0x6f4>)
 8009444:	4694      	mov	ip, r2
 8009446:	4463      	add	r3, ip
 8009448:	65bb      	str	r3, [r7, #88]	; 0x58
 800944a:	1d7b      	adds	r3, r7, #5
 800944c:	33ff      	adds	r3, #255	; 0xff
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	b29a      	uxth	r2, r3
 8009452:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009454:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009456:	2076      	movs	r0, #118	; 0x76
 8009458:	183b      	adds	r3, r7, r0
 800945a:	683a      	ldr	r2, [r7, #0]
 800945c:	8912      	ldrh	r2, [r2, #8]
 800945e:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	6959      	ldr	r1, [r3, #20]
 8009464:	1d7b      	adds	r3, r7, #5
 8009466:	33ff      	adds	r3, #255	; 0xff
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	b29c      	uxth	r4, r3
 800946c:	183b      	adds	r3, r7, r0
 800946e:	881a      	ldrh	r2, [r3, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	0023      	movs	r3, r4
 8009474:	f000 fe7c 	bl	800a170 <USB_WritePMA>
 8009478:	e15b      	b.n	8009732 <USB_EPStartXfer+0x9aa>
 800947a:	46c0      	nop			; (mov r8, r8)
 800947c:	00000402 	.word	0x00000402
 8009480:	ffff83ff 	.word	0xffff83ff
 8009484:	ffff8000 	.word	0xffff8000
 8009488:	00000406 	.word	0x00000406
 800948c:	ffff8e8f 	.word	0xffff8e8f
 8009490:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	6a1a      	ldr	r2, [r3, #32]
 8009498:	1d7b      	adds	r3, r7, #5
 800949a:	33ff      	adds	r3, #255	; 0xff
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	1ad2      	subs	r2, r2, r3
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	18d3      	adds	r3, r2, r3
 80094ae:	881b      	ldrh	r3, [r3, #0]
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	001a      	movs	r2, r3
 80094b4:	2340      	movs	r3, #64	; 0x40
 80094b6:	4013      	ands	r3, r2
 80094b8:	d100      	bne.n	80094bc <USB_EPStartXfer+0x734>
 80094ba:	e099      	b.n	80095f0 <USB_EPStartXfer+0x868>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	673b      	str	r3, [r7, #112]	; 0x70
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	785b      	ldrb	r3, [r3, #1]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d166      	bne.n	8009596 <USB_EPStartXfer+0x80e>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2250      	movs	r2, #80	; 0x50
 80094d0:	5a9b      	ldrh	r3, [r3, r2]
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	001a      	movs	r2, r3
 80094d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80094d8:	189b      	adds	r3, r3, r2
 80094da:	66bb      	str	r3, [r7, #104]	; 0x68
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	00da      	lsls	r2, r3, #3
 80094e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80094e4:	18d3      	adds	r3, r2, r3
 80094e6:	4ad0      	ldr	r2, [pc, #832]	; (8009828 <USB_EPStartXfer+0xaa0>)
 80094e8:	4694      	mov	ip, r2
 80094ea:	4463      	add	r3, ip
 80094ec:	667b      	str	r3, [r7, #100]	; 0x64
 80094ee:	1d7b      	adds	r3, r7, #5
 80094f0:	33ff      	adds	r3, #255	; 0xff
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d110      	bne.n	800951a <USB_EPStartXfer+0x792>
 80094f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094fa:	881b      	ldrh	r3, [r3, #0]
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	4acb      	ldr	r2, [pc, #812]	; (800982c <USB_EPStartXfer+0xaa4>)
 8009500:	4013      	ands	r3, r2
 8009502:	b29a      	uxth	r2, r3
 8009504:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009506:	801a      	strh	r2, [r3, #0]
 8009508:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800950a:	881b      	ldrh	r3, [r3, #0]
 800950c:	b29b      	uxth	r3, r3
 800950e:	4ac8      	ldr	r2, [pc, #800]	; (8009830 <USB_EPStartXfer+0xaa8>)
 8009510:	4313      	orrs	r3, r2
 8009512:	b29a      	uxth	r2, r3
 8009514:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009516:	801a      	strh	r2, [r3, #0]
 8009518:	e058      	b.n	80095cc <USB_EPStartXfer+0x844>
 800951a:	1d7b      	adds	r3, r7, #5
 800951c:	33ff      	adds	r3, #255	; 0xff
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b3e      	cmp	r3, #62	; 0x3e
 8009522:	d81a      	bhi.n	800955a <USB_EPStartXfer+0x7d2>
 8009524:	1d7b      	adds	r3, r7, #5
 8009526:	33ff      	adds	r3, #255	; 0xff
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	085b      	lsrs	r3, r3, #1
 800952c:	21f0      	movs	r1, #240	; 0xf0
 800952e:	187a      	adds	r2, r7, r1
 8009530:	6013      	str	r3, [r2, #0]
 8009532:	1d7b      	adds	r3, r7, #5
 8009534:	33ff      	adds	r3, #255	; 0xff
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	2201      	movs	r2, #1
 800953a:	4013      	ands	r3, r2
 800953c:	d004      	beq.n	8009548 <USB_EPStartXfer+0x7c0>
 800953e:	187b      	adds	r3, r7, r1
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	3301      	adds	r3, #1
 8009544:	187a      	adds	r2, r7, r1
 8009546:	6013      	str	r3, [r2, #0]
 8009548:	23f0      	movs	r3, #240	; 0xf0
 800954a:	18fb      	adds	r3, r7, r3
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	b29b      	uxth	r3, r3
 8009550:	029b      	lsls	r3, r3, #10
 8009552:	b29a      	uxth	r2, r3
 8009554:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009556:	801a      	strh	r2, [r3, #0]
 8009558:	e038      	b.n	80095cc <USB_EPStartXfer+0x844>
 800955a:	1d7b      	adds	r3, r7, #5
 800955c:	33ff      	adds	r3, #255	; 0xff
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	095b      	lsrs	r3, r3, #5
 8009562:	21f0      	movs	r1, #240	; 0xf0
 8009564:	187a      	adds	r2, r7, r1
 8009566:	6013      	str	r3, [r2, #0]
 8009568:	1d7b      	adds	r3, r7, #5
 800956a:	33ff      	adds	r3, #255	; 0xff
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	221f      	movs	r2, #31
 8009570:	4013      	ands	r3, r2
 8009572:	d104      	bne.n	800957e <USB_EPStartXfer+0x7f6>
 8009574:	187b      	adds	r3, r7, r1
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	3b01      	subs	r3, #1
 800957a:	187a      	adds	r2, r7, r1
 800957c:	6013      	str	r3, [r2, #0]
 800957e:	23f0      	movs	r3, #240	; 0xf0
 8009580:	18fb      	adds	r3, r7, r3
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	b29b      	uxth	r3, r3
 8009586:	029b      	lsls	r3, r3, #10
 8009588:	b29b      	uxth	r3, r3
 800958a:	4aa9      	ldr	r2, [pc, #676]	; (8009830 <USB_EPStartXfer+0xaa8>)
 800958c:	4313      	orrs	r3, r2
 800958e:	b29a      	uxth	r2, r3
 8009590:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009592:	801a      	strh	r2, [r3, #0]
 8009594:	e01a      	b.n	80095cc <USB_EPStartXfer+0x844>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	785b      	ldrb	r3, [r3, #1]
 800959a:	2b01      	cmp	r3, #1
 800959c:	d116      	bne.n	80095cc <USB_EPStartXfer+0x844>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2250      	movs	r2, #80	; 0x50
 80095a2:	5a9b      	ldrh	r3, [r3, r2]
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	001a      	movs	r2, r3
 80095a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80095aa:	189b      	adds	r3, r3, r2
 80095ac:	673b      	str	r3, [r7, #112]	; 0x70
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	00da      	lsls	r2, r3, #3
 80095b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80095b6:	18d3      	adds	r3, r2, r3
 80095b8:	4a9b      	ldr	r2, [pc, #620]	; (8009828 <USB_EPStartXfer+0xaa0>)
 80095ba:	4694      	mov	ip, r2
 80095bc:	4463      	add	r3, ip
 80095be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095c0:	1d7b      	adds	r3, r7, #5
 80095c2:	33ff      	adds	r3, #255	; 0xff
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095ca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80095cc:	2076      	movs	r0, #118	; 0x76
 80095ce:	183b      	adds	r3, r7, r0
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	8952      	ldrh	r2, [r2, #10]
 80095d4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	6959      	ldr	r1, [r3, #20]
 80095da:	1d7b      	adds	r3, r7, #5
 80095dc:	33ff      	adds	r3, #255	; 0xff
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	b29c      	uxth	r4, r3
 80095e2:	183b      	adds	r3, r7, r0
 80095e4:	881a      	ldrh	r2, [r3, #0]
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	0023      	movs	r3, r4
 80095ea:	f000 fdc1 	bl	800a170 <USB_WritePMA>
 80095ee:	e0a0      	b.n	8009732 <USB_EPStartXfer+0x9aa>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	785b      	ldrb	r3, [r3, #1]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d166      	bne.n	80096c6 <USB_EPStartXfer+0x93e>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2250      	movs	r2, #80	; 0x50
 8009600:	5a9b      	ldrh	r3, [r3, r2]
 8009602:	b29b      	uxth	r3, r3
 8009604:	001a      	movs	r2, r3
 8009606:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009608:	189b      	adds	r3, r3, r2
 800960a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	781b      	ldrb	r3, [r3, #0]
 8009610:	00da      	lsls	r2, r3, #3
 8009612:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009614:	18d3      	adds	r3, r2, r3
 8009616:	4a87      	ldr	r2, [pc, #540]	; (8009834 <USB_EPStartXfer+0xaac>)
 8009618:	4694      	mov	ip, r2
 800961a:	4463      	add	r3, ip
 800961c:	67bb      	str	r3, [r7, #120]	; 0x78
 800961e:	1d7b      	adds	r3, r7, #5
 8009620:	33ff      	adds	r3, #255	; 0xff
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d110      	bne.n	800964a <USB_EPStartXfer+0x8c2>
 8009628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800962a:	881b      	ldrh	r3, [r3, #0]
 800962c:	b29b      	uxth	r3, r3
 800962e:	4a7f      	ldr	r2, [pc, #508]	; (800982c <USB_EPStartXfer+0xaa4>)
 8009630:	4013      	ands	r3, r2
 8009632:	b29a      	uxth	r2, r3
 8009634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009636:	801a      	strh	r2, [r3, #0]
 8009638:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800963a:	881b      	ldrh	r3, [r3, #0]
 800963c:	b29b      	uxth	r3, r3
 800963e:	4a7c      	ldr	r2, [pc, #496]	; (8009830 <USB_EPStartXfer+0xaa8>)
 8009640:	4313      	orrs	r3, r2
 8009642:	b29a      	uxth	r2, r3
 8009644:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009646:	801a      	strh	r2, [r3, #0]
 8009648:	e062      	b.n	8009710 <USB_EPStartXfer+0x988>
 800964a:	1d7b      	adds	r3, r7, #5
 800964c:	33ff      	adds	r3, #255	; 0xff
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	2b3e      	cmp	r3, #62	; 0x3e
 8009652:	d81a      	bhi.n	800968a <USB_EPStartXfer+0x902>
 8009654:	1d7b      	adds	r3, r7, #5
 8009656:	33ff      	adds	r3, #255	; 0xff
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	085b      	lsrs	r3, r3, #1
 800965c:	21ec      	movs	r1, #236	; 0xec
 800965e:	187a      	adds	r2, r7, r1
 8009660:	6013      	str	r3, [r2, #0]
 8009662:	1d7b      	adds	r3, r7, #5
 8009664:	33ff      	adds	r3, #255	; 0xff
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2201      	movs	r2, #1
 800966a:	4013      	ands	r3, r2
 800966c:	d004      	beq.n	8009678 <USB_EPStartXfer+0x8f0>
 800966e:	187b      	adds	r3, r7, r1
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3301      	adds	r3, #1
 8009674:	187a      	adds	r2, r7, r1
 8009676:	6013      	str	r3, [r2, #0]
 8009678:	23ec      	movs	r3, #236	; 0xec
 800967a:	18fb      	adds	r3, r7, r3
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	b29b      	uxth	r3, r3
 8009680:	029b      	lsls	r3, r3, #10
 8009682:	b29a      	uxth	r2, r3
 8009684:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009686:	801a      	strh	r2, [r3, #0]
 8009688:	e042      	b.n	8009710 <USB_EPStartXfer+0x988>
 800968a:	1d7b      	adds	r3, r7, #5
 800968c:	33ff      	adds	r3, #255	; 0xff
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	095b      	lsrs	r3, r3, #5
 8009692:	21ec      	movs	r1, #236	; 0xec
 8009694:	187a      	adds	r2, r7, r1
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	1d7b      	adds	r3, r7, #5
 800969a:	33ff      	adds	r3, #255	; 0xff
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	221f      	movs	r2, #31
 80096a0:	4013      	ands	r3, r2
 80096a2:	d104      	bne.n	80096ae <USB_EPStartXfer+0x926>
 80096a4:	187b      	adds	r3, r7, r1
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	3b01      	subs	r3, #1
 80096aa:	187a      	adds	r2, r7, r1
 80096ac:	6013      	str	r3, [r2, #0]
 80096ae:	23ec      	movs	r3, #236	; 0xec
 80096b0:	18fb      	adds	r3, r7, r3
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	029b      	lsls	r3, r3, #10
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	4a5d      	ldr	r2, [pc, #372]	; (8009830 <USB_EPStartXfer+0xaa8>)
 80096bc:	4313      	orrs	r3, r2
 80096be:	b29a      	uxth	r2, r3
 80096c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80096c2:	801a      	strh	r2, [r3, #0]
 80096c4:	e024      	b.n	8009710 <USB_EPStartXfer+0x988>
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	785b      	ldrb	r3, [r3, #1]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d120      	bne.n	8009710 <USB_EPStartXfer+0x988>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2184      	movs	r1, #132	; 0x84
 80096d2:	187a      	adds	r2, r7, r1
 80096d4:	6013      	str	r3, [r2, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2250      	movs	r2, #80	; 0x50
 80096da:	5a9b      	ldrh	r3, [r3, r2]
 80096dc:	b29b      	uxth	r3, r3
 80096de:	001a      	movs	r2, r3
 80096e0:	187b      	adds	r3, r7, r1
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	189b      	adds	r3, r3, r2
 80096e6:	187a      	adds	r2, r7, r1
 80096e8:	6013      	str	r3, [r2, #0]
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	00da      	lsls	r2, r3, #3
 80096f0:	187b      	adds	r3, r7, r1
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	18d3      	adds	r3, r2, r3
 80096f6:	4a4f      	ldr	r2, [pc, #316]	; (8009834 <USB_EPStartXfer+0xaac>)
 80096f8:	4694      	mov	ip, r2
 80096fa:	4463      	add	r3, ip
 80096fc:	2180      	movs	r1, #128	; 0x80
 80096fe:	187a      	adds	r2, r7, r1
 8009700:	6013      	str	r3, [r2, #0]
 8009702:	1d7b      	adds	r3, r7, #5
 8009704:	33ff      	adds	r3, #255	; 0xff
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	b29a      	uxth	r2, r3
 800970a:	187b      	adds	r3, r7, r1
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009710:	2076      	movs	r0, #118	; 0x76
 8009712:	183b      	adds	r3, r7, r0
 8009714:	683a      	ldr	r2, [r7, #0]
 8009716:	8912      	ldrh	r2, [r2, #8]
 8009718:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	6959      	ldr	r1, [r3, #20]
 800971e:	1d7b      	adds	r3, r7, #5
 8009720:	33ff      	adds	r3, #255	; 0xff
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	b29c      	uxth	r4, r3
 8009726:	183b      	adds	r3, r7, r0
 8009728:	881a      	ldrh	r2, [r3, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	0023      	movs	r3, r4
 800972e:	f000 fd1f 	bl	800a170 <USB_WritePMA>
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	009b      	lsls	r3, r3, #2
 800973a:	18d3      	adds	r3, r2, r3
 800973c:	881b      	ldrh	r3, [r3, #0]
 800973e:	b29a      	uxth	r2, r3
 8009740:	200a      	movs	r0, #10
 8009742:	183b      	adds	r3, r7, r0
 8009744:	493c      	ldr	r1, [pc, #240]	; (8009838 <USB_EPStartXfer+0xab0>)
 8009746:	400a      	ands	r2, r1
 8009748:	801a      	strh	r2, [r3, #0]
 800974a:	183b      	adds	r3, r7, r0
 800974c:	183a      	adds	r2, r7, r0
 800974e:	8812      	ldrh	r2, [r2, #0]
 8009750:	2110      	movs	r1, #16
 8009752:	404a      	eors	r2, r1
 8009754:	801a      	strh	r2, [r3, #0]
 8009756:	183b      	adds	r3, r7, r0
 8009758:	183a      	adds	r2, r7, r0
 800975a:	8812      	ldrh	r2, [r2, #0]
 800975c:	2120      	movs	r1, #32
 800975e:	404a      	eors	r2, r1
 8009760:	801a      	strh	r2, [r3, #0]
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	18d3      	adds	r3, r2, r3
 800976c:	183a      	adds	r2, r7, r0
 800976e:	8812      	ldrh	r2, [r2, #0]
 8009770:	4932      	ldr	r1, [pc, #200]	; (800983c <USB_EPStartXfer+0xab4>)
 8009772:	430a      	orrs	r2, r1
 8009774:	b292      	uxth	r2, r2
 8009776:	801a      	strh	r2, [r3, #0]
 8009778:	f000 fbaf 	bl	8009eda <USB_EPStartXfer+0x1152>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	7b1b      	ldrb	r3, [r3, #12]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d000      	beq.n	8009786 <USB_EPStartXfer+0x9fe>
 8009784:	e09e      	b.n	80098c4 <USB_EPStartXfer+0xb3c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	699a      	ldr	r2, [r3, #24]
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	691b      	ldr	r3, [r3, #16]
 800978e:	429a      	cmp	r2, r3
 8009790:	d90d      	bls.n	80097ae <USB_EPStartXfer+0xa26>
      {
        len = ep->maxpacket;
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	691b      	ldr	r3, [r3, #16]
 8009796:	1d7a      	adds	r2, r7, #5
 8009798:	32ff      	adds	r2, #255	; 0xff
 800979a:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	699a      	ldr	r2, [r3, #24]
 80097a0:	1d7b      	adds	r3, r7, #5
 80097a2:	33ff      	adds	r3, #255	; 0xff
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	1ad2      	subs	r2, r2, r3
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	619a      	str	r2, [r3, #24]
 80097ac:	e007      	b.n	80097be <USB_EPStartXfer+0xa36>
      }
      else
      {
        len = ep->xfer_len;
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	699b      	ldr	r3, [r3, #24]
 80097b2:	1d7a      	adds	r2, r7, #5
 80097b4:	32ff      	adds	r2, #255	; 0xff
 80097b6:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	2200      	movs	r2, #0
 80097bc:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2190      	movs	r1, #144	; 0x90
 80097c2:	187a      	adds	r2, r7, r1
 80097c4:	6013      	str	r3, [r2, #0]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2250      	movs	r2, #80	; 0x50
 80097ca:	5a9b      	ldrh	r3, [r3, r2]
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	001a      	movs	r2, r3
 80097d0:	187b      	adds	r3, r7, r1
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	189b      	adds	r3, r3, r2
 80097d6:	187a      	adds	r2, r7, r1
 80097d8:	6013      	str	r3, [r2, #0]
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	00da      	lsls	r2, r3, #3
 80097e0:	187b      	adds	r3, r7, r1
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	18d3      	adds	r3, r2, r3
 80097e6:	4a10      	ldr	r2, [pc, #64]	; (8009828 <USB_EPStartXfer+0xaa0>)
 80097e8:	4694      	mov	ip, r2
 80097ea:	4463      	add	r3, ip
 80097ec:	218c      	movs	r1, #140	; 0x8c
 80097ee:	187a      	adds	r2, r7, r1
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	1d7b      	adds	r3, r7, #5
 80097f4:	33ff      	adds	r3, #255	; 0xff
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d121      	bne.n	8009840 <USB_EPStartXfer+0xab8>
 80097fc:	187b      	adds	r3, r7, r1
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	881b      	ldrh	r3, [r3, #0]
 8009802:	b29b      	uxth	r3, r3
 8009804:	4a09      	ldr	r2, [pc, #36]	; (800982c <USB_EPStartXfer+0xaa4>)
 8009806:	4013      	ands	r3, r2
 8009808:	b29a      	uxth	r2, r3
 800980a:	187b      	adds	r3, r7, r1
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	801a      	strh	r2, [r3, #0]
 8009810:	187b      	adds	r3, r7, r1
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	881b      	ldrh	r3, [r3, #0]
 8009816:	b29b      	uxth	r3, r3
 8009818:	4a05      	ldr	r2, [pc, #20]	; (8009830 <USB_EPStartXfer+0xaa8>)
 800981a:	4313      	orrs	r3, r2
 800981c:	b29a      	uxth	r2, r3
 800981e:	187b      	adds	r3, r7, r1
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	801a      	strh	r2, [r3, #0]
 8009824:	e334      	b.n	8009e90 <USB_EPStartXfer+0x1108>
 8009826:	46c0      	nop			; (mov r8, r8)
 8009828:	00000406 	.word	0x00000406
 800982c:	ffff83ff 	.word	0xffff83ff
 8009830:	ffff8000 	.word	0xffff8000
 8009834:	00000402 	.word	0x00000402
 8009838:	ffff8fbf 	.word	0xffff8fbf
 800983c:	ffff8080 	.word	0xffff8080
 8009840:	1d7b      	adds	r3, r7, #5
 8009842:	33ff      	adds	r3, #255	; 0xff
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2b3e      	cmp	r3, #62	; 0x3e
 8009848:	d81c      	bhi.n	8009884 <USB_EPStartXfer+0xafc>
 800984a:	1d7b      	adds	r3, r7, #5
 800984c:	33ff      	adds	r3, #255	; 0xff
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	085b      	lsrs	r3, r3, #1
 8009852:	21e8      	movs	r1, #232	; 0xe8
 8009854:	187a      	adds	r2, r7, r1
 8009856:	6013      	str	r3, [r2, #0]
 8009858:	1d7b      	adds	r3, r7, #5
 800985a:	33ff      	adds	r3, #255	; 0xff
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	2201      	movs	r2, #1
 8009860:	4013      	ands	r3, r2
 8009862:	d004      	beq.n	800986e <USB_EPStartXfer+0xae6>
 8009864:	187b      	adds	r3, r7, r1
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	3301      	adds	r3, #1
 800986a:	187a      	adds	r2, r7, r1
 800986c:	6013      	str	r3, [r2, #0]
 800986e:	23e8      	movs	r3, #232	; 0xe8
 8009870:	18fb      	adds	r3, r7, r3
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	b29b      	uxth	r3, r3
 8009876:	029b      	lsls	r3, r3, #10
 8009878:	b29a      	uxth	r2, r3
 800987a:	238c      	movs	r3, #140	; 0x8c
 800987c:	18fb      	adds	r3, r7, r3
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	801a      	strh	r2, [r3, #0]
 8009882:	e305      	b.n	8009e90 <USB_EPStartXfer+0x1108>
 8009884:	1d7b      	adds	r3, r7, #5
 8009886:	33ff      	adds	r3, #255	; 0xff
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	095b      	lsrs	r3, r3, #5
 800988c:	21e8      	movs	r1, #232	; 0xe8
 800988e:	187a      	adds	r2, r7, r1
 8009890:	6013      	str	r3, [r2, #0]
 8009892:	1d7b      	adds	r3, r7, #5
 8009894:	33ff      	adds	r3, #255	; 0xff
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	221f      	movs	r2, #31
 800989a:	4013      	ands	r3, r2
 800989c:	d104      	bne.n	80098a8 <USB_EPStartXfer+0xb20>
 800989e:	187b      	adds	r3, r7, r1
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	187a      	adds	r2, r7, r1
 80098a6:	6013      	str	r3, [r2, #0]
 80098a8:	23e8      	movs	r3, #232	; 0xe8
 80098aa:	18fb      	adds	r3, r7, r3
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	029b      	lsls	r3, r3, #10
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	4aca      	ldr	r2, [pc, #808]	; (8009be0 <USB_EPStartXfer+0xe58>)
 80098b6:	4313      	orrs	r3, r2
 80098b8:	b29a      	uxth	r2, r3
 80098ba:	238c      	movs	r3, #140	; 0x8c
 80098bc:	18fb      	adds	r3, r7, r3
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	801a      	strh	r2, [r3, #0]
 80098c2:	e2e5      	b.n	8009e90 <USB_EPStartXfer+0x1108>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	78db      	ldrb	r3, [r3, #3]
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	d000      	beq.n	80098ce <USB_EPStartXfer+0xb46>
 80098cc:	e16f      	b.n	8009bae <USB_EPStartXfer+0xe26>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	785b      	ldrb	r3, [r3, #1]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d16f      	bne.n	80099b6 <USB_EPStartXfer+0xc2e>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	21ac      	movs	r1, #172	; 0xac
 80098da:	187a      	adds	r2, r7, r1
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2250      	movs	r2, #80	; 0x50
 80098e2:	5a9b      	ldrh	r3, [r3, r2]
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	001a      	movs	r2, r3
 80098e8:	187b      	adds	r3, r7, r1
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	189b      	adds	r3, r3, r2
 80098ee:	187a      	adds	r2, r7, r1
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	00da      	lsls	r2, r3, #3
 80098f8:	187b      	adds	r3, r7, r1
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	18d3      	adds	r3, r2, r3
 80098fe:	4ab9      	ldr	r2, [pc, #740]	; (8009be4 <USB_EPStartXfer+0xe5c>)
 8009900:	4694      	mov	ip, r2
 8009902:	4463      	add	r3, ip
 8009904:	21a8      	movs	r1, #168	; 0xa8
 8009906:	187a      	adds	r2, r7, r1
 8009908:	6013      	str	r3, [r2, #0]
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d114      	bne.n	800993c <USB_EPStartXfer+0xbb4>
 8009912:	187b      	adds	r3, r7, r1
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	881b      	ldrh	r3, [r3, #0]
 8009918:	b29b      	uxth	r3, r3
 800991a:	4ab3      	ldr	r2, [pc, #716]	; (8009be8 <USB_EPStartXfer+0xe60>)
 800991c:	4013      	ands	r3, r2
 800991e:	b29a      	uxth	r2, r3
 8009920:	187b      	adds	r3, r7, r1
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	801a      	strh	r2, [r3, #0]
 8009926:	187b      	adds	r3, r7, r1
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	881b      	ldrh	r3, [r3, #0]
 800992c:	b29b      	uxth	r3, r3
 800992e:	4aac      	ldr	r2, [pc, #688]	; (8009be0 <USB_EPStartXfer+0xe58>)
 8009930:	4313      	orrs	r3, r2
 8009932:	b29a      	uxth	r2, r3
 8009934:	187b      	adds	r3, r7, r1
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	801a      	strh	r2, [r3, #0]
 800993a:	e060      	b.n	80099fe <USB_EPStartXfer+0xc76>
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	691b      	ldr	r3, [r3, #16]
 8009940:	2b3e      	cmp	r3, #62	; 0x3e
 8009942:	d81a      	bhi.n	800997a <USB_EPStartXfer+0xbf2>
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	085b      	lsrs	r3, r3, #1
 800994a:	21e4      	movs	r1, #228	; 0xe4
 800994c:	187a      	adds	r2, r7, r1
 800994e:	6013      	str	r3, [r2, #0]
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	2201      	movs	r2, #1
 8009956:	4013      	ands	r3, r2
 8009958:	d004      	beq.n	8009964 <USB_EPStartXfer+0xbdc>
 800995a:	187b      	adds	r3, r7, r1
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	3301      	adds	r3, #1
 8009960:	187a      	adds	r2, r7, r1
 8009962:	6013      	str	r3, [r2, #0]
 8009964:	23e4      	movs	r3, #228	; 0xe4
 8009966:	18fb      	adds	r3, r7, r3
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	b29b      	uxth	r3, r3
 800996c:	029b      	lsls	r3, r3, #10
 800996e:	b29a      	uxth	r2, r3
 8009970:	23a8      	movs	r3, #168	; 0xa8
 8009972:	18fb      	adds	r3, r7, r3
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	801a      	strh	r2, [r3, #0]
 8009978:	e041      	b.n	80099fe <USB_EPStartXfer+0xc76>
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	095b      	lsrs	r3, r3, #5
 8009980:	21e4      	movs	r1, #228	; 0xe4
 8009982:	187a      	adds	r2, r7, r1
 8009984:	6013      	str	r3, [r2, #0]
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	691b      	ldr	r3, [r3, #16]
 800998a:	221f      	movs	r2, #31
 800998c:	4013      	ands	r3, r2
 800998e:	d104      	bne.n	800999a <USB_EPStartXfer+0xc12>
 8009990:	187b      	adds	r3, r7, r1
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	3b01      	subs	r3, #1
 8009996:	187a      	adds	r2, r7, r1
 8009998:	6013      	str	r3, [r2, #0]
 800999a:	23e4      	movs	r3, #228	; 0xe4
 800999c:	18fb      	adds	r3, r7, r3
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	029b      	lsls	r3, r3, #10
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	4a8e      	ldr	r2, [pc, #568]	; (8009be0 <USB_EPStartXfer+0xe58>)
 80099a8:	4313      	orrs	r3, r2
 80099aa:	b29a      	uxth	r2, r3
 80099ac:	23a8      	movs	r3, #168	; 0xa8
 80099ae:	18fb      	adds	r3, r7, r3
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	801a      	strh	r2, [r3, #0]
 80099b4:	e023      	b.n	80099fe <USB_EPStartXfer+0xc76>
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	785b      	ldrb	r3, [r3, #1]
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	d11f      	bne.n	80099fe <USB_EPStartXfer+0xc76>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	21b4      	movs	r1, #180	; 0xb4
 80099c2:	187a      	adds	r2, r7, r1
 80099c4:	6013      	str	r3, [r2, #0]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2250      	movs	r2, #80	; 0x50
 80099ca:	5a9b      	ldrh	r3, [r3, r2]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	001a      	movs	r2, r3
 80099d0:	187b      	adds	r3, r7, r1
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	189b      	adds	r3, r3, r2
 80099d6:	187a      	adds	r2, r7, r1
 80099d8:	6013      	str	r3, [r2, #0]
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	00da      	lsls	r2, r3, #3
 80099e0:	187b      	adds	r3, r7, r1
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	18d3      	adds	r3, r2, r3
 80099e6:	4a7f      	ldr	r2, [pc, #508]	; (8009be4 <USB_EPStartXfer+0xe5c>)
 80099e8:	4694      	mov	ip, r2
 80099ea:	4463      	add	r3, ip
 80099ec:	21b0      	movs	r1, #176	; 0xb0
 80099ee:	187a      	adds	r2, r7, r1
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	187b      	adds	r3, r7, r1
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	801a      	strh	r2, [r3, #0]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	22a4      	movs	r2, #164	; 0xa4
 8009a02:	18ba      	adds	r2, r7, r2
 8009a04:	6013      	str	r3, [r2, #0]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	785b      	ldrb	r3, [r3, #1]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d16f      	bne.n	8009aee <USB_EPStartXfer+0xd66>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	219c      	movs	r1, #156	; 0x9c
 8009a12:	187a      	adds	r2, r7, r1
 8009a14:	6013      	str	r3, [r2, #0]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2250      	movs	r2, #80	; 0x50
 8009a1a:	5a9b      	ldrh	r3, [r3, r2]
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	001a      	movs	r2, r3
 8009a20:	187b      	adds	r3, r7, r1
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	189b      	adds	r3, r3, r2
 8009a26:	187a      	adds	r2, r7, r1
 8009a28:	6013      	str	r3, [r2, #0]
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	00da      	lsls	r2, r3, #3
 8009a30:	187b      	adds	r3, r7, r1
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	18d3      	adds	r3, r2, r3
 8009a36:	4a6d      	ldr	r2, [pc, #436]	; (8009bec <USB_EPStartXfer+0xe64>)
 8009a38:	4694      	mov	ip, r2
 8009a3a:	4463      	add	r3, ip
 8009a3c:	2198      	movs	r1, #152	; 0x98
 8009a3e:	187a      	adds	r2, r7, r1
 8009a40:	6013      	str	r3, [r2, #0]
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d114      	bne.n	8009a74 <USB_EPStartXfer+0xcec>
 8009a4a:	187b      	adds	r3, r7, r1
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	881b      	ldrh	r3, [r3, #0]
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	4a65      	ldr	r2, [pc, #404]	; (8009be8 <USB_EPStartXfer+0xe60>)
 8009a54:	4013      	ands	r3, r2
 8009a56:	b29a      	uxth	r2, r3
 8009a58:	187b      	adds	r3, r7, r1
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	801a      	strh	r2, [r3, #0]
 8009a5e:	187b      	adds	r3, r7, r1
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	881b      	ldrh	r3, [r3, #0]
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	4a5e      	ldr	r2, [pc, #376]	; (8009be0 <USB_EPStartXfer+0xe58>)
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	b29a      	uxth	r2, r3
 8009a6c:	187b      	adds	r3, r7, r1
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	801a      	strh	r2, [r3, #0]
 8009a72:	e05d      	b.n	8009b30 <USB_EPStartXfer+0xda8>
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	2b3e      	cmp	r3, #62	; 0x3e
 8009a7a:	d81a      	bhi.n	8009ab2 <USB_EPStartXfer+0xd2a>
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	691b      	ldr	r3, [r3, #16]
 8009a80:	085b      	lsrs	r3, r3, #1
 8009a82:	21e0      	movs	r1, #224	; 0xe0
 8009a84:	187a      	adds	r2, r7, r1
 8009a86:	6013      	str	r3, [r2, #0]
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	691b      	ldr	r3, [r3, #16]
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	4013      	ands	r3, r2
 8009a90:	d004      	beq.n	8009a9c <USB_EPStartXfer+0xd14>
 8009a92:	187b      	adds	r3, r7, r1
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3301      	adds	r3, #1
 8009a98:	187a      	adds	r2, r7, r1
 8009a9a:	6013      	str	r3, [r2, #0]
 8009a9c:	23e0      	movs	r3, #224	; 0xe0
 8009a9e:	18fb      	adds	r3, r7, r3
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	029b      	lsls	r3, r3, #10
 8009aa6:	b29a      	uxth	r2, r3
 8009aa8:	2398      	movs	r3, #152	; 0x98
 8009aaa:	18fb      	adds	r3, r7, r3
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	801a      	strh	r2, [r3, #0]
 8009ab0:	e03e      	b.n	8009b30 <USB_EPStartXfer+0xda8>
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	21e0      	movs	r1, #224	; 0xe0
 8009aba:	187a      	adds	r2, r7, r1
 8009abc:	6013      	str	r3, [r2, #0]
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	691b      	ldr	r3, [r3, #16]
 8009ac2:	221f      	movs	r2, #31
 8009ac4:	4013      	ands	r3, r2
 8009ac6:	d104      	bne.n	8009ad2 <USB_EPStartXfer+0xd4a>
 8009ac8:	187b      	adds	r3, r7, r1
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	3b01      	subs	r3, #1
 8009ace:	187a      	adds	r2, r7, r1
 8009ad0:	6013      	str	r3, [r2, #0]
 8009ad2:	23e0      	movs	r3, #224	; 0xe0
 8009ad4:	18fb      	adds	r3, r7, r3
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	029b      	lsls	r3, r3, #10
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	4a40      	ldr	r2, [pc, #256]	; (8009be0 <USB_EPStartXfer+0xe58>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	b29a      	uxth	r2, r3
 8009ae4:	2398      	movs	r3, #152	; 0x98
 8009ae6:	18fb      	adds	r3, r7, r3
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	801a      	strh	r2, [r3, #0]
 8009aec:	e020      	b.n	8009b30 <USB_EPStartXfer+0xda8>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	785b      	ldrb	r3, [r3, #1]
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d11c      	bne.n	8009b30 <USB_EPStartXfer+0xda8>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2250      	movs	r2, #80	; 0x50
 8009afa:	5a9b      	ldrh	r3, [r3, r2]
 8009afc:	b29b      	uxth	r3, r3
 8009afe:	001a      	movs	r2, r3
 8009b00:	21a4      	movs	r1, #164	; 0xa4
 8009b02:	187b      	adds	r3, r7, r1
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	189b      	adds	r3, r3, r2
 8009b08:	187a      	adds	r2, r7, r1
 8009b0a:	6013      	str	r3, [r2, #0]
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	00da      	lsls	r2, r3, #3
 8009b12:	187b      	adds	r3, r7, r1
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	18d3      	adds	r3, r2, r3
 8009b18:	4a34      	ldr	r2, [pc, #208]	; (8009bec <USB_EPStartXfer+0xe64>)
 8009b1a:	4694      	mov	ip, r2
 8009b1c:	4463      	add	r3, ip
 8009b1e:	21a0      	movs	r1, #160	; 0xa0
 8009b20:	187a      	adds	r2, r7, r1
 8009b22:	6013      	str	r3, [r2, #0]
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	691b      	ldr	r3, [r3, #16]
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	187b      	adds	r3, r7, r1
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	69db      	ldr	r3, [r3, #28]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d100      	bne.n	8009b3a <USB_EPStartXfer+0xdb2>
 8009b38:	e1aa      	b.n	8009e90 <USB_EPStartXfer+0x1108>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	18d2      	adds	r2, r2, r3
 8009b44:	2196      	movs	r1, #150	; 0x96
 8009b46:	187b      	adds	r3, r7, r1
 8009b48:	8812      	ldrh	r2, [r2, #0]
 8009b4a:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b4c:	187b      	adds	r3, r7, r1
 8009b4e:	881a      	ldrh	r2, [r3, #0]
 8009b50:	2380      	movs	r3, #128	; 0x80
 8009b52:	01db      	lsls	r3, r3, #7
 8009b54:	4013      	ands	r3, r2
 8009b56:	d004      	beq.n	8009b62 <USB_EPStartXfer+0xdda>
 8009b58:	187b      	adds	r3, r7, r1
 8009b5a:	881b      	ldrh	r3, [r3, #0]
 8009b5c:	2240      	movs	r2, #64	; 0x40
 8009b5e:	4013      	ands	r3, r2
 8009b60:	d10d      	bne.n	8009b7e <USB_EPStartXfer+0xdf6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b62:	2196      	movs	r1, #150	; 0x96
 8009b64:	187b      	adds	r3, r7, r1
 8009b66:	881a      	ldrh	r2, [r3, #0]
 8009b68:	2380      	movs	r3, #128	; 0x80
 8009b6a:	01db      	lsls	r3, r3, #7
 8009b6c:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b6e:	d000      	beq.n	8009b72 <USB_EPStartXfer+0xdea>
 8009b70:	e18e      	b.n	8009e90 <USB_EPStartXfer+0x1108>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b72:	187b      	adds	r3, r7, r1
 8009b74:	881b      	ldrh	r3, [r3, #0]
 8009b76:	2240      	movs	r2, #64	; 0x40
 8009b78:	4013      	ands	r3, r2
 8009b7a:	d000      	beq.n	8009b7e <USB_EPStartXfer+0xdf6>
 8009b7c:	e188      	b.n	8009e90 <USB_EPStartXfer+0x1108>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	18d3      	adds	r3, r2, r3
 8009b88:	881b      	ldrh	r3, [r3, #0]
 8009b8a:	b29a      	uxth	r2, r3
 8009b8c:	2094      	movs	r0, #148	; 0x94
 8009b8e:	183b      	adds	r3, r7, r0
 8009b90:	4917      	ldr	r1, [pc, #92]	; (8009bf0 <USB_EPStartXfer+0xe68>)
 8009b92:	400a      	ands	r2, r1
 8009b94:	801a      	strh	r2, [r3, #0]
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	18d3      	adds	r3, r2, r3
 8009ba0:	183a      	adds	r2, r7, r0
 8009ba2:	8812      	ldrh	r2, [r2, #0]
 8009ba4:	4913      	ldr	r1, [pc, #76]	; (8009bf4 <USB_EPStartXfer+0xe6c>)
 8009ba6:	430a      	orrs	r2, r1
 8009ba8:	b292      	uxth	r2, r2
 8009baa:	801a      	strh	r2, [r3, #0]
 8009bac:	e170      	b.n	8009e90 <USB_EPStartXfer+0x1108>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	78db      	ldrb	r3, [r3, #3]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d000      	beq.n	8009bb8 <USB_EPStartXfer+0xe30>
 8009bb6:	e169      	b.n	8009e8c <USB_EPStartXfer+0x1104>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	699a      	ldr	r2, [r3, #24]
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	691b      	ldr	r3, [r3, #16]
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d919      	bls.n	8009bf8 <USB_EPStartXfer+0xe70>
        {
          len = ep->maxpacket;
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	691b      	ldr	r3, [r3, #16]
 8009bc8:	1d7a      	adds	r2, r7, #5
 8009bca:	32ff      	adds	r2, #255	; 0xff
 8009bcc:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	699a      	ldr	r2, [r3, #24]
 8009bd2:	1d7b      	adds	r3, r7, #5
 8009bd4:	33ff      	adds	r3, #255	; 0xff
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	1ad2      	subs	r2, r2, r3
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	619a      	str	r2, [r3, #24]
 8009bde:	e013      	b.n	8009c08 <USB_EPStartXfer+0xe80>
 8009be0:	ffff8000 	.word	0xffff8000
 8009be4:	00000402 	.word	0x00000402
 8009be8:	ffff83ff 	.word	0xffff83ff
 8009bec:	00000406 	.word	0x00000406
 8009bf0:	ffff8f8f 	.word	0xffff8f8f
 8009bf4:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	699b      	ldr	r3, [r3, #24]
 8009bfc:	1d7a      	adds	r2, r7, #5
 8009bfe:	32ff      	adds	r2, #255	; 0xff
 8009c00:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2200      	movs	r2, #0
 8009c06:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	785b      	ldrb	r3, [r3, #1]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d000      	beq.n	8009c12 <USB_EPStartXfer+0xe8a>
 8009c10:	e075      	b.n	8009cfe <USB_EPStartXfer+0xf76>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	21cc      	movs	r1, #204	; 0xcc
 8009c16:	187a      	adds	r2, r7, r1
 8009c18:	6013      	str	r3, [r2, #0]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2250      	movs	r2, #80	; 0x50
 8009c1e:	5a9b      	ldrh	r3, [r3, r2]
 8009c20:	b29b      	uxth	r3, r3
 8009c22:	001a      	movs	r2, r3
 8009c24:	187b      	adds	r3, r7, r1
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	189b      	adds	r3, r3, r2
 8009c2a:	187a      	adds	r2, r7, r1
 8009c2c:	6013      	str	r3, [r2, #0]
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	00da      	lsls	r2, r3, #3
 8009c34:	187b      	adds	r3, r7, r1
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	18d3      	adds	r3, r2, r3
 8009c3a:	4aaa      	ldr	r2, [pc, #680]	; (8009ee4 <USB_EPStartXfer+0x115c>)
 8009c3c:	4694      	mov	ip, r2
 8009c3e:	4463      	add	r3, ip
 8009c40:	21c8      	movs	r1, #200	; 0xc8
 8009c42:	187a      	adds	r2, r7, r1
 8009c44:	6013      	str	r3, [r2, #0]
 8009c46:	1d7b      	adds	r3, r7, #5
 8009c48:	33ff      	adds	r3, #255	; 0xff
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d114      	bne.n	8009c7a <USB_EPStartXfer+0xef2>
 8009c50:	187b      	adds	r3, r7, r1
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	881b      	ldrh	r3, [r3, #0]
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	4aa3      	ldr	r2, [pc, #652]	; (8009ee8 <USB_EPStartXfer+0x1160>)
 8009c5a:	4013      	ands	r3, r2
 8009c5c:	b29a      	uxth	r2, r3
 8009c5e:	187b      	adds	r3, r7, r1
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	801a      	strh	r2, [r3, #0]
 8009c64:	187b      	adds	r3, r7, r1
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	881b      	ldrh	r3, [r3, #0]
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	4a9f      	ldr	r2, [pc, #636]	; (8009eec <USB_EPStartXfer+0x1164>)
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	b29a      	uxth	r2, r3
 8009c72:	187b      	adds	r3, r7, r1
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	801a      	strh	r2, [r3, #0]
 8009c78:	e066      	b.n	8009d48 <USB_EPStartXfer+0xfc0>
 8009c7a:	1d7b      	adds	r3, r7, #5
 8009c7c:	33ff      	adds	r3, #255	; 0xff
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	2b3e      	cmp	r3, #62	; 0x3e
 8009c82:	d81c      	bhi.n	8009cbe <USB_EPStartXfer+0xf36>
 8009c84:	1d7b      	adds	r3, r7, #5
 8009c86:	33ff      	adds	r3, #255	; 0xff
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	085b      	lsrs	r3, r3, #1
 8009c8c:	21dc      	movs	r1, #220	; 0xdc
 8009c8e:	187a      	adds	r2, r7, r1
 8009c90:	6013      	str	r3, [r2, #0]
 8009c92:	1d7b      	adds	r3, r7, #5
 8009c94:	33ff      	adds	r3, #255	; 0xff
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	4013      	ands	r3, r2
 8009c9c:	d004      	beq.n	8009ca8 <USB_EPStartXfer+0xf20>
 8009c9e:	187b      	adds	r3, r7, r1
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	187a      	adds	r2, r7, r1
 8009ca6:	6013      	str	r3, [r2, #0]
 8009ca8:	23dc      	movs	r3, #220	; 0xdc
 8009caa:	18fb      	adds	r3, r7, r3
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	029b      	lsls	r3, r3, #10
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	23c8      	movs	r3, #200	; 0xc8
 8009cb6:	18fb      	adds	r3, r7, r3
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	801a      	strh	r2, [r3, #0]
 8009cbc:	e044      	b.n	8009d48 <USB_EPStartXfer+0xfc0>
 8009cbe:	1d7b      	adds	r3, r7, #5
 8009cc0:	33ff      	adds	r3, #255	; 0xff
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	095b      	lsrs	r3, r3, #5
 8009cc6:	21dc      	movs	r1, #220	; 0xdc
 8009cc8:	187a      	adds	r2, r7, r1
 8009cca:	6013      	str	r3, [r2, #0]
 8009ccc:	1d7b      	adds	r3, r7, #5
 8009cce:	33ff      	adds	r3, #255	; 0xff
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	221f      	movs	r2, #31
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	d104      	bne.n	8009ce2 <USB_EPStartXfer+0xf5a>
 8009cd8:	187b      	adds	r3, r7, r1
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	187a      	adds	r2, r7, r1
 8009ce0:	6013      	str	r3, [r2, #0]
 8009ce2:	23dc      	movs	r3, #220	; 0xdc
 8009ce4:	18fb      	adds	r3, r7, r3
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	029b      	lsls	r3, r3, #10
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	4a7f      	ldr	r2, [pc, #508]	; (8009eec <USB_EPStartXfer+0x1164>)
 8009cf0:	4313      	orrs	r3, r2
 8009cf2:	b29a      	uxth	r2, r3
 8009cf4:	23c8      	movs	r3, #200	; 0xc8
 8009cf6:	18fb      	adds	r3, r7, r3
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	801a      	strh	r2, [r3, #0]
 8009cfc:	e024      	b.n	8009d48 <USB_EPStartXfer+0xfc0>
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	785b      	ldrb	r3, [r3, #1]
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d120      	bne.n	8009d48 <USB_EPStartXfer+0xfc0>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	21d4      	movs	r1, #212	; 0xd4
 8009d0a:	187a      	adds	r2, r7, r1
 8009d0c:	6013      	str	r3, [r2, #0]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2250      	movs	r2, #80	; 0x50
 8009d12:	5a9b      	ldrh	r3, [r3, r2]
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	001a      	movs	r2, r3
 8009d18:	187b      	adds	r3, r7, r1
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	189b      	adds	r3, r3, r2
 8009d1e:	187a      	adds	r2, r7, r1
 8009d20:	6013      	str	r3, [r2, #0]
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	00da      	lsls	r2, r3, #3
 8009d28:	187b      	adds	r3, r7, r1
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	18d3      	adds	r3, r2, r3
 8009d2e:	4a6d      	ldr	r2, [pc, #436]	; (8009ee4 <USB_EPStartXfer+0x115c>)
 8009d30:	4694      	mov	ip, r2
 8009d32:	4463      	add	r3, ip
 8009d34:	21d0      	movs	r1, #208	; 0xd0
 8009d36:	187a      	adds	r2, r7, r1
 8009d38:	6013      	str	r3, [r2, #0]
 8009d3a:	1d7b      	adds	r3, r7, #5
 8009d3c:	33ff      	adds	r3, #255	; 0xff
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	b29a      	uxth	r2, r3
 8009d42:	187b      	adds	r3, r7, r1
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	801a      	strh	r2, [r3, #0]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	22c4      	movs	r2, #196	; 0xc4
 8009d4c:	18ba      	adds	r2, r7, r2
 8009d4e:	6013      	str	r3, [r2, #0]
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	785b      	ldrb	r3, [r3, #1]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d000      	beq.n	8009d5a <USB_EPStartXfer+0xfd2>
 8009d58:	e075      	b.n	8009e46 <USB_EPStartXfer+0x10be>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	21bc      	movs	r1, #188	; 0xbc
 8009d5e:	187a      	adds	r2, r7, r1
 8009d60:	6013      	str	r3, [r2, #0]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2250      	movs	r2, #80	; 0x50
 8009d66:	5a9b      	ldrh	r3, [r3, r2]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	001a      	movs	r2, r3
 8009d6c:	187b      	adds	r3, r7, r1
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	189b      	adds	r3, r3, r2
 8009d72:	187a      	adds	r2, r7, r1
 8009d74:	6013      	str	r3, [r2, #0]
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	781b      	ldrb	r3, [r3, #0]
 8009d7a:	00da      	lsls	r2, r3, #3
 8009d7c:	187b      	adds	r3, r7, r1
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	18d3      	adds	r3, r2, r3
 8009d82:	4a5b      	ldr	r2, [pc, #364]	; (8009ef0 <USB_EPStartXfer+0x1168>)
 8009d84:	4694      	mov	ip, r2
 8009d86:	4463      	add	r3, ip
 8009d88:	21b8      	movs	r1, #184	; 0xb8
 8009d8a:	187a      	adds	r2, r7, r1
 8009d8c:	6013      	str	r3, [r2, #0]
 8009d8e:	1d7b      	adds	r3, r7, #5
 8009d90:	33ff      	adds	r3, #255	; 0xff
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d114      	bne.n	8009dc2 <USB_EPStartXfer+0x103a>
 8009d98:	187b      	adds	r3, r7, r1
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	881b      	ldrh	r3, [r3, #0]
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	4a51      	ldr	r2, [pc, #324]	; (8009ee8 <USB_EPStartXfer+0x1160>)
 8009da2:	4013      	ands	r3, r2
 8009da4:	b29a      	uxth	r2, r3
 8009da6:	187b      	adds	r3, r7, r1
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	801a      	strh	r2, [r3, #0]
 8009dac:	187b      	adds	r3, r7, r1
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	881b      	ldrh	r3, [r3, #0]
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	4a4d      	ldr	r2, [pc, #308]	; (8009eec <USB_EPStartXfer+0x1164>)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	b29a      	uxth	r2, r3
 8009dba:	187b      	adds	r3, r7, r1
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	801a      	strh	r2, [r3, #0]
 8009dc0:	e066      	b.n	8009e90 <USB_EPStartXfer+0x1108>
 8009dc2:	1d7b      	adds	r3, r7, #5
 8009dc4:	33ff      	adds	r3, #255	; 0xff
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2b3e      	cmp	r3, #62	; 0x3e
 8009dca:	d81c      	bhi.n	8009e06 <USB_EPStartXfer+0x107e>
 8009dcc:	1d7b      	adds	r3, r7, #5
 8009dce:	33ff      	adds	r3, #255	; 0xff
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	085b      	lsrs	r3, r3, #1
 8009dd4:	21d8      	movs	r1, #216	; 0xd8
 8009dd6:	187a      	adds	r2, r7, r1
 8009dd8:	6013      	str	r3, [r2, #0]
 8009dda:	1d7b      	adds	r3, r7, #5
 8009ddc:	33ff      	adds	r3, #255	; 0xff
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2201      	movs	r2, #1
 8009de2:	4013      	ands	r3, r2
 8009de4:	d004      	beq.n	8009df0 <USB_EPStartXfer+0x1068>
 8009de6:	187b      	adds	r3, r7, r1
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	3301      	adds	r3, #1
 8009dec:	187a      	adds	r2, r7, r1
 8009dee:	6013      	str	r3, [r2, #0]
 8009df0:	23d8      	movs	r3, #216	; 0xd8
 8009df2:	18fb      	adds	r3, r7, r3
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	029b      	lsls	r3, r3, #10
 8009dfa:	b29a      	uxth	r2, r3
 8009dfc:	23b8      	movs	r3, #184	; 0xb8
 8009dfe:	18fb      	adds	r3, r7, r3
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	801a      	strh	r2, [r3, #0]
 8009e04:	e044      	b.n	8009e90 <USB_EPStartXfer+0x1108>
 8009e06:	1d7b      	adds	r3, r7, #5
 8009e08:	33ff      	adds	r3, #255	; 0xff
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	095b      	lsrs	r3, r3, #5
 8009e0e:	21d8      	movs	r1, #216	; 0xd8
 8009e10:	187a      	adds	r2, r7, r1
 8009e12:	6013      	str	r3, [r2, #0]
 8009e14:	1d7b      	adds	r3, r7, #5
 8009e16:	33ff      	adds	r3, #255	; 0xff
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	221f      	movs	r2, #31
 8009e1c:	4013      	ands	r3, r2
 8009e1e:	d104      	bne.n	8009e2a <USB_EPStartXfer+0x10a2>
 8009e20:	187b      	adds	r3, r7, r1
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	3b01      	subs	r3, #1
 8009e26:	187a      	adds	r2, r7, r1
 8009e28:	6013      	str	r3, [r2, #0]
 8009e2a:	23d8      	movs	r3, #216	; 0xd8
 8009e2c:	18fb      	adds	r3, r7, r3
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	b29b      	uxth	r3, r3
 8009e32:	029b      	lsls	r3, r3, #10
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	4a2d      	ldr	r2, [pc, #180]	; (8009eec <USB_EPStartXfer+0x1164>)
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	b29a      	uxth	r2, r3
 8009e3c:	23b8      	movs	r3, #184	; 0xb8
 8009e3e:	18fb      	adds	r3, r7, r3
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	801a      	strh	r2, [r3, #0]
 8009e44:	e024      	b.n	8009e90 <USB_EPStartXfer+0x1108>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	785b      	ldrb	r3, [r3, #1]
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d120      	bne.n	8009e90 <USB_EPStartXfer+0x1108>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2250      	movs	r2, #80	; 0x50
 8009e52:	5a9b      	ldrh	r3, [r3, r2]
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	001a      	movs	r2, r3
 8009e58:	21c4      	movs	r1, #196	; 0xc4
 8009e5a:	187b      	adds	r3, r7, r1
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	189b      	adds	r3, r3, r2
 8009e60:	187a      	adds	r2, r7, r1
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	00da      	lsls	r2, r3, #3
 8009e6a:	187b      	adds	r3, r7, r1
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	18d3      	adds	r3, r2, r3
 8009e70:	4a1f      	ldr	r2, [pc, #124]	; (8009ef0 <USB_EPStartXfer+0x1168>)
 8009e72:	4694      	mov	ip, r2
 8009e74:	4463      	add	r3, ip
 8009e76:	21c0      	movs	r1, #192	; 0xc0
 8009e78:	187a      	adds	r2, r7, r1
 8009e7a:	6013      	str	r3, [r2, #0]
 8009e7c:	1d7b      	adds	r3, r7, #5
 8009e7e:	33ff      	adds	r3, #255	; 0xff
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	b29a      	uxth	r2, r3
 8009e84:	187b      	adds	r3, r7, r1
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	801a      	strh	r2, [r3, #0]
 8009e8a:	e001      	b.n	8009e90 <USB_EPStartXfer+0x1108>
      }
      else
      {
        return HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e025      	b.n	8009edc <USB_EPStartXfer+0x1154>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	009b      	lsls	r3, r3, #2
 8009e98:	18d3      	adds	r3, r2, r3
 8009e9a:	881b      	ldrh	r3, [r3, #0]
 8009e9c:	b29a      	uxth	r2, r3
 8009e9e:	208a      	movs	r0, #138	; 0x8a
 8009ea0:	183b      	adds	r3, r7, r0
 8009ea2:	4914      	ldr	r1, [pc, #80]	; (8009ef4 <USB_EPStartXfer+0x116c>)
 8009ea4:	400a      	ands	r2, r1
 8009ea6:	801a      	strh	r2, [r3, #0]
 8009ea8:	183b      	adds	r3, r7, r0
 8009eaa:	183a      	adds	r2, r7, r0
 8009eac:	8812      	ldrh	r2, [r2, #0]
 8009eae:	2180      	movs	r1, #128	; 0x80
 8009eb0:	0149      	lsls	r1, r1, #5
 8009eb2:	404a      	eors	r2, r1
 8009eb4:	801a      	strh	r2, [r3, #0]
 8009eb6:	183b      	adds	r3, r7, r0
 8009eb8:	183a      	adds	r2, r7, r0
 8009eba:	8812      	ldrh	r2, [r2, #0]
 8009ebc:	2180      	movs	r1, #128	; 0x80
 8009ebe:	0189      	lsls	r1, r1, #6
 8009ec0:	404a      	eors	r2, r1
 8009ec2:	801a      	strh	r2, [r3, #0]
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	18d3      	adds	r3, r2, r3
 8009ece:	183a      	adds	r2, r7, r0
 8009ed0:	8812      	ldrh	r2, [r2, #0]
 8009ed2:	4909      	ldr	r1, [pc, #36]	; (8009ef8 <USB_EPStartXfer+0x1170>)
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	b292      	uxth	r2, r2
 8009ed8:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	0018      	movs	r0, r3
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	b043      	add	sp, #268	; 0x10c
 8009ee2:	bd90      	pop	{r4, r7, pc}
 8009ee4:	00000402 	.word	0x00000402
 8009ee8:	ffff83ff 	.word	0xffff83ff
 8009eec:	ffff8000 	.word	0xffff8000
 8009ef0:	00000406 	.word	0x00000406
 8009ef4:	ffffbf8f 	.word	0xffffbf8f
 8009ef8:	ffff8080 	.word	0xffff8080

08009efc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	785b      	ldrb	r3, [r3, #1]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d01d      	beq.n	8009f4a <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	18d3      	adds	r3, r2, r3
 8009f18:	881b      	ldrh	r3, [r3, #0]
 8009f1a:	b29a      	uxth	r2, r3
 8009f1c:	200c      	movs	r0, #12
 8009f1e:	183b      	adds	r3, r7, r0
 8009f20:	491b      	ldr	r1, [pc, #108]	; (8009f90 <USB_EPSetStall+0x94>)
 8009f22:	400a      	ands	r2, r1
 8009f24:	801a      	strh	r2, [r3, #0]
 8009f26:	183b      	adds	r3, r7, r0
 8009f28:	183a      	adds	r2, r7, r0
 8009f2a:	8812      	ldrh	r2, [r2, #0]
 8009f2c:	2110      	movs	r1, #16
 8009f2e:	404a      	eors	r2, r1
 8009f30:	801a      	strh	r2, [r3, #0]
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	18d3      	adds	r3, r2, r3
 8009f3c:	183a      	adds	r2, r7, r0
 8009f3e:	8812      	ldrh	r2, [r2, #0]
 8009f40:	4914      	ldr	r1, [pc, #80]	; (8009f94 <USB_EPSetStall+0x98>)
 8009f42:	430a      	orrs	r2, r1
 8009f44:	b292      	uxth	r2, r2
 8009f46:	801a      	strh	r2, [r3, #0]
 8009f48:	e01d      	b.n	8009f86 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	18d3      	adds	r3, r2, r3
 8009f54:	881b      	ldrh	r3, [r3, #0]
 8009f56:	b29a      	uxth	r2, r3
 8009f58:	200e      	movs	r0, #14
 8009f5a:	183b      	adds	r3, r7, r0
 8009f5c:	490e      	ldr	r1, [pc, #56]	; (8009f98 <USB_EPSetStall+0x9c>)
 8009f5e:	400a      	ands	r2, r1
 8009f60:	801a      	strh	r2, [r3, #0]
 8009f62:	183b      	adds	r3, r7, r0
 8009f64:	183a      	adds	r2, r7, r0
 8009f66:	8812      	ldrh	r2, [r2, #0]
 8009f68:	2180      	movs	r1, #128	; 0x80
 8009f6a:	0149      	lsls	r1, r1, #5
 8009f6c:	404a      	eors	r2, r1
 8009f6e:	801a      	strh	r2, [r3, #0]
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	18d3      	adds	r3, r2, r3
 8009f7a:	183a      	adds	r2, r7, r0
 8009f7c:	8812      	ldrh	r2, [r2, #0]
 8009f7e:	4905      	ldr	r1, [pc, #20]	; (8009f94 <USB_EPSetStall+0x98>)
 8009f80:	430a      	orrs	r2, r1
 8009f82:	b292      	uxth	r2, r2
 8009f84:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	0018      	movs	r0, r3
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	b004      	add	sp, #16
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	ffff8fbf 	.word	0xffff8fbf
 8009f94:	ffff8080 	.word	0xffff8080
 8009f98:	ffffbf8f 	.word	0xffffbf8f

08009f9c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b086      	sub	sp, #24
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	7b1b      	ldrb	r3, [r3, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d000      	beq.n	8009fb0 <USB_EPClearStall+0x14>
 8009fae:	e095      	b.n	800a0dc <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	785b      	ldrb	r3, [r3, #1]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d046      	beq.n	800a046 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	18d2      	adds	r2, r2, r3
 8009fc2:	2110      	movs	r1, #16
 8009fc4:	187b      	adds	r3, r7, r1
 8009fc6:	8812      	ldrh	r2, [r2, #0]
 8009fc8:	801a      	strh	r2, [r3, #0]
 8009fca:	187b      	adds	r3, r7, r1
 8009fcc:	881b      	ldrh	r3, [r3, #0]
 8009fce:	2240      	movs	r2, #64	; 0x40
 8009fd0:	4013      	ands	r3, r2
 8009fd2:	d016      	beq.n	800a002 <USB_EPClearStall+0x66>
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	781b      	ldrb	r3, [r3, #0]
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	18d3      	adds	r3, r2, r3
 8009fde:	881b      	ldrh	r3, [r3, #0]
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	200e      	movs	r0, #14
 8009fe4:	183b      	adds	r3, r7, r0
 8009fe6:	4940      	ldr	r1, [pc, #256]	; (800a0e8 <USB_EPClearStall+0x14c>)
 8009fe8:	400a      	ands	r2, r1
 8009fea:	801a      	strh	r2, [r3, #0]
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	009b      	lsls	r3, r3, #2
 8009ff4:	18d3      	adds	r3, r2, r3
 8009ff6:	183a      	adds	r2, r7, r0
 8009ff8:	8812      	ldrh	r2, [r2, #0]
 8009ffa:	493c      	ldr	r1, [pc, #240]	; (800a0ec <USB_EPClearStall+0x150>)
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	b292      	uxth	r2, r2
 800a000:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	78db      	ldrb	r3, [r3, #3]
 800a006:	2b01      	cmp	r3, #1
 800a008:	d068      	beq.n	800a0dc <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	18d3      	adds	r3, r2, r3
 800a014:	881b      	ldrh	r3, [r3, #0]
 800a016:	b29a      	uxth	r2, r3
 800a018:	200c      	movs	r0, #12
 800a01a:	183b      	adds	r3, r7, r0
 800a01c:	4934      	ldr	r1, [pc, #208]	; (800a0f0 <USB_EPClearStall+0x154>)
 800a01e:	400a      	ands	r2, r1
 800a020:	801a      	strh	r2, [r3, #0]
 800a022:	183b      	adds	r3, r7, r0
 800a024:	183a      	adds	r2, r7, r0
 800a026:	8812      	ldrh	r2, [r2, #0]
 800a028:	2120      	movs	r1, #32
 800a02a:	404a      	eors	r2, r1
 800a02c:	801a      	strh	r2, [r3, #0]
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	18d3      	adds	r3, r2, r3
 800a038:	183a      	adds	r2, r7, r0
 800a03a:	8812      	ldrh	r2, [r2, #0]
 800a03c:	492d      	ldr	r1, [pc, #180]	; (800a0f4 <USB_EPClearStall+0x158>)
 800a03e:	430a      	orrs	r2, r1
 800a040:	b292      	uxth	r2, r2
 800a042:	801a      	strh	r2, [r3, #0]
 800a044:	e04a      	b.n	800a0dc <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	18d2      	adds	r2, r2, r3
 800a050:	2116      	movs	r1, #22
 800a052:	187b      	adds	r3, r7, r1
 800a054:	8812      	ldrh	r2, [r2, #0]
 800a056:	801a      	strh	r2, [r3, #0]
 800a058:	187b      	adds	r3, r7, r1
 800a05a:	881a      	ldrh	r2, [r3, #0]
 800a05c:	2380      	movs	r3, #128	; 0x80
 800a05e:	01db      	lsls	r3, r3, #7
 800a060:	4013      	ands	r3, r2
 800a062:	d016      	beq.n	800a092 <USB_EPClearStall+0xf6>
 800a064:	687a      	ldr	r2, [r7, #4]
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	009b      	lsls	r3, r3, #2
 800a06c:	18d3      	adds	r3, r2, r3
 800a06e:	881b      	ldrh	r3, [r3, #0]
 800a070:	b29a      	uxth	r2, r3
 800a072:	2014      	movs	r0, #20
 800a074:	183b      	adds	r3, r7, r0
 800a076:	491c      	ldr	r1, [pc, #112]	; (800a0e8 <USB_EPClearStall+0x14c>)
 800a078:	400a      	ands	r2, r1
 800a07a:	801a      	strh	r2, [r3, #0]
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	009b      	lsls	r3, r3, #2
 800a084:	18d3      	adds	r3, r2, r3
 800a086:	183a      	adds	r2, r7, r0
 800a088:	8812      	ldrh	r2, [r2, #0]
 800a08a:	491b      	ldr	r1, [pc, #108]	; (800a0f8 <USB_EPClearStall+0x15c>)
 800a08c:	430a      	orrs	r2, r1
 800a08e:	b292      	uxth	r2, r2
 800a090:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	18d3      	adds	r3, r2, r3
 800a09c:	881b      	ldrh	r3, [r3, #0]
 800a09e:	b29a      	uxth	r2, r3
 800a0a0:	2012      	movs	r0, #18
 800a0a2:	183b      	adds	r3, r7, r0
 800a0a4:	4915      	ldr	r1, [pc, #84]	; (800a0fc <USB_EPClearStall+0x160>)
 800a0a6:	400a      	ands	r2, r1
 800a0a8:	801a      	strh	r2, [r3, #0]
 800a0aa:	183b      	adds	r3, r7, r0
 800a0ac:	183a      	adds	r2, r7, r0
 800a0ae:	8812      	ldrh	r2, [r2, #0]
 800a0b0:	2180      	movs	r1, #128	; 0x80
 800a0b2:	0149      	lsls	r1, r1, #5
 800a0b4:	404a      	eors	r2, r1
 800a0b6:	801a      	strh	r2, [r3, #0]
 800a0b8:	183b      	adds	r3, r7, r0
 800a0ba:	183a      	adds	r2, r7, r0
 800a0bc:	8812      	ldrh	r2, [r2, #0]
 800a0be:	2180      	movs	r1, #128	; 0x80
 800a0c0:	0189      	lsls	r1, r1, #6
 800a0c2:	404a      	eors	r2, r1
 800a0c4:	801a      	strh	r2, [r3, #0]
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	18d3      	adds	r3, r2, r3
 800a0d0:	183a      	adds	r2, r7, r0
 800a0d2:	8812      	ldrh	r2, [r2, #0]
 800a0d4:	4907      	ldr	r1, [pc, #28]	; (800a0f4 <USB_EPClearStall+0x158>)
 800a0d6:	430a      	orrs	r2, r1
 800a0d8:	b292      	uxth	r2, r2
 800a0da:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	0018      	movs	r0, r3
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	b006      	add	sp, #24
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	46c0      	nop			; (mov r8, r8)
 800a0e8:	ffff8f8f 	.word	0xffff8f8f
 800a0ec:	ffff80c0 	.word	0xffff80c0
 800a0f0:	ffff8fbf 	.word	0xffff8fbf
 800a0f4:	ffff8080 	.word	0xffff8080
 800a0f8:	ffffc080 	.word	0xffffc080
 800a0fc:	ffffbf8f 	.word	0xffffbf8f

0800a100 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	000a      	movs	r2, r1
 800a10a:	1cfb      	adds	r3, r7, #3
 800a10c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800a10e:	1cfb      	adds	r3, r7, #3
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d103      	bne.n	800a11e <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	224c      	movs	r2, #76	; 0x4c
 800a11a:	2180      	movs	r1, #128	; 0x80
 800a11c:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	0018      	movs	r0, r3
 800a122:	46bd      	mov	sp, r7
 800a124:	b002      	add	sp, #8
 800a126:	bd80      	pop	{r7, pc}

0800a128 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2258      	movs	r2, #88	; 0x58
 800a134:	5a9b      	ldrh	r3, [r3, r2]
 800a136:	b29b      	uxth	r3, r3
 800a138:	4a05      	ldr	r2, [pc, #20]	; (800a150 <USB_DevConnect+0x28>)
 800a13a:	4313      	orrs	r3, r2
 800a13c:	b299      	uxth	r1, r3
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2258      	movs	r2, #88	; 0x58
 800a142:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800a144:	2300      	movs	r3, #0
}
 800a146:	0018      	movs	r0, r3
 800a148:	46bd      	mov	sp, r7
 800a14a:	b002      	add	sp, #8
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	46c0      	nop			; (mov r8, r8)
 800a150:	ffff8000 	.word	0xffff8000

0800a154 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2244      	movs	r2, #68	; 0x44
 800a160:	5a9b      	ldrh	r3, [r3, r2]
 800a162:	b29b      	uxth	r3, r3
 800a164:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a166:	68fb      	ldr	r3, [r7, #12]
}
 800a168:	0018      	movs	r0, r3
 800a16a:	46bd      	mov	sp, r7
 800a16c:	b004      	add	sp, #16
 800a16e:	bd80      	pop	{r7, pc}

0800a170 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b08c      	sub	sp, #48	; 0x30
 800a174:	af00      	add	r7, sp, #0
 800a176:	60f8      	str	r0, [r7, #12]
 800a178:	60b9      	str	r1, [r7, #8]
 800a17a:	0019      	movs	r1, r3
 800a17c:	1dbb      	adds	r3, r7, #6
 800a17e:	801a      	strh	r2, [r3, #0]
 800a180:	1d3b      	adds	r3, r7, #4
 800a182:	1c0a      	adds	r2, r1, #0
 800a184:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a186:	1d3b      	adds	r3, r7, #4
 800a188:	881b      	ldrh	r3, [r3, #0]
 800a18a:	3301      	adds	r3, #1
 800a18c:	085b      	lsrs	r3, r3, #1
 800a18e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a198:	1dbb      	adds	r3, r7, #6
 800a19a:	881a      	ldrh	r2, [r3, #0]
 800a19c:	69fb      	ldr	r3, [r7, #28]
 800a19e:	18d3      	adds	r3, r2, r3
 800a1a0:	2280      	movs	r2, #128	; 0x80
 800a1a2:	00d2      	lsls	r2, r2, #3
 800a1a4:	4694      	mov	ip, r2
 800a1a6:	4463      	add	r3, ip
 800a1a8:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800a1aa:	6a3b      	ldr	r3, [r7, #32]
 800a1ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1ae:	e01b      	b.n	800a1e8 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b2:	781b      	ldrb	r3, [r3, #0]
 800a1b4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1be:	781b      	ldrb	r3, [r3, #0]
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	021b      	lsls	r3, r3, #8
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	001a      	movs	r2, r3
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a1d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d8:	3302      	adds	r3, #2
 800a1da:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 800a1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1de:	3301      	adds	r3, #1
 800a1e0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800a1e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1e4:	3b01      	subs	r3, #1
 800a1e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d1e0      	bne.n	800a1b0 <USB_WritePMA+0x40>
  }
}
 800a1ee:	46c0      	nop			; (mov r8, r8)
 800a1f0:	46c0      	nop			; (mov r8, r8)
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	b00c      	add	sp, #48	; 0x30
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b08a      	sub	sp, #40	; 0x28
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	0019      	movs	r1, r3
 800a204:	1dbb      	adds	r3, r7, #6
 800a206:	801a      	strh	r2, [r3, #0]
 800a208:	1d3b      	adds	r3, r7, #4
 800a20a:	1c0a      	adds	r2, r1, #0
 800a20c:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a20e:	1d3b      	adds	r3, r7, #4
 800a210:	881b      	ldrh	r3, [r3, #0]
 800a212:	085b      	lsrs	r3, r3, #1
 800a214:	b29b      	uxth	r3, r3
 800a216:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a220:	1dbb      	adds	r3, r7, #6
 800a222:	881a      	ldrh	r2, [r3, #0]
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	18d3      	adds	r3, r2, r3
 800a228:	2280      	movs	r2, #128	; 0x80
 800a22a:	00d2      	lsls	r2, r2, #3
 800a22c:	4694      	mov	ip, r2
 800a22e:	4463      	add	r3, ip
 800a230:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	627b      	str	r3, [r7, #36]	; 0x24
 800a236:	e018      	b.n	800a26a <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	881b      	ldrh	r3, [r3, #0]
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a240:	6a3b      	ldr	r3, [r7, #32]
 800a242:	3302      	adds	r3, #2
 800a244:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	b2da      	uxtb	r2, r3
 800a24a:	69fb      	ldr	r3, [r7, #28]
 800a24c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	3301      	adds	r3, #1
 800a252:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	0a1b      	lsrs	r3, r3, #8
 800a258:	b2da      	uxtb	r2, r3
 800a25a:	69fb      	ldr	r3, [r7, #28]
 800a25c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a25e:	69fb      	ldr	r3, [r7, #28]
 800a260:	3301      	adds	r3, #1
 800a262:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800a264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a266:	3b01      	subs	r3, #1
 800a268:	627b      	str	r3, [r7, #36]	; 0x24
 800a26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d1e3      	bne.n	800a238 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800a270:	1d3b      	adds	r3, r7, #4
 800a272:	881b      	ldrh	r3, [r3, #0]
 800a274:	2201      	movs	r2, #1
 800a276:	4013      	ands	r3, r2
 800a278:	b29b      	uxth	r3, r3
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d007      	beq.n	800a28e <USB_ReadPMA+0x96>
  {
    temp = *pdwVal;
 800a27e:	6a3b      	ldr	r3, [r7, #32]
 800a280:	881b      	ldrh	r3, [r3, #0]
 800a282:	b29b      	uxth	r3, r3
 800a284:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	b2da      	uxtb	r2, r3
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	701a      	strb	r2, [r3, #0]
  }
}
 800a28e:	46c0      	nop			; (mov r8, r8)
 800a290:	46bd      	mov	sp, r7
 800a292:	b00a      	add	sp, #40	; 0x28
 800a294:	bd80      	pop	{r7, pc}

0800a296 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b084      	sub	sp, #16
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
 800a29e:	000a      	movs	r2, r1
 800a2a0:	1cfb      	adds	r3, r7, #3
 800a2a2:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800a2a4:	230f      	movs	r3, #15
 800a2a6:	18fb      	adds	r3, r7, r3
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	7c1b      	ldrb	r3, [r3, #16]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d116      	bne.n	800a2e2 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a2b4:	2380      	movs	r3, #128	; 0x80
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	2202      	movs	r2, #2
 800a2bc:	2181      	movs	r1, #129	; 0x81
 800a2be:	f002 f8b4 	bl	800c42a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a2c8:	2380      	movs	r3, #128	; 0x80
 800a2ca:	009b      	lsls	r3, r3, #2
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	2202      	movs	r2, #2
 800a2d0:	2101      	movs	r1, #1
 800a2d2:	f002 f8aa 	bl	800c42a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	23b6      	movs	r3, #182	; 0xb6
 800a2da:	005b      	lsls	r3, r3, #1
 800a2dc:	2101      	movs	r1, #1
 800a2de:	50d1      	str	r1, [r2, r3]
 800a2e0:	e013      	b.n	800a30a <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	2340      	movs	r3, #64	; 0x40
 800a2e6:	2202      	movs	r2, #2
 800a2e8:	2181      	movs	r1, #129	; 0x81
 800a2ea:	f002 f89e 	bl	800c42a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	2340      	movs	r3, #64	; 0x40
 800a2f8:	2202      	movs	r2, #2
 800a2fa:	2101      	movs	r1, #1
 800a2fc:	f002 f895 	bl	800c42a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	23b6      	movs	r3, #182	; 0xb6
 800a304:	005b      	lsls	r3, r3, #1
 800a306:	2101      	movs	r1, #1
 800a308:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	2308      	movs	r3, #8
 800a30e:	2203      	movs	r2, #3
 800a310:	2182      	movs	r1, #130	; 0x82
 800a312:	f002 f88a 	bl	800c42a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2201      	movs	r2, #1
 800a31a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a31c:	2387      	movs	r3, #135	; 0x87
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	0018      	movs	r0, r3
 800a322:	f002 fa1b 	bl	800c75c <USBD_static_malloc>
 800a326:	0001      	movs	r1, r0
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	23ae      	movs	r3, #174	; 0xae
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	23ae      	movs	r3, #174	; 0xae
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	58d3      	ldr	r3, [r2, r3]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d104      	bne.n	800a346 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800a33c:	230f      	movs	r3, #15
 800a33e:	18fb      	adds	r3, r7, r3
 800a340:	2201      	movs	r2, #1
 800a342:	701a      	strb	r2, [r3, #0]
 800a344:	e02c      	b.n	800a3a0 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	23ae      	movs	r3, #174	; 0xae
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	58d3      	ldr	r3, [r2, r3]
 800a34e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	23af      	movs	r3, #175	; 0xaf
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	58d3      	ldr	r3, [r2, r3]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a35c:	68ba      	ldr	r2, [r7, #8]
 800a35e:	2385      	movs	r3, #133	; 0x85
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	2100      	movs	r1, #0
 800a364:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800a366:	68ba      	ldr	r2, [r7, #8]
 800a368:	2386      	movs	r3, #134	; 0x86
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	2100      	movs	r1, #0
 800a36e:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	7c1b      	ldrb	r3, [r3, #16]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10a      	bne.n	800a38e <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a378:	68ba      	ldr	r2, [r7, #8]
 800a37a:	2381      	movs	r3, #129	; 0x81
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	58d2      	ldr	r2, [r2, r3]
 800a380:	2380      	movs	r3, #128	; 0x80
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	2101      	movs	r1, #1
 800a388:	f002 f99a 	bl	800c6c0 <USBD_LL_PrepareReceive>
 800a38c:	e008      	b.n	800a3a0 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a38e:	68ba      	ldr	r2, [r7, #8]
 800a390:	2381      	movs	r3, #129	; 0x81
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	58d2      	ldr	r2, [r2, r3]
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	2340      	movs	r3, #64	; 0x40
 800a39a:	2101      	movs	r1, #1
 800a39c:	f002 f990 	bl	800c6c0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a3a0:	230f      	movs	r3, #15
 800a3a2:	18fb      	adds	r3, r7, r3
 800a3a4:	781b      	ldrb	r3, [r3, #0]
}
 800a3a6:	0018      	movs	r0, r3
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	b004      	add	sp, #16
 800a3ac:	bd80      	pop	{r7, pc}

0800a3ae <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	b084      	sub	sp, #16
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
 800a3b6:	000a      	movs	r2, r1
 800a3b8:	1cfb      	adds	r3, r7, #3
 800a3ba:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800a3bc:	230f      	movs	r3, #15
 800a3be:	18fb      	adds	r3, r7, r3
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2181      	movs	r1, #129	; 0x81
 800a3c8:	0018      	movs	r0, r3
 800a3ca:	f002 f865 	bl	800c498 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2101      	movs	r1, #1
 800a3d8:	0018      	movs	r0, r3
 800a3da:	f002 f85d 	bl	800c498 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	23b6      	movs	r3, #182	; 0xb6
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	2100      	movs	r1, #0
 800a3e6:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2182      	movs	r1, #130	; 0x82
 800a3ec:	0018      	movs	r0, r3
 800a3ee:	f002 f853 	bl	800c498 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	23ae      	movs	r3, #174	; 0xae
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	58d3      	ldr	r3, [r2, r3]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d011      	beq.n	800a428 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	23af      	movs	r3, #175	; 0xaf
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	58d3      	ldr	r3, [r2, r3]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	23ae      	movs	r3, #174	; 0xae
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	58d3      	ldr	r3, [r2, r3]
 800a418:	0018      	movs	r0, r3
 800a41a:	f002 f9ab 	bl	800c774 <USBD_static_free>
    pdev->pClassData = NULL;
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	23ae      	movs	r3, #174	; 0xae
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	2100      	movs	r1, #0
 800a426:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800a428:	230f      	movs	r3, #15
 800a42a:	18fb      	adds	r3, r7, r3
 800a42c:	781b      	ldrb	r3, [r3, #0]
}
 800a42e:	0018      	movs	r0, r3
 800a430:	46bd      	mov	sp, r7
 800a432:	b004      	add	sp, #16
 800a434:	bd80      	pop	{r7, pc}
	...

0800a438 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b086      	sub	sp, #24
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	23ae      	movs	r3, #174	; 0xae
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	58d3      	ldr	r3, [r2, r3]
 800a44a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a44c:	230f      	movs	r3, #15
 800a44e:	18fb      	adds	r3, r7, r3
 800a450:	2200      	movs	r2, #0
 800a452:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800a454:	230c      	movs	r3, #12
 800a456:	18fb      	adds	r3, r7, r3
 800a458:	2200      	movs	r2, #0
 800a45a:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800a45c:	2317      	movs	r3, #23
 800a45e:	18fb      	adds	r3, r7, r3
 800a460:	2200      	movs	r2, #0
 800a462:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	781b      	ldrb	r3, [r3, #0]
 800a468:	001a      	movs	r2, r3
 800a46a:	2360      	movs	r3, #96	; 0x60
 800a46c:	4013      	ands	r3, r2
 800a46e:	d03d      	beq.n	800a4ec <USBD_CDC_Setup+0xb4>
 800a470:	2b20      	cmp	r3, #32
 800a472:	d000      	beq.n	800a476 <USBD_CDC_Setup+0x3e>
 800a474:	e094      	b.n	800a5a0 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	88db      	ldrh	r3, [r3, #6]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d02b      	beq.n	800a4d6 <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	b25b      	sxtb	r3, r3
 800a484:	2b00      	cmp	r3, #0
 800a486:	da12      	bge.n	800a4ae <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	23af      	movs	r3, #175	; 0xaf
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	58d3      	ldr	r3, [r2, r3]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	683a      	ldr	r2, [r7, #0]
 800a494:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a496:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a498:	683a      	ldr	r2, [r7, #0]
 800a49a:	88d2      	ldrh	r2, [r2, #6]
 800a49c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a49e:	6939      	ldr	r1, [r7, #16]
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	88da      	ldrh	r2, [r3, #6]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	0018      	movs	r0, r3
 800a4a8:	f001 fbb2 	bl	800bc10 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a4ac:	e083      	b.n	800a5b6 <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	7859      	ldrb	r1, [r3, #1]
 800a4b2:	693a      	ldr	r2, [r7, #16]
 800a4b4:	2380      	movs	r3, #128	; 0x80
 800a4b6:	009b      	lsls	r3, r3, #2
 800a4b8:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	88db      	ldrh	r3, [r3, #6]
 800a4be:	b2d9      	uxtb	r1, r3
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	4a40      	ldr	r2, [pc, #256]	; (800a5c4 <USBD_CDC_Setup+0x18c>)
 800a4c4:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a4c6:	6939      	ldr	r1, [r7, #16]
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	88da      	ldrh	r2, [r3, #6]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	0018      	movs	r0, r3
 800a4d0:	f001 fbd1 	bl	800bc76 <USBD_CtlPrepareRx>
      break;
 800a4d4:	e06f      	b.n	800a5b6 <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a4d6:	687a      	ldr	r2, [r7, #4]
 800a4d8:	23af      	movs	r3, #175	; 0xaf
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	58d3      	ldr	r3, [r2, r3]
 800a4de:	689b      	ldr	r3, [r3, #8]
 800a4e0:	683a      	ldr	r2, [r7, #0]
 800a4e2:	7850      	ldrb	r0, [r2, #1]
 800a4e4:	6839      	ldr	r1, [r7, #0]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	4798      	blx	r3
      break;
 800a4ea:	e064      	b.n	800a5b6 <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	785b      	ldrb	r3, [r3, #1]
 800a4f0:	2b0b      	cmp	r3, #11
 800a4f2:	d037      	beq.n	800a564 <USBD_CDC_Setup+0x12c>
 800a4f4:	dc47      	bgt.n	800a586 <USBD_CDC_Setup+0x14e>
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d002      	beq.n	800a500 <USBD_CDC_Setup+0xc8>
 800a4fa:	2b0a      	cmp	r3, #10
 800a4fc:	d019      	beq.n	800a532 <USBD_CDC_Setup+0xfa>
 800a4fe:	e042      	b.n	800a586 <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	23a7      	movs	r3, #167	; 0xa7
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	5cd3      	ldrb	r3, [r2, r3]
 800a508:	2b03      	cmp	r3, #3
 800a50a:	d107      	bne.n	800a51c <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a50c:	230c      	movs	r3, #12
 800a50e:	18f9      	adds	r1, r7, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2202      	movs	r2, #2
 800a514:	0018      	movs	r0, r3
 800a516:	f001 fb7b 	bl	800bc10 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a51a:	e040      	b.n	800a59e <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800a51c:	683a      	ldr	r2, [r7, #0]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	0011      	movs	r1, r2
 800a522:	0018      	movs	r0, r3
 800a524:	f001 faf6 	bl	800bb14 <USBD_CtlError>
            ret = USBD_FAIL;
 800a528:	2317      	movs	r3, #23
 800a52a:	18fb      	adds	r3, r7, r3
 800a52c:	2202      	movs	r2, #2
 800a52e:	701a      	strb	r2, [r3, #0]
          break;
 800a530:	e035      	b.n	800a59e <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a532:	687a      	ldr	r2, [r7, #4]
 800a534:	23a7      	movs	r3, #167	; 0xa7
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	5cd3      	ldrb	r3, [r2, r3]
 800a53a:	2b03      	cmp	r3, #3
 800a53c:	d107      	bne.n	800a54e <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a53e:	230f      	movs	r3, #15
 800a540:	18f9      	adds	r1, r7, r3
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	0018      	movs	r0, r3
 800a548:	f001 fb62 	bl	800bc10 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a54c:	e027      	b.n	800a59e <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800a54e:	683a      	ldr	r2, [r7, #0]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	0011      	movs	r1, r2
 800a554:	0018      	movs	r0, r3
 800a556:	f001 fadd 	bl	800bb14 <USBD_CtlError>
            ret = USBD_FAIL;
 800a55a:	2317      	movs	r3, #23
 800a55c:	18fb      	adds	r3, r7, r3
 800a55e:	2202      	movs	r2, #2
 800a560:	701a      	strb	r2, [r3, #0]
          break;
 800a562:	e01c      	b.n	800a59e <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	23a7      	movs	r3, #167	; 0xa7
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	5cd3      	ldrb	r3, [r2, r3]
 800a56c:	2b03      	cmp	r3, #3
 800a56e:	d015      	beq.n	800a59c <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800a570:	683a      	ldr	r2, [r7, #0]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	0011      	movs	r1, r2
 800a576:	0018      	movs	r0, r3
 800a578:	f001 facc 	bl	800bb14 <USBD_CtlError>
            ret = USBD_FAIL;
 800a57c:	2317      	movs	r3, #23
 800a57e:	18fb      	adds	r3, r7, r3
 800a580:	2202      	movs	r2, #2
 800a582:	701a      	strb	r2, [r3, #0]
          }
          break;
 800a584:	e00a      	b.n	800a59c <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	0011      	movs	r1, r2
 800a58c:	0018      	movs	r0, r3
 800a58e:	f001 fac1 	bl	800bb14 <USBD_CtlError>
          ret = USBD_FAIL;
 800a592:	2317      	movs	r3, #23
 800a594:	18fb      	adds	r3, r7, r3
 800a596:	2202      	movs	r2, #2
 800a598:	701a      	strb	r2, [r3, #0]
          break;
 800a59a:	e000      	b.n	800a59e <USBD_CDC_Setup+0x166>
          break;
 800a59c:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800a59e:	e00a      	b.n	800a5b6 <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800a5a0:	683a      	ldr	r2, [r7, #0]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	0011      	movs	r1, r2
 800a5a6:	0018      	movs	r0, r3
 800a5a8:	f001 fab4 	bl	800bb14 <USBD_CtlError>
      ret = USBD_FAIL;
 800a5ac:	2317      	movs	r3, #23
 800a5ae:	18fb      	adds	r3, r7, r3
 800a5b0:	2202      	movs	r2, #2
 800a5b2:	701a      	strb	r2, [r3, #0]
      break;
 800a5b4:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800a5b6:	2317      	movs	r3, #23
 800a5b8:	18fb      	adds	r3, r7, r3
 800a5ba:	781b      	ldrb	r3, [r3, #0]
}
 800a5bc:	0018      	movs	r0, r3
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	b006      	add	sp, #24
 800a5c2:	bd80      	pop	{r7, pc}
 800a5c4:	00000201 	.word	0x00000201

0800a5c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	000a      	movs	r2, r1
 800a5d2:	1cfb      	adds	r3, r7, #3
 800a5d4:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	23ae      	movs	r3, #174	; 0xae
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	58d3      	ldr	r3, [r2, r3]
 800a5de:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	23b0      	movs	r3, #176	; 0xb0
 800a5e4:	009b      	lsls	r3, r3, #2
 800a5e6:	58d3      	ldr	r3, [r2, r3]
 800a5e8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	23ae      	movs	r3, #174	; 0xae
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	58d3      	ldr	r3, [r2, r3]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d03e      	beq.n	800a674 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a5f6:	1cfb      	adds	r3, r7, #3
 800a5f8:	781a      	ldrb	r2, [r3, #0]
 800a5fa:	6879      	ldr	r1, [r7, #4]
 800a5fc:	0013      	movs	r3, r2
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	189b      	adds	r3, r3, r2
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	18cb      	adds	r3, r1, r3
 800a606:	331c      	adds	r3, #28
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d02b      	beq.n	800a666 <USBD_CDC_DataIn+0x9e>
 800a60e:	1cfb      	adds	r3, r7, #3
 800a610:	781a      	ldrb	r2, [r3, #0]
 800a612:	6879      	ldr	r1, [r7, #4]
 800a614:	0013      	movs	r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	189b      	adds	r3, r3, r2
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	18cb      	adds	r3, r1, r3
 800a61e:	331c      	adds	r3, #28
 800a620:	6818      	ldr	r0, [r3, #0]
 800a622:	1cfb      	adds	r3, r7, #3
 800a624:	781a      	ldrb	r2, [r3, #0]
 800a626:	68b9      	ldr	r1, [r7, #8]
 800a628:	0013      	movs	r3, r2
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	189b      	adds	r3, r3, r2
 800a62e:	00db      	lsls	r3, r3, #3
 800a630:	18cb      	adds	r3, r1, r3
 800a632:	3338      	adds	r3, #56	; 0x38
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	0019      	movs	r1, r3
 800a638:	f7f5 fdfe 	bl	8000238 <__aeabi_uidivmod>
 800a63c:	1e0b      	subs	r3, r1, #0
 800a63e:	d112      	bne.n	800a666 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a640:	1cfb      	adds	r3, r7, #3
 800a642:	781a      	ldrb	r2, [r3, #0]
 800a644:	6879      	ldr	r1, [r7, #4]
 800a646:	0013      	movs	r3, r2
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	189b      	adds	r3, r3, r2
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	18cb      	adds	r3, r1, r3
 800a650:	331c      	adds	r3, #28
 800a652:	2200      	movs	r2, #0
 800a654:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a656:	1cfb      	adds	r3, r7, #3
 800a658:	7819      	ldrb	r1, [r3, #0]
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	2300      	movs	r3, #0
 800a65e:	2200      	movs	r2, #0
 800a660:	f001 fff7 	bl	800c652 <USBD_LL_Transmit>
 800a664:	e004      	b.n	800a670 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	2385      	movs	r3, #133	; 0x85
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	2100      	movs	r1, #0
 800a66e:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800a670:	2300      	movs	r3, #0
 800a672:	e000      	b.n	800a676 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800a674:	2302      	movs	r3, #2
  }
}
 800a676:	0018      	movs	r0, r3
 800a678:	46bd      	mov	sp, r7
 800a67a:	b004      	add	sp, #16
 800a67c:	bd80      	pop	{r7, pc}

0800a67e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a67e:	b580      	push	{r7, lr}
 800a680:	b084      	sub	sp, #16
 800a682:	af00      	add	r7, sp, #0
 800a684:	6078      	str	r0, [r7, #4]
 800a686:	000a      	movs	r2, r1
 800a688:	1cfb      	adds	r3, r7, #3
 800a68a:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	23ae      	movs	r3, #174	; 0xae
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	58d3      	ldr	r3, [r2, r3]
 800a694:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a696:	1cfb      	adds	r3, r7, #3
 800a698:	781a      	ldrb	r2, [r3, #0]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	0011      	movs	r1, r2
 800a69e:	0018      	movs	r0, r3
 800a6a0:	f002 f845 	bl	800c72e <USBD_LL_GetRxDataSize>
 800a6a4:	0001      	movs	r1, r0
 800a6a6:	68fa      	ldr	r2, [r7, #12]
 800a6a8:	2383      	movs	r3, #131	; 0x83
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	23ae      	movs	r3, #174	; 0xae
 800a6b2:	009b      	lsls	r3, r3, #2
 800a6b4:	58d3      	ldr	r3, [r2, r3]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d011      	beq.n	800a6de <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a6ba:	687a      	ldr	r2, [r7, #4]
 800a6bc:	23af      	movs	r3, #175	; 0xaf
 800a6be:	009b      	lsls	r3, r3, #2
 800a6c0:	58d3      	ldr	r3, [r2, r3]
 800a6c2:	68da      	ldr	r2, [r3, #12]
 800a6c4:	68f9      	ldr	r1, [r7, #12]
 800a6c6:	2381      	movs	r3, #129	; 0x81
 800a6c8:	009b      	lsls	r3, r3, #2
 800a6ca:	58c8      	ldr	r0, [r1, r3]
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2183      	movs	r1, #131	; 0x83
 800a6d0:	0089      	lsls	r1, r1, #2
 800a6d2:	468c      	mov	ip, r1
 800a6d4:	4463      	add	r3, ip
 800a6d6:	0019      	movs	r1, r3
 800a6d8:	4790      	blx	r2

    return USBD_OK;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	e000      	b.n	800a6e0 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800a6de:	2302      	movs	r3, #2
  }
}
 800a6e0:	0018      	movs	r0, r3
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	b004      	add	sp, #16
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a6e8:	b590      	push	{r4, r7, lr}
 800a6ea:	b085      	sub	sp, #20
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	23ae      	movs	r3, #174	; 0xae
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	58d3      	ldr	r3, [r2, r3]
 800a6f8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	23af      	movs	r3, #175	; 0xaf
 800a6fe:	009b      	lsls	r3, r3, #2
 800a700:	58d3      	ldr	r3, [r2, r3]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d019      	beq.n	800a73a <USBD_CDC_EP0_RxReady+0x52>
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	2380      	movs	r3, #128	; 0x80
 800a70a:	009b      	lsls	r3, r3, #2
 800a70c:	5cd3      	ldrb	r3, [r2, r3]
 800a70e:	2bff      	cmp	r3, #255	; 0xff
 800a710:	d013      	beq.n	800a73a <USBD_CDC_EP0_RxReady+0x52>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	23af      	movs	r3, #175	; 0xaf
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	58d3      	ldr	r3, [r2, r3]
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	68f9      	ldr	r1, [r7, #12]
 800a71e:	2280      	movs	r2, #128	; 0x80
 800a720:	0092      	lsls	r2, r2, #2
 800a722:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800a724:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a726:	68fa      	ldr	r2, [r7, #12]
 800a728:	4c06      	ldr	r4, [pc, #24]	; (800a744 <USBD_CDC_EP0_RxReady+0x5c>)
 800a72a:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a72c:	b292      	uxth	r2, r2
 800a72e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a730:	68fa      	ldr	r2, [r7, #12]
 800a732:	2380      	movs	r3, #128	; 0x80
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	21ff      	movs	r1, #255	; 0xff
 800a738:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	0018      	movs	r0, r3
 800a73e:	46bd      	mov	sp, r7
 800a740:	b005      	add	sp, #20
 800a742:	bd90      	pop	{r4, r7, pc}
 800a744:	00000201 	.word	0x00000201

0800a748 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2243      	movs	r2, #67	; 0x43
 800a754:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a756:	4b02      	ldr	r3, [pc, #8]	; (800a760 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800a758:	0018      	movs	r0, r3
 800a75a:	46bd      	mov	sp, r7
 800a75c:	b002      	add	sp, #8
 800a75e:	bd80      	pop	{r7, pc}
 800a760:	20000094 	.word	0x20000094

0800a764 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b082      	sub	sp, #8
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2243      	movs	r2, #67	; 0x43
 800a770:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a772:	4b02      	ldr	r3, [pc, #8]	; (800a77c <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800a774:	0018      	movs	r0, r3
 800a776:	46bd      	mov	sp, r7
 800a778:	b002      	add	sp, #8
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	20000050 	.word	0x20000050

0800a780 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b082      	sub	sp, #8
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2243      	movs	r2, #67	; 0x43
 800a78c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a78e:	4b02      	ldr	r3, [pc, #8]	; (800a798 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800a790:	0018      	movs	r0, r3
 800a792:	46bd      	mov	sp, r7
 800a794:	b002      	add	sp, #8
 800a796:	bd80      	pop	{r7, pc}
 800a798:	200000d8 	.word	0x200000d8

0800a79c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b082      	sub	sp, #8
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	220a      	movs	r2, #10
 800a7a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a7aa:	4b02      	ldr	r3, [pc, #8]	; (800a7b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800a7ac:	0018      	movs	r0, r3
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	b002      	add	sp, #8
 800a7b2:	bd80      	pop	{r7, pc}
 800a7b4:	2000000c 	.word	0x2000000c

0800a7b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b084      	sub	sp, #16
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a7c2:	200f      	movs	r0, #15
 800a7c4:	183b      	adds	r3, r7, r0
 800a7c6:	2202      	movs	r2, #2
 800a7c8:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d007      	beq.n	800a7e0 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800a7d0:	687a      	ldr	r2, [r7, #4]
 800a7d2:	23af      	movs	r3, #175	; 0xaf
 800a7d4:	009b      	lsls	r3, r3, #2
 800a7d6:	6839      	ldr	r1, [r7, #0]
 800a7d8:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800a7da:	183b      	adds	r3, r7, r0
 800a7dc:	2200      	movs	r2, #0
 800a7de:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800a7e0:	230f      	movs	r3, #15
 800a7e2:	18fb      	adds	r3, r7, r3
 800a7e4:	781b      	ldrb	r3, [r3, #0]
}
 800a7e6:	0018      	movs	r0, r3
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	b004      	add	sp, #16
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b086      	sub	sp, #24
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	60f8      	str	r0, [r7, #12]
 800a7f6:	60b9      	str	r1, [r7, #8]
 800a7f8:	1dbb      	adds	r3, r7, #6
 800a7fa:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	23ae      	movs	r3, #174	; 0xae
 800a800:	009b      	lsls	r3, r3, #2
 800a802:	58d3      	ldr	r3, [r2, r3]
 800a804:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a806:	697a      	ldr	r2, [r7, #20]
 800a808:	2382      	movs	r3, #130	; 0x82
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	68b9      	ldr	r1, [r7, #8]
 800a80e:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a810:	1dbb      	adds	r3, r7, #6
 800a812:	8819      	ldrh	r1, [r3, #0]
 800a814:	697a      	ldr	r2, [r7, #20]
 800a816:	2384      	movs	r3, #132	; 0x84
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a81c:	2300      	movs	r3, #0
}
 800a81e:	0018      	movs	r0, r3
 800a820:	46bd      	mov	sp, r7
 800a822:	b006      	add	sp, #24
 800a824:	bd80      	pop	{r7, pc}

0800a826 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a826:	b580      	push	{r7, lr}
 800a828:	b084      	sub	sp, #16
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
 800a82e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	23ae      	movs	r3, #174	; 0xae
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	58d3      	ldr	r3, [r2, r3]
 800a838:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a83a:	68fa      	ldr	r2, [r7, #12]
 800a83c:	2381      	movs	r3, #129	; 0x81
 800a83e:	009b      	lsls	r3, r3, #2
 800a840:	6839      	ldr	r1, [r7, #0]
 800a842:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	0018      	movs	r0, r3
 800a848:	46bd      	mov	sp, r7
 800a84a:	b004      	add	sp, #16
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b084      	sub	sp, #16
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	23ae      	movs	r3, #174	; 0xae
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	58d3      	ldr	r3, [r2, r3]
 800a85e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	23ae      	movs	r3, #174	; 0xae
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	58d3      	ldr	r3, [r2, r3]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d022      	beq.n	800a8b2 <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	2385      	movs	r3, #133	; 0x85
 800a870:	009b      	lsls	r3, r3, #2
 800a872:	58d3      	ldr	r3, [r2, r3]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d11a      	bne.n	800a8ae <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	2385      	movs	r3, #133	; 0x85
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	2101      	movs	r1, #1
 800a880:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	2384      	movs	r3, #132	; 0x84
 800a886:	009b      	lsls	r3, r3, #2
 800a888:	58d2      	ldr	r2, [r2, r3]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a88e:	68fa      	ldr	r2, [r7, #12]
 800a890:	2382      	movs	r3, #130	; 0x82
 800a892:	009b      	lsls	r3, r3, #2
 800a894:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800a896:	68fa      	ldr	r2, [r7, #12]
 800a898:	2384      	movs	r3, #132	; 0x84
 800a89a:	009b      	lsls	r3, r3, #2
 800a89c:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	000a      	movs	r2, r1
 800a8a4:	2181      	movs	r1, #129	; 0x81
 800a8a6:	f001 fed4 	bl	800c652 <USBD_LL_Transmit>

      return USBD_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	e002      	b.n	800a8b4 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e000      	b.n	800a8b4 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800a8b2:	2302      	movs	r3, #2
  }
}
 800a8b4:	0018      	movs	r0, r3
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	b004      	add	sp, #16
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b084      	sub	sp, #16
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	23ae      	movs	r3, #174	; 0xae
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	58d3      	ldr	r3, [r2, r3]
 800a8cc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a8ce:	687a      	ldr	r2, [r7, #4]
 800a8d0:	23ae      	movs	r3, #174	; 0xae
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	58d3      	ldr	r3, [r2, r3]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d019      	beq.n	800a90e <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	7c1b      	ldrb	r3, [r3, #16]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d10a      	bne.n	800a8f8 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a8e2:	68fa      	ldr	r2, [r7, #12]
 800a8e4:	2381      	movs	r3, #129	; 0x81
 800a8e6:	009b      	lsls	r3, r3, #2
 800a8e8:	58d2      	ldr	r2, [r2, r3]
 800a8ea:	2380      	movs	r3, #128	; 0x80
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	2101      	movs	r1, #1
 800a8f2:	f001 fee5 	bl	800c6c0 <USBD_LL_PrepareReceive>
 800a8f6:	e008      	b.n	800a90a <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a8f8:	68fa      	ldr	r2, [r7, #12]
 800a8fa:	2381      	movs	r3, #129	; 0x81
 800a8fc:	009b      	lsls	r3, r3, #2
 800a8fe:	58d2      	ldr	r2, [r2, r3]
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	2340      	movs	r3, #64	; 0x40
 800a904:	2101      	movs	r1, #1
 800a906:	f001 fedb 	bl	800c6c0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	e000      	b.n	800a910 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800a90e:	2302      	movs	r3, #2
  }
}
 800a910:	0018      	movs	r0, r3
 800a912:	46bd      	mov	sp, r7
 800a914:	b004      	add	sp, #16
 800a916:	bd80      	pop	{r7, pc}

0800a918 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b084      	sub	sp, #16
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	1dfb      	adds	r3, r7, #7
 800a924:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d101      	bne.n	800a930 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a92c:	2302      	movs	r3, #2
 800a92e:	e020      	b.n	800a972 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a930:	68fa      	ldr	r2, [r7, #12]
 800a932:	23ad      	movs	r3, #173	; 0xad
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	58d3      	ldr	r3, [r2, r3]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d004      	beq.n	800a946 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	23ad      	movs	r3, #173	; 0xad
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	2100      	movs	r1, #0
 800a944:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d004      	beq.n	800a956 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	23ac      	movs	r3, #172	; 0xac
 800a950:	009b      	lsls	r3, r3, #2
 800a952:	68b9      	ldr	r1, [r7, #8]
 800a954:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a956:	68fa      	ldr	r2, [r7, #12]
 800a958:	23a7      	movs	r3, #167	; 0xa7
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	2101      	movs	r1, #1
 800a95e:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	1dfa      	adds	r2, r7, #7
 800a964:	7812      	ldrb	r2, [r2, #0]
 800a966:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	0018      	movs	r0, r3
 800a96c:	f001 fcd4 	bl	800c318 <USBD_LL_Init>

  return USBD_OK;
 800a970:	2300      	movs	r3, #0
}
 800a972:	0018      	movs	r0, r3
 800a974:	46bd      	mov	sp, r7
 800a976:	b004      	add	sp, #16
 800a978:	bd80      	pop	{r7, pc}

0800a97a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a97a:	b580      	push	{r7, lr}
 800a97c:	b084      	sub	sp, #16
 800a97e:	af00      	add	r7, sp, #0
 800a980:	6078      	str	r0, [r7, #4]
 800a982:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a984:	200f      	movs	r0, #15
 800a986:	183b      	adds	r3, r7, r0
 800a988:	2200      	movs	r2, #0
 800a98a:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d008      	beq.n	800a9a4 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	23ad      	movs	r3, #173	; 0xad
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	6839      	ldr	r1, [r7, #0]
 800a99a:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800a99c:	183b      	adds	r3, r7, r0
 800a99e:	2200      	movs	r2, #0
 800a9a0:	701a      	strb	r2, [r3, #0]
 800a9a2:	e003      	b.n	800a9ac <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a9a4:	230f      	movs	r3, #15
 800a9a6:	18fb      	adds	r3, r7, r3
 800a9a8:	2202      	movs	r2, #2
 800a9aa:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800a9ac:	230f      	movs	r3, #15
 800a9ae:	18fb      	adds	r3, r7, r3
 800a9b0:	781b      	ldrb	r3, [r3, #0]
}
 800a9b2:	0018      	movs	r0, r3
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	b004      	add	sp, #16
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b082      	sub	sp, #8
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	0018      	movs	r0, r3
 800a9c6:	f001 fd0b 	bl	800c3e0 <USBD_LL_Start>

  return USBD_OK;
 800a9ca:	2300      	movs	r3, #0
}
 800a9cc:	0018      	movs	r0, r3
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	b002      	add	sp, #8
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b082      	sub	sp, #8
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a9dc:	2300      	movs	r3, #0
}
 800a9de:	0018      	movs	r0, r3
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	b002      	add	sp, #8
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a9e6:	b590      	push	{r4, r7, lr}
 800a9e8:	b085      	sub	sp, #20
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
 800a9ee:	000a      	movs	r2, r1
 800a9f0:	1cfb      	adds	r3, r7, #3
 800a9f2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a9f4:	240f      	movs	r4, #15
 800a9f6:	193b      	adds	r3, r7, r4
 800a9f8:	2202      	movs	r2, #2
 800a9fa:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	23ad      	movs	r3, #173	; 0xad
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	58d3      	ldr	r3, [r2, r3]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d00e      	beq.n	800aa26 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800aa08:	687a      	ldr	r2, [r7, #4]
 800aa0a:	23ad      	movs	r3, #173	; 0xad
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	58d3      	ldr	r3, [r2, r3]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	1cfa      	adds	r2, r7, #3
 800aa14:	7811      	ldrb	r1, [r2, #0]
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	0010      	movs	r0, r2
 800aa1a:	4798      	blx	r3
 800aa1c:	1e03      	subs	r3, r0, #0
 800aa1e:	d102      	bne.n	800aa26 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800aa20:	193b      	adds	r3, r7, r4
 800aa22:	2200      	movs	r2, #0
 800aa24:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800aa26:	230f      	movs	r3, #15
 800aa28:	18fb      	adds	r3, r7, r3
 800aa2a:	781b      	ldrb	r3, [r3, #0]
}
 800aa2c:	0018      	movs	r0, r3
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	b005      	add	sp, #20
 800aa32:	bd90      	pop	{r4, r7, pc}

0800aa34 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	000a      	movs	r2, r1
 800aa3e:	1cfb      	adds	r3, r7, #3
 800aa40:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	23ad      	movs	r3, #173	; 0xad
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	58d3      	ldr	r3, [r2, r3]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	1cfa      	adds	r2, r7, #3
 800aa4e:	7811      	ldrb	r1, [r2, #0]
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	0010      	movs	r0, r2
 800aa54:	4798      	blx	r3

  return USBD_OK;
 800aa56:	2300      	movs	r3, #0
}
 800aa58:	0018      	movs	r0, r3
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	b002      	add	sp, #8
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	22aa      	movs	r2, #170	; 0xaa
 800aa6e:	0092      	lsls	r2, r2, #2
 800aa70:	4694      	mov	ip, r2
 800aa72:	4463      	add	r3, ip
 800aa74:	683a      	ldr	r2, [r7, #0]
 800aa76:	0011      	movs	r1, r2
 800aa78:	0018      	movs	r0, r3
 800aa7a:	f001 f810 	bl	800ba9e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	23a5      	movs	r3, #165	; 0xa5
 800aa82:	009b      	lsls	r3, r3, #2
 800aa84:	2101      	movs	r1, #1
 800aa86:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	4a23      	ldr	r2, [pc, #140]	; (800ab18 <USBD_LL_SetupStage+0xb8>)
 800aa8c:	5a9b      	ldrh	r3, [r3, r2]
 800aa8e:	0019      	movs	r1, r3
 800aa90:	687a      	ldr	r2, [r7, #4]
 800aa92:	23a6      	movs	r3, #166	; 0xa6
 800aa94:	009b      	lsls	r3, r3, #2
 800aa96:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	23aa      	movs	r3, #170	; 0xaa
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	5cd3      	ldrb	r3, [r2, r3]
 800aaa0:	001a      	movs	r2, r3
 800aaa2:	231f      	movs	r3, #31
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	2b02      	cmp	r3, #2
 800aaa8:	d019      	beq.n	800aade <USBD_LL_SetupStage+0x7e>
 800aaaa:	d822      	bhi.n	800aaf2 <USBD_LL_SetupStage+0x92>
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <USBD_LL_SetupStage+0x56>
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d00a      	beq.n	800aaca <USBD_LL_SetupStage+0x6a>
 800aab4:	e01d      	b.n	800aaf2 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	22aa      	movs	r2, #170	; 0xaa
 800aaba:	0092      	lsls	r2, r2, #2
 800aabc:	189a      	adds	r2, r3, r2
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	0011      	movs	r1, r2
 800aac2:	0018      	movs	r0, r3
 800aac4:	f000 fa10 	bl	800aee8 <USBD_StdDevReq>
      break;
 800aac8:	e020      	b.n	800ab0c <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	22aa      	movs	r2, #170	; 0xaa
 800aace:	0092      	lsls	r2, r2, #2
 800aad0:	189a      	adds	r2, r3, r2
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	0011      	movs	r1, r2
 800aad6:	0018      	movs	r0, r3
 800aad8:	f000 fa78 	bl	800afcc <USBD_StdItfReq>
      break;
 800aadc:	e016      	b.n	800ab0c <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	22aa      	movs	r2, #170	; 0xaa
 800aae2:	0092      	lsls	r2, r2, #2
 800aae4:	189a      	adds	r2, r3, r2
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	0011      	movs	r1, r2
 800aaea:	0018      	movs	r0, r3
 800aaec:	f000 fac5 	bl	800b07a <USBD_StdEPReq>
      break;
 800aaf0:	e00c      	b.n	800ab0c <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	23aa      	movs	r3, #170	; 0xaa
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	5cd3      	ldrb	r3, [r2, r3]
 800aafa:	227f      	movs	r2, #127	; 0x7f
 800aafc:	4393      	bics	r3, r2
 800aafe:	b2da      	uxtb	r2, r3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	0011      	movs	r1, r2
 800ab04:	0018      	movs	r0, r3
 800ab06:	f001 fcf2 	bl	800c4ee <USBD_LL_StallEP>
      break;
 800ab0a:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800ab0c:	2300      	movs	r3, #0
}
 800ab0e:	0018      	movs	r0, r3
 800ab10:	46bd      	mov	sp, r7
 800ab12:	b002      	add	sp, #8
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	46c0      	nop			; (mov r8, r8)
 800ab18:	000002ae 	.word	0x000002ae

0800ab1c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b086      	sub	sp, #24
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	607a      	str	r2, [r7, #4]
 800ab26:	200b      	movs	r0, #11
 800ab28:	183b      	adds	r3, r7, r0
 800ab2a:	1c0a      	adds	r2, r1, #0
 800ab2c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ab2e:	183b      	adds	r3, r7, r0
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d154      	bne.n	800abe0 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	3355      	adds	r3, #85	; 0x55
 800ab3a:	33ff      	adds	r3, #255	; 0xff
 800ab3c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ab3e:	68fa      	ldr	r2, [r7, #12]
 800ab40:	23a5      	movs	r3, #165	; 0xa5
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	58d3      	ldr	r3, [r2, r3]
 800ab46:	2b03      	cmp	r3, #3
 800ab48:	d139      	bne.n	800abbe <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	68da      	ldr	r2, [r3, #12]
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d919      	bls.n	800ab8a <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	68da      	ldr	r2, [r3, #12]
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	691b      	ldr	r3, [r3, #16]
 800ab5e:	1ad2      	subs	r2, r2, r3
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	68da      	ldr	r2, [r3, #12]
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d203      	bcs.n	800ab78 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800ab74:	b29b      	uxth	r3, r3
 800ab76:	e002      	b.n	800ab7e <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	6879      	ldr	r1, [r7, #4]
 800ab80:	68f8      	ldr	r0, [r7, #12]
 800ab82:	001a      	movs	r2, r3
 800ab84:	f001 f89b 	bl	800bcbe <USBD_CtlContinueRx>
 800ab88:	e045      	b.n	800ac16 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ab8a:	68fa      	ldr	r2, [r7, #12]
 800ab8c:	23ad      	movs	r3, #173	; 0xad
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	58d3      	ldr	r3, [r2, r3]
 800ab92:	691b      	ldr	r3, [r3, #16]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d00d      	beq.n	800abb4 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab98:	68fa      	ldr	r2, [r7, #12]
 800ab9a:	23a7      	movs	r3, #167	; 0xa7
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aba0:	2b03      	cmp	r3, #3
 800aba2:	d107      	bne.n	800abb4 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aba4:	68fa      	ldr	r2, [r7, #12]
 800aba6:	23ad      	movs	r3, #173	; 0xad
 800aba8:	009b      	lsls	r3, r3, #2
 800abaa:	58d3      	ldr	r3, [r2, r3]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	68fa      	ldr	r2, [r7, #12]
 800abb0:	0010      	movs	r0, r2
 800abb2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	0018      	movs	r0, r3
 800abb8:	f001 f894 	bl	800bce4 <USBD_CtlSendStatus>
 800abbc:	e02b      	b.n	800ac16 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	23a5      	movs	r3, #165	; 0xa5
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	58d3      	ldr	r3, [r2, r3]
 800abc6:	2b05      	cmp	r3, #5
 800abc8:	d125      	bne.n	800ac16 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800abca:	68fa      	ldr	r2, [r7, #12]
 800abcc:	23a5      	movs	r3, #165	; 0xa5
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	2100      	movs	r1, #0
 800abd2:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2100      	movs	r1, #0
 800abd8:	0018      	movs	r0, r3
 800abda:	f001 fc88 	bl	800c4ee <USBD_LL_StallEP>
 800abde:	e01a      	b.n	800ac16 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800abe0:	68fa      	ldr	r2, [r7, #12]
 800abe2:	23ad      	movs	r3, #173	; 0xad
 800abe4:	009b      	lsls	r3, r3, #2
 800abe6:	58d3      	ldr	r3, [r2, r3]
 800abe8:	699b      	ldr	r3, [r3, #24]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d011      	beq.n	800ac12 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800abee:	68fa      	ldr	r2, [r7, #12]
 800abf0:	23a7      	movs	r3, #167	; 0xa7
 800abf2:	009b      	lsls	r3, r3, #2
 800abf4:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800abf6:	2b03      	cmp	r3, #3
 800abf8:	d10b      	bne.n	800ac12 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	23ad      	movs	r3, #173	; 0xad
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	58d3      	ldr	r3, [r2, r3]
 800ac02:	699b      	ldr	r3, [r3, #24]
 800ac04:	220b      	movs	r2, #11
 800ac06:	18ba      	adds	r2, r7, r2
 800ac08:	7811      	ldrb	r1, [r2, #0]
 800ac0a:	68fa      	ldr	r2, [r7, #12]
 800ac0c:	0010      	movs	r0, r2
 800ac0e:	4798      	blx	r3
 800ac10:	e001      	b.n	800ac16 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ac12:	2302      	movs	r3, #2
 800ac14:	e000      	b.n	800ac18 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800ac16:	2300      	movs	r3, #0
}
 800ac18:	0018      	movs	r0, r3
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	b006      	add	sp, #24
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b086      	sub	sp, #24
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	607a      	str	r2, [r7, #4]
 800ac2a:	200b      	movs	r0, #11
 800ac2c:	183b      	adds	r3, r7, r0
 800ac2e:	1c0a      	adds	r2, r1, #0
 800ac30:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ac32:	183b      	adds	r3, r7, r0
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d000      	beq.n	800ac3c <USBD_LL_DataInStage+0x1c>
 800ac3a:	e08e      	b.n	800ad5a <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	3314      	adds	r3, #20
 800ac40:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ac42:	68fa      	ldr	r2, [r7, #12]
 800ac44:	23a5      	movs	r3, #165	; 0xa5
 800ac46:	009b      	lsls	r3, r3, #2
 800ac48:	58d3      	ldr	r3, [r2, r3]
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	d164      	bne.n	800ad18 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	68da      	ldr	r2, [r3, #12]
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	691b      	ldr	r3, [r3, #16]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d915      	bls.n	800ac86 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	68da      	ldr	r2, [r3, #12]
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	691b      	ldr	r3, [r3, #16]
 800ac62:	1ad2      	subs	r2, r2, r3
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	68db      	ldr	r3, [r3, #12]
 800ac6c:	b29a      	uxth	r2, r3
 800ac6e:	6879      	ldr	r1, [r7, #4]
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	0018      	movs	r0, r3
 800ac74:	f000 ffec 	bl	800bc50 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	2100      	movs	r1, #0
 800ac80:	f001 fd1e 	bl	800c6c0 <USBD_LL_PrepareReceive>
 800ac84:	e059      	b.n	800ad3a <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	689a      	ldr	r2, [r3, #8]
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	0019      	movs	r1, r3
 800ac90:	0010      	movs	r0, r2
 800ac92:	f7f5 fad1 	bl	8000238 <__aeabi_uidivmod>
 800ac96:	1e0b      	subs	r3, r1, #0
 800ac98:	d11f      	bne.n	800acda <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	689a      	ldr	r2, [r3, #8]
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d319      	bcc.n	800acda <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	689a      	ldr	r2, [r3, #8]
 800acaa:	68f9      	ldr	r1, [r7, #12]
 800acac:	23a6      	movs	r3, #166	; 0xa6
 800acae:	009b      	lsls	r3, r3, #2
 800acb0:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d211      	bcs.n	800acda <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2200      	movs	r2, #0
 800acba:	2100      	movs	r1, #0
 800acbc:	0018      	movs	r0, r3
 800acbe:	f000 ffc7 	bl	800bc50 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	23a6      	movs	r3, #166	; 0xa6
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	2100      	movs	r1, #0
 800acca:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800accc:	68f8      	ldr	r0, [r7, #12]
 800acce:	2300      	movs	r3, #0
 800acd0:	2200      	movs	r2, #0
 800acd2:	2100      	movs	r1, #0
 800acd4:	f001 fcf4 	bl	800c6c0 <USBD_LL_PrepareReceive>
 800acd8:	e02f      	b.n	800ad3a <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800acda:	68fa      	ldr	r2, [r7, #12]
 800acdc:	23ad      	movs	r3, #173	; 0xad
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	58d3      	ldr	r3, [r2, r3]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d00d      	beq.n	800ad04 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ace8:	68fa      	ldr	r2, [r7, #12]
 800acea:	23a7      	movs	r3, #167	; 0xa7
 800acec:	009b      	lsls	r3, r3, #2
 800acee:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800acf0:	2b03      	cmp	r3, #3
 800acf2:	d107      	bne.n	800ad04 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800acf4:	68fa      	ldr	r2, [r7, #12]
 800acf6:	23ad      	movs	r3, #173	; 0xad
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	58d3      	ldr	r3, [r2, r3]
 800acfc:	68db      	ldr	r3, [r3, #12]
 800acfe:	68fa      	ldr	r2, [r7, #12]
 800ad00:	0010      	movs	r0, r2
 800ad02:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	2180      	movs	r1, #128	; 0x80
 800ad08:	0018      	movs	r0, r3
 800ad0a:	f001 fbf0 	bl	800c4ee <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	0018      	movs	r0, r3
 800ad12:	f000 fffb 	bl	800bd0c <USBD_CtlReceiveStatus>
 800ad16:	e010      	b.n	800ad3a <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ad18:	68fa      	ldr	r2, [r7, #12]
 800ad1a:	23a5      	movs	r3, #165	; 0xa5
 800ad1c:	009b      	lsls	r3, r3, #2
 800ad1e:	58d3      	ldr	r3, [r2, r3]
 800ad20:	2b04      	cmp	r3, #4
 800ad22:	d005      	beq.n	800ad30 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ad24:	68fa      	ldr	r2, [r7, #12]
 800ad26:	23a5      	movs	r3, #165	; 0xa5
 800ad28:	009b      	lsls	r3, r3, #2
 800ad2a:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d104      	bne.n	800ad3a <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2180      	movs	r1, #128	; 0x80
 800ad34:	0018      	movs	r0, r3
 800ad36:	f001 fbda 	bl	800c4ee <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800ad3a:	68fa      	ldr	r2, [r7, #12]
 800ad3c:	23a8      	movs	r3, #168	; 0xa8
 800ad3e:	009b      	lsls	r3, r3, #2
 800ad40:	5cd3      	ldrb	r3, [r2, r3]
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	d124      	bne.n	800ad90 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	0018      	movs	r0, r3
 800ad4a:	f7ff fe43 	bl	800a9d4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	23a8      	movs	r3, #168	; 0xa8
 800ad52:	009b      	lsls	r3, r3, #2
 800ad54:	2100      	movs	r1, #0
 800ad56:	54d1      	strb	r1, [r2, r3]
 800ad58:	e01a      	b.n	800ad90 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	23ad      	movs	r3, #173	; 0xad
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	58d3      	ldr	r3, [r2, r3]
 800ad62:	695b      	ldr	r3, [r3, #20]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d011      	beq.n	800ad8c <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	23a7      	movs	r3, #167	; 0xa7
 800ad6c:	009b      	lsls	r3, r3, #2
 800ad6e:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800ad70:	2b03      	cmp	r3, #3
 800ad72:	d10b      	bne.n	800ad8c <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800ad74:	68fa      	ldr	r2, [r7, #12]
 800ad76:	23ad      	movs	r3, #173	; 0xad
 800ad78:	009b      	lsls	r3, r3, #2
 800ad7a:	58d3      	ldr	r3, [r2, r3]
 800ad7c:	695b      	ldr	r3, [r3, #20]
 800ad7e:	220b      	movs	r2, #11
 800ad80:	18ba      	adds	r2, r7, r2
 800ad82:	7811      	ldrb	r1, [r2, #0]
 800ad84:	68fa      	ldr	r2, [r7, #12]
 800ad86:	0010      	movs	r0, r2
 800ad88:	4798      	blx	r3
 800ad8a:	e001      	b.n	800ad90 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ad8c:	2302      	movs	r3, #2
 800ad8e:	e000      	b.n	800ad92 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800ad90:	2300      	movs	r3, #0
}
 800ad92:	0018      	movs	r0, r3
 800ad94:	46bd      	mov	sp, r7
 800ad96:	b006      	add	sp, #24
 800ad98:	bd80      	pop	{r7, pc}

0800ad9a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b082      	sub	sp, #8
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	2340      	movs	r3, #64	; 0x40
 800ada6:	2200      	movs	r2, #0
 800ada8:	2100      	movs	r1, #0
 800adaa:	f001 fb3e 	bl	800c42a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	23ac      	movs	r3, #172	; 0xac
 800adb2:	005b      	lsls	r3, r3, #1
 800adb4:	2101      	movs	r1, #1
 800adb6:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	23b2      	movs	r3, #178	; 0xb2
 800adbc:	005b      	lsls	r3, r3, #1
 800adbe:	2140      	movs	r1, #64	; 0x40
 800adc0:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	2340      	movs	r3, #64	; 0x40
 800adc6:	2200      	movs	r2, #0
 800adc8:	2180      	movs	r1, #128	; 0x80
 800adca:	f001 fb2e 	bl	800c42a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2201      	movs	r2, #1
 800add2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2240      	movs	r2, #64	; 0x40
 800add8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800adda:	687a      	ldr	r2, [r7, #4]
 800addc:	23a7      	movs	r3, #167	; 0xa7
 800adde:	009b      	lsls	r3, r3, #2
 800ade0:	2101      	movs	r1, #1
 800ade2:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	23a5      	movs	r3, #165	; 0xa5
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	2100      	movs	r1, #0
 800adec:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	23a9      	movs	r3, #169	; 0xa9
 800adf8:	009b      	lsls	r3, r3, #2
 800adfa:	2100      	movs	r1, #0
 800adfc:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	23ae      	movs	r3, #174	; 0xae
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	58d3      	ldr	r3, [r2, r3]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d00a      	beq.n	800ae20 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	23ad      	movs	r3, #173	; 0xad
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	58d3      	ldr	r3, [r2, r3]
 800ae12:	685a      	ldr	r2, [r3, #4]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	b2d9      	uxtb	r1, r3
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	0018      	movs	r0, r3
 800ae1e:	4790      	blx	r2
  }

  return USBD_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	0018      	movs	r0, r3
 800ae24:	46bd      	mov	sp, r7
 800ae26:	b002      	add	sp, #8
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b082      	sub	sp, #8
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	6078      	str	r0, [r7, #4]
 800ae32:	000a      	movs	r2, r1
 800ae34:	1cfb      	adds	r3, r7, #3
 800ae36:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	1cfa      	adds	r2, r7, #3
 800ae3c:	7812      	ldrb	r2, [r2, #0]
 800ae3e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ae40:	2300      	movs	r3, #0
}
 800ae42:	0018      	movs	r0, r3
 800ae44:	46bd      	mov	sp, r7
 800ae46:	b002      	add	sp, #8
 800ae48:	bd80      	pop	{r7, pc}
	...

0800ae4c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	23a7      	movs	r3, #167	; 0xa7
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	5cd1      	ldrb	r1, [r2, r3]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4a06      	ldr	r2, [pc, #24]	; (800ae78 <USBD_LL_Suspend+0x2c>)
 800ae60:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ae62:	687a      	ldr	r2, [r7, #4]
 800ae64:	23a7      	movs	r3, #167	; 0xa7
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	2104      	movs	r1, #4
 800ae6a:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800ae6c:	2300      	movs	r3, #0
}
 800ae6e:	0018      	movs	r0, r3
 800ae70:	46bd      	mov	sp, r7
 800ae72:	b002      	add	sp, #8
 800ae74:	bd80      	pop	{r7, pc}
 800ae76:	46c0      	nop			; (mov r8, r8)
 800ae78:	0000029d 	.word	0x0000029d

0800ae7c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b082      	sub	sp, #8
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	23a7      	movs	r3, #167	; 0xa7
 800ae88:	009b      	lsls	r3, r3, #2
 800ae8a:	5cd3      	ldrb	r3, [r2, r3]
 800ae8c:	2b04      	cmp	r3, #4
 800ae8e:	d106      	bne.n	800ae9e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	4a05      	ldr	r2, [pc, #20]	; (800aea8 <USBD_LL_Resume+0x2c>)
 800ae94:	5c99      	ldrb	r1, [r3, r2]
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	23a7      	movs	r3, #167	; 0xa7
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800ae9e:	2300      	movs	r3, #0
}
 800aea0:	0018      	movs	r0, r3
 800aea2:	46bd      	mov	sp, r7
 800aea4:	b002      	add	sp, #8
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	0000029d 	.word	0x0000029d

0800aeac <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	23a7      	movs	r3, #167	; 0xa7
 800aeb8:	009b      	lsls	r3, r3, #2
 800aeba:	5cd3      	ldrb	r3, [r2, r3]
 800aebc:	2b03      	cmp	r3, #3
 800aebe:	d10e      	bne.n	800aede <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	23ad      	movs	r3, #173	; 0xad
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	58d3      	ldr	r3, [r2, r3]
 800aec8:	69db      	ldr	r3, [r3, #28]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d007      	beq.n	800aede <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800aece:	687a      	ldr	r2, [r7, #4]
 800aed0:	23ad      	movs	r3, #173	; 0xad
 800aed2:	009b      	lsls	r3, r3, #2
 800aed4:	58d3      	ldr	r3, [r2, r3]
 800aed6:	69db      	ldr	r3, [r3, #28]
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	0010      	movs	r0, r2
 800aedc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aede:	2300      	movs	r3, #0
}
 800aee0:	0018      	movs	r0, r3
 800aee2:	46bd      	mov	sp, r7
 800aee4:	b002      	add	sp, #8
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aef2:	230f      	movs	r3, #15
 800aef4:	18fb      	adds	r3, r7, r3
 800aef6:	2200      	movs	r2, #0
 800aef8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	001a      	movs	r2, r3
 800af00:	2360      	movs	r3, #96	; 0x60
 800af02:	4013      	ands	r3, r2
 800af04:	2b40      	cmp	r3, #64	; 0x40
 800af06:	d004      	beq.n	800af12 <USBD_StdDevReq+0x2a>
 800af08:	d84f      	bhi.n	800afaa <USBD_StdDevReq+0xc2>
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00b      	beq.n	800af26 <USBD_StdDevReq+0x3e>
 800af0e:	2b20      	cmp	r3, #32
 800af10:	d14b      	bne.n	800afaa <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	23ad      	movs	r3, #173	; 0xad
 800af16:	009b      	lsls	r3, r3, #2
 800af18:	58d3      	ldr	r3, [r2, r3]
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	6839      	ldr	r1, [r7, #0]
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	0010      	movs	r0, r2
 800af22:	4798      	blx	r3
      break;
 800af24:	e048      	b.n	800afb8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	785b      	ldrb	r3, [r3, #1]
 800af2a:	2b09      	cmp	r3, #9
 800af2c:	d835      	bhi.n	800af9a <USBD_StdDevReq+0xb2>
 800af2e:	009a      	lsls	r2, r3, #2
 800af30:	4b25      	ldr	r3, [pc, #148]	; (800afc8 <USBD_StdDevReq+0xe0>)
 800af32:	18d3      	adds	r3, r2, r3
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800af38:	683a      	ldr	r2, [r7, #0]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	0011      	movs	r1, r2
 800af3e:	0018      	movs	r0, r3
 800af40:	f000 fa52 	bl	800b3e8 <USBD_GetDescriptor>
          break;
 800af44:	e030      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800af46:	683a      	ldr	r2, [r7, #0]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	0011      	movs	r1, r2
 800af4c:	0018      	movs	r0, r3
 800af4e:	f000 fbfd 	bl	800b74c <USBD_SetAddress>
          break;
 800af52:	e029      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	0011      	movs	r1, r2
 800af5a:	0018      	movs	r0, r3
 800af5c:	f000 fc4a 	bl	800b7f4 <USBD_SetConfig>
          break;
 800af60:	e022      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800af62:	683a      	ldr	r2, [r7, #0]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	0011      	movs	r1, r2
 800af68:	0018      	movs	r0, r3
 800af6a:	f000 fce7 	bl	800b93c <USBD_GetConfig>
          break;
 800af6e:	e01b      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800af70:	683a      	ldr	r2, [r7, #0]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	0011      	movs	r1, r2
 800af76:	0018      	movs	r0, r3
 800af78:	f000 fd1b 	bl	800b9b2 <USBD_GetStatus>
          break;
 800af7c:	e014      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800af7e:	683a      	ldr	r2, [r7, #0]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	0011      	movs	r1, r2
 800af84:	0018      	movs	r0, r3
 800af86:	f000 fd4e 	bl	800ba26 <USBD_SetFeature>
          break;
 800af8a:	e00d      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800af8c:	683a      	ldr	r2, [r7, #0]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	0011      	movs	r1, r2
 800af92:	0018      	movs	r0, r3
 800af94:	f000 fd5d 	bl	800ba52 <USBD_ClrFeature>
          break;
 800af98:	e006      	b.n	800afa8 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800af9a:	683a      	ldr	r2, [r7, #0]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	0011      	movs	r1, r2
 800afa0:	0018      	movs	r0, r3
 800afa2:	f000 fdb7 	bl	800bb14 <USBD_CtlError>
          break;
 800afa6:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800afa8:	e006      	b.n	800afb8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800afaa:	683a      	ldr	r2, [r7, #0]
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	0011      	movs	r1, r2
 800afb0:	0018      	movs	r0, r3
 800afb2:	f000 fdaf 	bl	800bb14 <USBD_CtlError>
      break;
 800afb6:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800afb8:	230f      	movs	r3, #15
 800afba:	18fb      	adds	r3, r7, r3
 800afbc:	781b      	ldrb	r3, [r3, #0]
}
 800afbe:	0018      	movs	r0, r3
 800afc0:	46bd      	mov	sp, r7
 800afc2:	b004      	add	sp, #16
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	46c0      	nop			; (mov r8, r8)
 800afc8:	0800d258 	.word	0x0800d258

0800afcc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800afcc:	b5b0      	push	{r4, r5, r7, lr}
 800afce:	b084      	sub	sp, #16
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afd6:	230f      	movs	r3, #15
 800afd8:	18fb      	adds	r3, r7, r3
 800afda:	2200      	movs	r2, #0
 800afdc:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	781b      	ldrb	r3, [r3, #0]
 800afe2:	001a      	movs	r2, r3
 800afe4:	2360      	movs	r3, #96	; 0x60
 800afe6:	4013      	ands	r3, r2
 800afe8:	2b40      	cmp	r3, #64	; 0x40
 800afea:	d004      	beq.n	800aff6 <USBD_StdItfReq+0x2a>
 800afec:	d839      	bhi.n	800b062 <USBD_StdItfReq+0x96>
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d001      	beq.n	800aff6 <USBD_StdItfReq+0x2a>
 800aff2:	2b20      	cmp	r3, #32
 800aff4:	d135      	bne.n	800b062 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	23a7      	movs	r3, #167	; 0xa7
 800affa:	009b      	lsls	r3, r3, #2
 800affc:	5cd3      	ldrb	r3, [r2, r3]
 800affe:	3b01      	subs	r3, #1
 800b000:	2b02      	cmp	r3, #2
 800b002:	d825      	bhi.n	800b050 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	889b      	ldrh	r3, [r3, #4]
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d819      	bhi.n	800b042 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	23ad      	movs	r3, #173	; 0xad
 800b012:	009b      	lsls	r3, r3, #2
 800b014:	58d3      	ldr	r3, [r2, r3]
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	250f      	movs	r5, #15
 800b01a:	197c      	adds	r4, r7, r5
 800b01c:	6839      	ldr	r1, [r7, #0]
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	0010      	movs	r0, r2
 800b022:	4798      	blx	r3
 800b024:	0003      	movs	r3, r0
 800b026:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	88db      	ldrh	r3, [r3, #6]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d116      	bne.n	800b05e <USBD_StdItfReq+0x92>
 800b030:	197b      	adds	r3, r7, r5
 800b032:	781b      	ldrb	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d112      	bne.n	800b05e <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	0018      	movs	r0, r3
 800b03c:	f000 fe52 	bl	800bce4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b040:	e00d      	b.n	800b05e <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800b042:	683a      	ldr	r2, [r7, #0]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	0011      	movs	r1, r2
 800b048:	0018      	movs	r0, r3
 800b04a:	f000 fd63 	bl	800bb14 <USBD_CtlError>
          break;
 800b04e:	e006      	b.n	800b05e <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800b050:	683a      	ldr	r2, [r7, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	0011      	movs	r1, r2
 800b056:	0018      	movs	r0, r3
 800b058:	f000 fd5c 	bl	800bb14 <USBD_CtlError>
          break;
 800b05c:	e000      	b.n	800b060 <USBD_StdItfReq+0x94>
          break;
 800b05e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800b060:	e006      	b.n	800b070 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800b062:	683a      	ldr	r2, [r7, #0]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	0011      	movs	r1, r2
 800b068:	0018      	movs	r0, r3
 800b06a:	f000 fd53 	bl	800bb14 <USBD_CtlError>
      break;
 800b06e:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800b070:	2300      	movs	r3, #0
}
 800b072:	0018      	movs	r0, r3
 800b074:	46bd      	mov	sp, r7
 800b076:	b004      	add	sp, #16
 800b078:	bdb0      	pop	{r4, r5, r7, pc}

0800b07a <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800b07a:	b5b0      	push	{r4, r5, r7, lr}
 800b07c:	b084      	sub	sp, #16
 800b07e:	af00      	add	r7, sp, #0
 800b080:	6078      	str	r0, [r7, #4]
 800b082:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b084:	230f      	movs	r3, #15
 800b086:	18fb      	adds	r3, r7, r3
 800b088:	2200      	movs	r2, #0
 800b08a:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	889a      	ldrh	r2, [r3, #4]
 800b090:	230e      	movs	r3, #14
 800b092:	18fb      	adds	r3, r7, r3
 800b094:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	001a      	movs	r2, r3
 800b09c:	2360      	movs	r3, #96	; 0x60
 800b09e:	4013      	ands	r3, r2
 800b0a0:	2b40      	cmp	r3, #64	; 0x40
 800b0a2:	d006      	beq.n	800b0b2 <USBD_StdEPReq+0x38>
 800b0a4:	d900      	bls.n	800b0a8 <USBD_StdEPReq+0x2e>
 800b0a6:	e190      	b.n	800b3ca <USBD_StdEPReq+0x350>
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d00c      	beq.n	800b0c6 <USBD_StdEPReq+0x4c>
 800b0ac:	2b20      	cmp	r3, #32
 800b0ae:	d000      	beq.n	800b0b2 <USBD_StdEPReq+0x38>
 800b0b0:	e18b      	b.n	800b3ca <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	23ad      	movs	r3, #173	; 0xad
 800b0b6:	009b      	lsls	r3, r3, #2
 800b0b8:	58d3      	ldr	r3, [r2, r3]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	6839      	ldr	r1, [r7, #0]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	0010      	movs	r0, r2
 800b0c2:	4798      	blx	r3
      break;
 800b0c4:	e188      	b.n	800b3d8 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	001a      	movs	r2, r3
 800b0cc:	2360      	movs	r3, #96	; 0x60
 800b0ce:	4013      	ands	r3, r2
 800b0d0:	2b20      	cmp	r3, #32
 800b0d2:	d10f      	bne.n	800b0f4 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	23ad      	movs	r3, #173	; 0xad
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	58d3      	ldr	r3, [r2, r3]
 800b0dc:	689b      	ldr	r3, [r3, #8]
 800b0de:	250f      	movs	r5, #15
 800b0e0:	197c      	adds	r4, r7, r5
 800b0e2:	6839      	ldr	r1, [r7, #0]
 800b0e4:	687a      	ldr	r2, [r7, #4]
 800b0e6:	0010      	movs	r0, r2
 800b0e8:	4798      	blx	r3
 800b0ea:	0003      	movs	r3, r0
 800b0ec:	7023      	strb	r3, [r4, #0]

        return ret;
 800b0ee:	197b      	adds	r3, r7, r5
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	e174      	b.n	800b3de <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	785b      	ldrb	r3, [r3, #1]
 800b0f8:	2b03      	cmp	r3, #3
 800b0fa:	d007      	beq.n	800b10c <USBD_StdEPReq+0x92>
 800b0fc:	dd00      	ble.n	800b100 <USBD_StdEPReq+0x86>
 800b0fe:	e15c      	b.n	800b3ba <USBD_StdEPReq+0x340>
 800b100:	2b00      	cmp	r3, #0
 800b102:	d100      	bne.n	800b106 <USBD_StdEPReq+0x8c>
 800b104:	e092      	b.n	800b22c <USBD_StdEPReq+0x1b2>
 800b106:	2b01      	cmp	r3, #1
 800b108:	d04b      	beq.n	800b1a2 <USBD_StdEPReq+0x128>
 800b10a:	e156      	b.n	800b3ba <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	23a7      	movs	r3, #167	; 0xa7
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	5cd3      	ldrb	r3, [r2, r3]
 800b114:	2b02      	cmp	r3, #2
 800b116:	d002      	beq.n	800b11e <USBD_StdEPReq+0xa4>
 800b118:	2b03      	cmp	r3, #3
 800b11a:	d01d      	beq.n	800b158 <USBD_StdEPReq+0xde>
 800b11c:	e039      	b.n	800b192 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b11e:	220e      	movs	r2, #14
 800b120:	18bb      	adds	r3, r7, r2
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d010      	beq.n	800b14a <USBD_StdEPReq+0xd0>
 800b128:	18bb      	adds	r3, r7, r2
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	2b80      	cmp	r3, #128	; 0x80
 800b12e:	d00c      	beq.n	800b14a <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b130:	18bb      	adds	r3, r7, r2
 800b132:	781a      	ldrb	r2, [r3, #0]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	0011      	movs	r1, r2
 800b138:	0018      	movs	r0, r3
 800b13a:	f001 f9d8 	bl	800c4ee <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2180      	movs	r1, #128	; 0x80
 800b142:	0018      	movs	r0, r3
 800b144:	f001 f9d3 	bl	800c4ee <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b148:	e02a      	b.n	800b1a0 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800b14a:	683a      	ldr	r2, [r7, #0]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	0011      	movs	r1, r2
 800b150:	0018      	movs	r0, r3
 800b152:	f000 fcdf 	bl	800bb14 <USBD_CtlError>
              break;
 800b156:	e023      	b.n	800b1a0 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	885b      	ldrh	r3, [r3, #2]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d113      	bne.n	800b188 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800b160:	220e      	movs	r2, #14
 800b162:	18bb      	adds	r3, r7, r2
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00e      	beq.n	800b188 <USBD_StdEPReq+0x10e>
 800b16a:	18bb      	adds	r3, r7, r2
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	2b80      	cmp	r3, #128	; 0x80
 800b170:	d00a      	beq.n	800b188 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	88db      	ldrh	r3, [r3, #6]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d106      	bne.n	800b188 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b17a:	18bb      	adds	r3, r7, r2
 800b17c:	781a      	ldrb	r2, [r3, #0]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	0011      	movs	r1, r2
 800b182:	0018      	movs	r0, r3
 800b184:	f001 f9b3 	bl	800c4ee <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	0018      	movs	r0, r3
 800b18c:	f000 fdaa 	bl	800bce4 <USBD_CtlSendStatus>

              break;
 800b190:	e006      	b.n	800b1a0 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800b192:	683a      	ldr	r2, [r7, #0]
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	0011      	movs	r1, r2
 800b198:	0018      	movs	r0, r3
 800b19a:	f000 fcbb 	bl	800bb14 <USBD_CtlError>
              break;
 800b19e:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800b1a0:	e112      	b.n	800b3c8 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	23a7      	movs	r3, #167	; 0xa7
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	5cd3      	ldrb	r3, [r2, r3]
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d002      	beq.n	800b1b4 <USBD_StdEPReq+0x13a>
 800b1ae:	2b03      	cmp	r3, #3
 800b1b0:	d01d      	beq.n	800b1ee <USBD_StdEPReq+0x174>
 800b1b2:	e032      	b.n	800b21a <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1b4:	220e      	movs	r2, #14
 800b1b6:	18bb      	adds	r3, r7, r2
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d010      	beq.n	800b1e0 <USBD_StdEPReq+0x166>
 800b1be:	18bb      	adds	r3, r7, r2
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	2b80      	cmp	r3, #128	; 0x80
 800b1c4:	d00c      	beq.n	800b1e0 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b1c6:	18bb      	adds	r3, r7, r2
 800b1c8:	781a      	ldrb	r2, [r3, #0]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	0011      	movs	r1, r2
 800b1ce:	0018      	movs	r0, r3
 800b1d0:	f001 f98d 	bl	800c4ee <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2180      	movs	r1, #128	; 0x80
 800b1d8:	0018      	movs	r0, r3
 800b1da:	f001 f988 	bl	800c4ee <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b1de:	e024      	b.n	800b22a <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800b1e0:	683a      	ldr	r2, [r7, #0]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	0011      	movs	r1, r2
 800b1e6:	0018      	movs	r0, r3
 800b1e8:	f000 fc94 	bl	800bb14 <USBD_CtlError>
              break;
 800b1ec:	e01d      	b.n	800b22a <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	885b      	ldrh	r3, [r3, #2]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d118      	bne.n	800b228 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b1f6:	210e      	movs	r1, #14
 800b1f8:	187b      	adds	r3, r7, r1
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	227f      	movs	r2, #127	; 0x7f
 800b1fe:	4013      	ands	r3, r2
 800b200:	d006      	beq.n	800b210 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b202:	187b      	adds	r3, r7, r1
 800b204:	781a      	ldrb	r2, [r3, #0]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	0011      	movs	r1, r2
 800b20a:	0018      	movs	r0, r3
 800b20c:	f001 f99a 	bl	800c544 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	0018      	movs	r0, r3
 800b214:	f000 fd66 	bl	800bce4 <USBD_CtlSendStatus>
              }
              break;
 800b218:	e006      	b.n	800b228 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800b21a:	683a      	ldr	r2, [r7, #0]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	0011      	movs	r1, r2
 800b220:	0018      	movs	r0, r3
 800b222:	f000 fc77 	bl	800bb14 <USBD_CtlError>
              break;
 800b226:	e000      	b.n	800b22a <USBD_StdEPReq+0x1b0>
              break;
 800b228:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800b22a:	e0cd      	b.n	800b3c8 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	23a7      	movs	r3, #167	; 0xa7
 800b230:	009b      	lsls	r3, r3, #2
 800b232:	5cd3      	ldrb	r3, [r2, r3]
 800b234:	2b02      	cmp	r3, #2
 800b236:	d002      	beq.n	800b23e <USBD_StdEPReq+0x1c4>
 800b238:	2b03      	cmp	r3, #3
 800b23a:	d03c      	beq.n	800b2b6 <USBD_StdEPReq+0x23c>
 800b23c:	e0b5      	b.n	800b3aa <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b23e:	220e      	movs	r2, #14
 800b240:	18bb      	adds	r3, r7, r2
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d00a      	beq.n	800b25e <USBD_StdEPReq+0x1e4>
 800b248:	18bb      	adds	r3, r7, r2
 800b24a:	781b      	ldrb	r3, [r3, #0]
 800b24c:	2b80      	cmp	r3, #128	; 0x80
 800b24e:	d006      	beq.n	800b25e <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800b250:	683a      	ldr	r2, [r7, #0]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	0011      	movs	r1, r2
 800b256:	0018      	movs	r0, r3
 800b258:	f000 fc5c 	bl	800bb14 <USBD_CtlError>
                break;
 800b25c:	e0ac      	b.n	800b3b8 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b25e:	220e      	movs	r2, #14
 800b260:	18bb      	adds	r3, r7, r2
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	b25b      	sxtb	r3, r3
 800b266:	2b00      	cmp	r3, #0
 800b268:	da0c      	bge.n	800b284 <USBD_StdEPReq+0x20a>
 800b26a:	18bb      	adds	r3, r7, r2
 800b26c:	781b      	ldrb	r3, [r3, #0]
 800b26e:	227f      	movs	r2, #127	; 0x7f
 800b270:	401a      	ands	r2, r3
 800b272:	0013      	movs	r3, r2
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	189b      	adds	r3, r3, r2
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	3310      	adds	r3, #16
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	18d3      	adds	r3, r2, r3
 800b280:	3304      	adds	r3, #4
 800b282:	e00d      	b.n	800b2a0 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b284:	230e      	movs	r3, #14
 800b286:	18fb      	adds	r3, r7, r3
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	227f      	movs	r2, #127	; 0x7f
 800b28c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b28e:	0013      	movs	r3, r2
 800b290:	009b      	lsls	r3, r3, #2
 800b292:	189b      	adds	r3, r3, r2
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	3351      	adds	r3, #81	; 0x51
 800b298:	33ff      	adds	r3, #255	; 0xff
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	18d3      	adds	r3, r2, r3
 800b29e:	3304      	adds	r3, #4
 800b2a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b2a8:	68b9      	ldr	r1, [r7, #8]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2202      	movs	r2, #2
 800b2ae:	0018      	movs	r0, r3
 800b2b0:	f000 fcae 	bl	800bc10 <USBD_CtlSendData>
              break;
 800b2b4:	e080      	b.n	800b3b8 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b2b6:	220e      	movs	r2, #14
 800b2b8:	18bb      	adds	r3, r7, r2
 800b2ba:	781b      	ldrb	r3, [r3, #0]
 800b2bc:	b25b      	sxtb	r3, r3
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	da14      	bge.n	800b2ec <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b2c2:	18bb      	adds	r3, r7, r2
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	220f      	movs	r2, #15
 800b2c8:	401a      	ands	r2, r3
 800b2ca:	6879      	ldr	r1, [r7, #4]
 800b2cc:	0013      	movs	r3, r2
 800b2ce:	009b      	lsls	r3, r3, #2
 800b2d0:	189b      	adds	r3, r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	18cb      	adds	r3, r1, r3
 800b2d6:	3318      	adds	r3, #24
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d11e      	bne.n	800b31c <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800b2de:	683a      	ldr	r2, [r7, #0]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	0011      	movs	r1, r2
 800b2e4:	0018      	movs	r0, r3
 800b2e6:	f000 fc15 	bl	800bb14 <USBD_CtlError>
                  break;
 800b2ea:	e065      	b.n	800b3b8 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b2ec:	230e      	movs	r3, #14
 800b2ee:	18fb      	adds	r3, r7, r3
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	220f      	movs	r2, #15
 800b2f4:	401a      	ands	r2, r3
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	23ac      	movs	r3, #172	; 0xac
 800b2fa:	0059      	lsls	r1, r3, #1
 800b2fc:	0013      	movs	r3, r2
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	189b      	adds	r3, r3, r2
 800b302:	009b      	lsls	r3, r3, #2
 800b304:	18c3      	adds	r3, r0, r3
 800b306:	185b      	adds	r3, r3, r1
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d106      	bne.n	800b31c <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800b30e:	683a      	ldr	r2, [r7, #0]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	0011      	movs	r1, r2
 800b314:	0018      	movs	r0, r3
 800b316:	f000 fbfd 	bl	800bb14 <USBD_CtlError>
                  break;
 800b31a:	e04d      	b.n	800b3b8 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b31c:	220e      	movs	r2, #14
 800b31e:	18bb      	adds	r3, r7, r2
 800b320:	781b      	ldrb	r3, [r3, #0]
 800b322:	b25b      	sxtb	r3, r3
 800b324:	2b00      	cmp	r3, #0
 800b326:	da0c      	bge.n	800b342 <USBD_StdEPReq+0x2c8>
 800b328:	18bb      	adds	r3, r7, r2
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	227f      	movs	r2, #127	; 0x7f
 800b32e:	401a      	ands	r2, r3
 800b330:	0013      	movs	r3, r2
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	189b      	adds	r3, r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	3310      	adds	r3, #16
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	18d3      	adds	r3, r2, r3
 800b33e:	3304      	adds	r3, #4
 800b340:	e00d      	b.n	800b35e <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b342:	230e      	movs	r3, #14
 800b344:	18fb      	adds	r3, r7, r3
 800b346:	781b      	ldrb	r3, [r3, #0]
 800b348:	227f      	movs	r2, #127	; 0x7f
 800b34a:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b34c:	0013      	movs	r3, r2
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	189b      	adds	r3, r3, r2
 800b352:	009b      	lsls	r3, r3, #2
 800b354:	3351      	adds	r3, #81	; 0x51
 800b356:	33ff      	adds	r3, #255	; 0xff
 800b358:	687a      	ldr	r2, [r7, #4]
 800b35a:	18d3      	adds	r3, r2, r3
 800b35c:	3304      	adds	r3, #4
 800b35e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b360:	220e      	movs	r2, #14
 800b362:	18bb      	adds	r3, r7, r2
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d003      	beq.n	800b372 <USBD_StdEPReq+0x2f8>
 800b36a:	18bb      	adds	r3, r7, r2
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	2b80      	cmp	r3, #128	; 0x80
 800b370:	d103      	bne.n	800b37a <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	2200      	movs	r2, #0
 800b376:	601a      	str	r2, [r3, #0]
 800b378:	e010      	b.n	800b39c <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b37a:	230e      	movs	r3, #14
 800b37c:	18fb      	adds	r3, r7, r3
 800b37e:	781a      	ldrb	r2, [r3, #0]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	0011      	movs	r1, r2
 800b384:	0018      	movs	r0, r3
 800b386:	f001 f908 	bl	800c59a <USBD_LL_IsStallEP>
 800b38a:	1e03      	subs	r3, r0, #0
 800b38c:	d003      	beq.n	800b396 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	2201      	movs	r2, #1
 800b392:	601a      	str	r2, [r3, #0]
 800b394:	e002      	b.n	800b39c <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	2200      	movs	r2, #0
 800b39a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b39c:	68b9      	ldr	r1, [r7, #8]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2202      	movs	r2, #2
 800b3a2:	0018      	movs	r0, r3
 800b3a4:	f000 fc34 	bl	800bc10 <USBD_CtlSendData>
              break;
 800b3a8:	e006      	b.n	800b3b8 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	0011      	movs	r1, r2
 800b3b0:	0018      	movs	r0, r3
 800b3b2:	f000 fbaf 	bl	800bb14 <USBD_CtlError>
              break;
 800b3b6:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800b3b8:	e006      	b.n	800b3c8 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800b3ba:	683a      	ldr	r2, [r7, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	0011      	movs	r1, r2
 800b3c0:	0018      	movs	r0, r3
 800b3c2:	f000 fba7 	bl	800bb14 <USBD_CtlError>
          break;
 800b3c6:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800b3c8:	e006      	b.n	800b3d8 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800b3ca:	683a      	ldr	r2, [r7, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	0011      	movs	r1, r2
 800b3d0:	0018      	movs	r0, r3
 800b3d2:	f000 fb9f 	bl	800bb14 <USBD_CtlError>
      break;
 800b3d6:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800b3d8:	230f      	movs	r3, #15
 800b3da:	18fb      	adds	r3, r7, r3
 800b3dc:	781b      	ldrb	r3, [r3, #0]
}
 800b3de:	0018      	movs	r0, r3
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	b004      	add	sp, #16
 800b3e4:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b3e8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b084      	sub	sp, #16
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
 800b3f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b3f2:	2308      	movs	r3, #8
 800b3f4:	18fb      	adds	r3, r7, r3
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b3fe:	230b      	movs	r3, #11
 800b400:	18fb      	adds	r3, r7, r3
 800b402:	2200      	movs	r2, #0
 800b404:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	885b      	ldrh	r3, [r3, #2]
 800b40a:	0a1b      	lsrs	r3, r3, #8
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	2b07      	cmp	r3, #7
 800b410:	d900      	bls.n	800b414 <USBD_GetDescriptor+0x2c>
 800b412:	e159      	b.n	800b6c8 <USBD_GetDescriptor+0x2e0>
 800b414:	009a      	lsls	r2, r3, #2
 800b416:	4bcb      	ldr	r3, [pc, #812]	; (800b744 <USBD_GetDescriptor+0x35c>)
 800b418:	18d3      	adds	r3, r2, r3
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b41e:	687a      	ldr	r2, [r7, #4]
 800b420:	23ac      	movs	r3, #172	; 0xac
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	58d3      	ldr	r3, [r2, r3]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	7c12      	ldrb	r2, [r2, #16]
 800b42c:	2108      	movs	r1, #8
 800b42e:	1879      	adds	r1, r7, r1
 800b430:	0010      	movs	r0, r2
 800b432:	4798      	blx	r3
 800b434:	0003      	movs	r3, r0
 800b436:	60fb      	str	r3, [r7, #12]
      break;
 800b438:	e153      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	7c1b      	ldrb	r3, [r3, #16]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d10f      	bne.n	800b462 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	23ad      	movs	r3, #173	; 0xad
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	58d3      	ldr	r3, [r2, r3]
 800b44a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b44c:	2208      	movs	r2, #8
 800b44e:	18ba      	adds	r2, r7, r2
 800b450:	0010      	movs	r0, r2
 800b452:	4798      	blx	r3
 800b454:	0003      	movs	r3, r0
 800b456:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	3301      	adds	r3, #1
 800b45c:	2202      	movs	r2, #2
 800b45e:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b460:	e13f      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b462:	687a      	ldr	r2, [r7, #4]
 800b464:	23ad      	movs	r3, #173	; 0xad
 800b466:	009b      	lsls	r3, r3, #2
 800b468:	58d3      	ldr	r3, [r2, r3]
 800b46a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b46c:	2208      	movs	r2, #8
 800b46e:	18ba      	adds	r2, r7, r2
 800b470:	0010      	movs	r0, r2
 800b472:	4798      	blx	r3
 800b474:	0003      	movs	r3, r0
 800b476:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	3301      	adds	r3, #1
 800b47c:	2202      	movs	r2, #2
 800b47e:	701a      	strb	r2, [r3, #0]
      break;
 800b480:	e12f      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	885b      	ldrh	r3, [r3, #2]
 800b486:	b2db      	uxtb	r3, r3
 800b488:	2b05      	cmp	r3, #5
 800b48a:	d900      	bls.n	800b48e <USBD_GetDescriptor+0xa6>
 800b48c:	e0d0      	b.n	800b630 <USBD_GetDescriptor+0x248>
 800b48e:	009a      	lsls	r2, r3, #2
 800b490:	4bad      	ldr	r3, [pc, #692]	; (800b748 <USBD_GetDescriptor+0x360>)
 800b492:	18d3      	adds	r3, r2, r3
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	23ac      	movs	r3, #172	; 0xac
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	58d3      	ldr	r3, [r2, r3]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00d      	beq.n	800b4c2 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	23ac      	movs	r3, #172	; 0xac
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	58d3      	ldr	r3, [r2, r3]
 800b4ae:	685b      	ldr	r3, [r3, #4]
 800b4b0:	687a      	ldr	r2, [r7, #4]
 800b4b2:	7c12      	ldrb	r2, [r2, #16]
 800b4b4:	2108      	movs	r1, #8
 800b4b6:	1879      	adds	r1, r7, r1
 800b4b8:	0010      	movs	r0, r2
 800b4ba:	4798      	blx	r3
 800b4bc:	0003      	movs	r3, r0
 800b4be:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4c0:	e0c3      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b4c2:	683a      	ldr	r2, [r7, #0]
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	0011      	movs	r1, r2
 800b4c8:	0018      	movs	r0, r3
 800b4ca:	f000 fb23 	bl	800bb14 <USBD_CtlError>
            err++;
 800b4ce:	210b      	movs	r1, #11
 800b4d0:	187b      	adds	r3, r7, r1
 800b4d2:	781a      	ldrb	r2, [r3, #0]
 800b4d4:	187b      	adds	r3, r7, r1
 800b4d6:	3201      	adds	r2, #1
 800b4d8:	701a      	strb	r2, [r3, #0]
          break;
 800b4da:	e0b6      	b.n	800b64a <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	23ac      	movs	r3, #172	; 0xac
 800b4e0:	009b      	lsls	r3, r3, #2
 800b4e2:	58d3      	ldr	r3, [r2, r3]
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d00d      	beq.n	800b506 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b4ea:	687a      	ldr	r2, [r7, #4]
 800b4ec:	23ac      	movs	r3, #172	; 0xac
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	58d3      	ldr	r3, [r2, r3]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	7c12      	ldrb	r2, [r2, #16]
 800b4f8:	2108      	movs	r1, #8
 800b4fa:	1879      	adds	r1, r7, r1
 800b4fc:	0010      	movs	r0, r2
 800b4fe:	4798      	blx	r3
 800b500:	0003      	movs	r3, r0
 800b502:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b504:	e0a1      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b506:	683a      	ldr	r2, [r7, #0]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	0011      	movs	r1, r2
 800b50c:	0018      	movs	r0, r3
 800b50e:	f000 fb01 	bl	800bb14 <USBD_CtlError>
            err++;
 800b512:	210b      	movs	r1, #11
 800b514:	187b      	adds	r3, r7, r1
 800b516:	781a      	ldrb	r2, [r3, #0]
 800b518:	187b      	adds	r3, r7, r1
 800b51a:	3201      	adds	r2, #1
 800b51c:	701a      	strb	r2, [r3, #0]
          break;
 800b51e:	e094      	b.n	800b64a <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	23ac      	movs	r3, #172	; 0xac
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	58d3      	ldr	r3, [r2, r3]
 800b528:	68db      	ldr	r3, [r3, #12]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d00d      	beq.n	800b54a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	23ac      	movs	r3, #172	; 0xac
 800b532:	009b      	lsls	r3, r3, #2
 800b534:	58d3      	ldr	r3, [r2, r3]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	7c12      	ldrb	r2, [r2, #16]
 800b53c:	2108      	movs	r1, #8
 800b53e:	1879      	adds	r1, r7, r1
 800b540:	0010      	movs	r0, r2
 800b542:	4798      	blx	r3
 800b544:	0003      	movs	r3, r0
 800b546:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b548:	e07f      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b54a:	683a      	ldr	r2, [r7, #0]
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	0011      	movs	r1, r2
 800b550:	0018      	movs	r0, r3
 800b552:	f000 fadf 	bl	800bb14 <USBD_CtlError>
            err++;
 800b556:	210b      	movs	r1, #11
 800b558:	187b      	adds	r3, r7, r1
 800b55a:	781a      	ldrb	r2, [r3, #0]
 800b55c:	187b      	adds	r3, r7, r1
 800b55e:	3201      	adds	r2, #1
 800b560:	701a      	strb	r2, [r3, #0]
          break;
 800b562:	e072      	b.n	800b64a <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	23ac      	movs	r3, #172	; 0xac
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	58d3      	ldr	r3, [r2, r3]
 800b56c:	691b      	ldr	r3, [r3, #16]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d00d      	beq.n	800b58e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b572:	687a      	ldr	r2, [r7, #4]
 800b574:	23ac      	movs	r3, #172	; 0xac
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	58d3      	ldr	r3, [r2, r3]
 800b57a:	691b      	ldr	r3, [r3, #16]
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	7c12      	ldrb	r2, [r2, #16]
 800b580:	2108      	movs	r1, #8
 800b582:	1879      	adds	r1, r7, r1
 800b584:	0010      	movs	r0, r2
 800b586:	4798      	blx	r3
 800b588:	0003      	movs	r3, r0
 800b58a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b58c:	e05d      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b58e:	683a      	ldr	r2, [r7, #0]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	0011      	movs	r1, r2
 800b594:	0018      	movs	r0, r3
 800b596:	f000 fabd 	bl	800bb14 <USBD_CtlError>
            err++;
 800b59a:	210b      	movs	r1, #11
 800b59c:	187b      	adds	r3, r7, r1
 800b59e:	781a      	ldrb	r2, [r3, #0]
 800b5a0:	187b      	adds	r3, r7, r1
 800b5a2:	3201      	adds	r2, #1
 800b5a4:	701a      	strb	r2, [r3, #0]
          break;
 800b5a6:	e050      	b.n	800b64a <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	23ac      	movs	r3, #172	; 0xac
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	58d3      	ldr	r3, [r2, r3]
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d00d      	beq.n	800b5d2 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b5b6:	687a      	ldr	r2, [r7, #4]
 800b5b8:	23ac      	movs	r3, #172	; 0xac
 800b5ba:	009b      	lsls	r3, r3, #2
 800b5bc:	58d3      	ldr	r3, [r2, r3]
 800b5be:	695b      	ldr	r3, [r3, #20]
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	7c12      	ldrb	r2, [r2, #16]
 800b5c4:	2108      	movs	r1, #8
 800b5c6:	1879      	adds	r1, r7, r1
 800b5c8:	0010      	movs	r0, r2
 800b5ca:	4798      	blx	r3
 800b5cc:	0003      	movs	r3, r0
 800b5ce:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5d0:	e03b      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b5d2:	683a      	ldr	r2, [r7, #0]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	0011      	movs	r1, r2
 800b5d8:	0018      	movs	r0, r3
 800b5da:	f000 fa9b 	bl	800bb14 <USBD_CtlError>
            err++;
 800b5de:	210b      	movs	r1, #11
 800b5e0:	187b      	adds	r3, r7, r1
 800b5e2:	781a      	ldrb	r2, [r3, #0]
 800b5e4:	187b      	adds	r3, r7, r1
 800b5e6:	3201      	adds	r2, #1
 800b5e8:	701a      	strb	r2, [r3, #0]
          break;
 800b5ea:	e02e      	b.n	800b64a <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	23ac      	movs	r3, #172	; 0xac
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	58d3      	ldr	r3, [r2, r3]
 800b5f4:	699b      	ldr	r3, [r3, #24]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00d      	beq.n	800b616 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	23ac      	movs	r3, #172	; 0xac
 800b5fe:	009b      	lsls	r3, r3, #2
 800b600:	58d3      	ldr	r3, [r2, r3]
 800b602:	699b      	ldr	r3, [r3, #24]
 800b604:	687a      	ldr	r2, [r7, #4]
 800b606:	7c12      	ldrb	r2, [r2, #16]
 800b608:	2108      	movs	r1, #8
 800b60a:	1879      	adds	r1, r7, r1
 800b60c:	0010      	movs	r0, r2
 800b60e:	4798      	blx	r3
 800b610:	0003      	movs	r3, r0
 800b612:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b614:	e019      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b616:	683a      	ldr	r2, [r7, #0]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	0011      	movs	r1, r2
 800b61c:	0018      	movs	r0, r3
 800b61e:	f000 fa79 	bl	800bb14 <USBD_CtlError>
            err++;
 800b622:	210b      	movs	r1, #11
 800b624:	187b      	adds	r3, r7, r1
 800b626:	781a      	ldrb	r2, [r3, #0]
 800b628:	187b      	adds	r3, r7, r1
 800b62a:	3201      	adds	r2, #1
 800b62c:	701a      	strb	r2, [r3, #0]
          break;
 800b62e:	e00c      	b.n	800b64a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b630:	683a      	ldr	r2, [r7, #0]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	0011      	movs	r1, r2
 800b636:	0018      	movs	r0, r3
 800b638:	f000 fa6c 	bl	800bb14 <USBD_CtlError>
          err++;
 800b63c:	210b      	movs	r1, #11
 800b63e:	187b      	adds	r3, r7, r1
 800b640:	781a      	ldrb	r2, [r3, #0]
 800b642:	187b      	adds	r3, r7, r1
 800b644:	3201      	adds	r2, #1
 800b646:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800b648:	e04b      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>
 800b64a:	e04a      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	7c1b      	ldrb	r3, [r3, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d10b      	bne.n	800b66c <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b654:	687a      	ldr	r2, [r7, #4]
 800b656:	23ad      	movs	r3, #173	; 0xad
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	58d3      	ldr	r3, [r2, r3]
 800b65c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b65e:	2208      	movs	r2, #8
 800b660:	18ba      	adds	r2, r7, r2
 800b662:	0010      	movs	r0, r2
 800b664:	4798      	blx	r3
 800b666:	0003      	movs	r3, r0
 800b668:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b66a:	e03a      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800b66c:	683a      	ldr	r2, [r7, #0]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	0011      	movs	r1, r2
 800b672:	0018      	movs	r0, r3
 800b674:	f000 fa4e 	bl	800bb14 <USBD_CtlError>
        err++;
 800b678:	210b      	movs	r1, #11
 800b67a:	187b      	adds	r3, r7, r1
 800b67c:	781a      	ldrb	r2, [r3, #0]
 800b67e:	187b      	adds	r3, r7, r1
 800b680:	3201      	adds	r2, #1
 800b682:	701a      	strb	r2, [r3, #0]
      break;
 800b684:	e02d      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	7c1b      	ldrb	r3, [r3, #16]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d10f      	bne.n	800b6ae <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	23ad      	movs	r3, #173	; 0xad
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	58d3      	ldr	r3, [r2, r3]
 800b696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b698:	2208      	movs	r2, #8
 800b69a:	18ba      	adds	r2, r7, r2
 800b69c:	0010      	movs	r0, r2
 800b69e:	4798      	blx	r3
 800b6a0:	0003      	movs	r3, r0
 800b6a2:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	2207      	movs	r2, #7
 800b6aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b6ac:	e019      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800b6ae:	683a      	ldr	r2, [r7, #0]
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	0011      	movs	r1, r2
 800b6b4:	0018      	movs	r0, r3
 800b6b6:	f000 fa2d 	bl	800bb14 <USBD_CtlError>
        err++;
 800b6ba:	210b      	movs	r1, #11
 800b6bc:	187b      	adds	r3, r7, r1
 800b6be:	781a      	ldrb	r2, [r3, #0]
 800b6c0:	187b      	adds	r3, r7, r1
 800b6c2:	3201      	adds	r2, #1
 800b6c4:	701a      	strb	r2, [r3, #0]
      break;
 800b6c6:	e00c      	b.n	800b6e2 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800b6c8:	683a      	ldr	r2, [r7, #0]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	0011      	movs	r1, r2
 800b6ce:	0018      	movs	r0, r3
 800b6d0:	f000 fa20 	bl	800bb14 <USBD_CtlError>
      err++;
 800b6d4:	210b      	movs	r1, #11
 800b6d6:	187b      	adds	r3, r7, r1
 800b6d8:	781a      	ldrb	r2, [r3, #0]
 800b6da:	187b      	adds	r3, r7, r1
 800b6dc:	3201      	adds	r2, #1
 800b6de:	701a      	strb	r2, [r3, #0]
      break;
 800b6e0:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 800b6e2:	230b      	movs	r3, #11
 800b6e4:	18fb      	adds	r3, r7, r3
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d127      	bne.n	800b73c <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b6ec:	2108      	movs	r1, #8
 800b6ee:	187b      	adds	r3, r7, r1
 800b6f0:	881b      	ldrh	r3, [r3, #0]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d019      	beq.n	800b72a <USBD_GetDescriptor+0x342>
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	88db      	ldrh	r3, [r3, #6]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d015      	beq.n	800b72a <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	88da      	ldrh	r2, [r3, #6]
 800b702:	187b      	adds	r3, r7, r1
 800b704:	881b      	ldrh	r3, [r3, #0]
 800b706:	1c18      	adds	r0, r3, #0
 800b708:	1c11      	adds	r1, r2, #0
 800b70a:	b28a      	uxth	r2, r1
 800b70c:	b283      	uxth	r3, r0
 800b70e:	429a      	cmp	r2, r3
 800b710:	d900      	bls.n	800b714 <USBD_GetDescriptor+0x32c>
 800b712:	1c01      	adds	r1, r0, #0
 800b714:	b28a      	uxth	r2, r1
 800b716:	2108      	movs	r1, #8
 800b718:	187b      	adds	r3, r7, r1
 800b71a:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b71c:	187b      	adds	r3, r7, r1
 800b71e:	881a      	ldrh	r2, [r3, #0]
 800b720:	68f9      	ldr	r1, [r7, #12]
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	0018      	movs	r0, r3
 800b726:	f000 fa73 	bl	800bc10 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	88db      	ldrh	r3, [r3, #6]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d105      	bne.n	800b73e <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	0018      	movs	r0, r3
 800b736:	f000 fad5 	bl	800bce4 <USBD_CtlSendStatus>
 800b73a:	e000      	b.n	800b73e <USBD_GetDescriptor+0x356>
    return;
 800b73c:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800b73e:	46bd      	mov	sp, r7
 800b740:	b004      	add	sp, #16
 800b742:	bd80      	pop	{r7, pc}
 800b744:	0800d280 	.word	0x0800d280
 800b748:	0800d2a0 	.word	0x0800d2a0

0800b74c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b74c:	b590      	push	{r4, r7, lr}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	889b      	ldrh	r3, [r3, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d13d      	bne.n	800b7da <USBD_SetAddress+0x8e>
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	88db      	ldrh	r3, [r3, #6]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d139      	bne.n	800b7da <USBD_SetAddress+0x8e>
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	885b      	ldrh	r3, [r3, #2]
 800b76a:	2b7f      	cmp	r3, #127	; 0x7f
 800b76c:	d835      	bhi.n	800b7da <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b76e:	683b      	ldr	r3, [r7, #0]
 800b770:	885b      	ldrh	r3, [r3, #2]
 800b772:	b2da      	uxtb	r2, r3
 800b774:	230f      	movs	r3, #15
 800b776:	18fb      	adds	r3, r7, r3
 800b778:	217f      	movs	r1, #127	; 0x7f
 800b77a:	400a      	ands	r2, r1
 800b77c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	23a7      	movs	r3, #167	; 0xa7
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	5cd3      	ldrb	r3, [r2, r3]
 800b786:	2b03      	cmp	r3, #3
 800b788:	d106      	bne.n	800b798 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800b78a:	683a      	ldr	r2, [r7, #0]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	0011      	movs	r1, r2
 800b790:	0018      	movs	r0, r3
 800b792:	f000 f9bf 	bl	800bb14 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b796:	e027      	b.n	800b7e8 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	240f      	movs	r4, #15
 800b79c:	193a      	adds	r2, r7, r4
 800b79e:	4914      	ldr	r1, [pc, #80]	; (800b7f0 <USBD_SetAddress+0xa4>)
 800b7a0:	7812      	ldrb	r2, [r2, #0]
 800b7a2:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b7a4:	193b      	adds	r3, r7, r4
 800b7a6:	781a      	ldrb	r2, [r3, #0]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	0011      	movs	r1, r2
 800b7ac:	0018      	movs	r0, r3
 800b7ae:	f000 ff25 	bl	800c5fc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	0018      	movs	r0, r3
 800b7b6:	f000 fa95 	bl	800bce4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b7ba:	193b      	adds	r3, r7, r4
 800b7bc:	781b      	ldrb	r3, [r3, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d005      	beq.n	800b7ce <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	23a7      	movs	r3, #167	; 0xa7
 800b7c6:	009b      	lsls	r3, r3, #2
 800b7c8:	2102      	movs	r1, #2
 800b7ca:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7cc:	e00c      	b.n	800b7e8 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b7ce:	687a      	ldr	r2, [r7, #4]
 800b7d0:	23a7      	movs	r3, #167	; 0xa7
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	2101      	movs	r1, #1
 800b7d6:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7d8:	e006      	b.n	800b7e8 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b7da:	683a      	ldr	r2, [r7, #0]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	0011      	movs	r1, r2
 800b7e0:	0018      	movs	r0, r3
 800b7e2:	f000 f997 	bl	800bb14 <USBD_CtlError>
  }
}
 800b7e6:	46c0      	nop			; (mov r8, r8)
 800b7e8:	46c0      	nop			; (mov r8, r8)
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	b005      	add	sp, #20
 800b7ee:	bd90      	pop	{r4, r7, pc}
 800b7f0:	0000029e 	.word	0x0000029e

0800b7f4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	885b      	ldrh	r3, [r3, #2]
 800b802:	b2da      	uxtb	r2, r3
 800b804:	4b4c      	ldr	r3, [pc, #304]	; (800b938 <USBD_SetConfig+0x144>)
 800b806:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b808:	4b4b      	ldr	r3, [pc, #300]	; (800b938 <USBD_SetConfig+0x144>)
 800b80a:	781b      	ldrb	r3, [r3, #0]
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d906      	bls.n	800b81e <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800b810:	683a      	ldr	r2, [r7, #0]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	0011      	movs	r1, r2
 800b816:	0018      	movs	r0, r3
 800b818:	f000 f97c 	bl	800bb14 <USBD_CtlError>
 800b81c:	e088      	b.n	800b930 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	23a7      	movs	r3, #167	; 0xa7
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	5cd3      	ldrb	r3, [r2, r3]
 800b826:	2b02      	cmp	r3, #2
 800b828:	d002      	beq.n	800b830 <USBD_SetConfig+0x3c>
 800b82a:	2b03      	cmp	r3, #3
 800b82c:	d029      	beq.n	800b882 <USBD_SetConfig+0x8e>
 800b82e:	e071      	b.n	800b914 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b830:	4b41      	ldr	r3, [pc, #260]	; (800b938 <USBD_SetConfig+0x144>)
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d01f      	beq.n	800b878 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800b838:	4b3f      	ldr	r3, [pc, #252]	; (800b938 <USBD_SetConfig+0x144>)
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	001a      	movs	r2, r3
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b842:	687a      	ldr	r2, [r7, #4]
 800b844:	23a7      	movs	r3, #167	; 0xa7
 800b846:	009b      	lsls	r3, r3, #2
 800b848:	2103      	movs	r1, #3
 800b84a:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b84c:	4b3a      	ldr	r3, [pc, #232]	; (800b938 <USBD_SetConfig+0x144>)
 800b84e:	781a      	ldrb	r2, [r3, #0]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	0011      	movs	r1, r2
 800b854:	0018      	movs	r0, r3
 800b856:	f7ff f8c6 	bl	800a9e6 <USBD_SetClassConfig>
 800b85a:	0003      	movs	r3, r0
 800b85c:	2b02      	cmp	r3, #2
 800b85e:	d106      	bne.n	800b86e <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800b860:	683a      	ldr	r2, [r7, #0]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	0011      	movs	r1, r2
 800b866:	0018      	movs	r0, r3
 800b868:	f000 f954 	bl	800bb14 <USBD_CtlError>
            return;
 800b86c:	e060      	b.n	800b930 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	0018      	movs	r0, r3
 800b872:	f000 fa37 	bl	800bce4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b876:	e05b      	b.n	800b930 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	0018      	movs	r0, r3
 800b87c:	f000 fa32 	bl	800bce4 <USBD_CtlSendStatus>
        break;
 800b880:	e056      	b.n	800b930 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b882:	4b2d      	ldr	r3, [pc, #180]	; (800b938 <USBD_SetConfig+0x144>)
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d115      	bne.n	800b8b6 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b88a:	687a      	ldr	r2, [r7, #4]
 800b88c:	23a7      	movs	r3, #167	; 0xa7
 800b88e:	009b      	lsls	r3, r3, #2
 800b890:	2102      	movs	r1, #2
 800b892:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800b894:	4b28      	ldr	r3, [pc, #160]	; (800b938 <USBD_SetConfig+0x144>)
 800b896:	781b      	ldrb	r3, [r3, #0]
 800b898:	001a      	movs	r2, r3
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b89e:	4b26      	ldr	r3, [pc, #152]	; (800b938 <USBD_SetConfig+0x144>)
 800b8a0:	781a      	ldrb	r2, [r3, #0]
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	0011      	movs	r1, r2
 800b8a6:	0018      	movs	r0, r3
 800b8a8:	f7ff f8c4 	bl	800aa34 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	0018      	movs	r0, r3
 800b8b0:	f000 fa18 	bl	800bce4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b8b4:	e03c      	b.n	800b930 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800b8b6:	4b20      	ldr	r3, [pc, #128]	; (800b938 <USBD_SetConfig+0x144>)
 800b8b8:	781b      	ldrb	r3, [r3, #0]
 800b8ba:	001a      	movs	r2, r3
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d022      	beq.n	800b90a <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	b2da      	uxtb	r2, r3
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	0011      	movs	r1, r2
 800b8ce:	0018      	movs	r0, r3
 800b8d0:	f7ff f8b0 	bl	800aa34 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b8d4:	4b18      	ldr	r3, [pc, #96]	; (800b938 <USBD_SetConfig+0x144>)
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	001a      	movs	r2, r3
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b8de:	4b16      	ldr	r3, [pc, #88]	; (800b938 <USBD_SetConfig+0x144>)
 800b8e0:	781a      	ldrb	r2, [r3, #0]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	0011      	movs	r1, r2
 800b8e6:	0018      	movs	r0, r3
 800b8e8:	f7ff f87d 	bl	800a9e6 <USBD_SetClassConfig>
 800b8ec:	0003      	movs	r3, r0
 800b8ee:	2b02      	cmp	r3, #2
 800b8f0:	d106      	bne.n	800b900 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800b8f2:	683a      	ldr	r2, [r7, #0]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	0011      	movs	r1, r2
 800b8f8:	0018      	movs	r0, r3
 800b8fa:	f000 f90b 	bl	800bb14 <USBD_CtlError>
            return;
 800b8fe:	e017      	b.n	800b930 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	0018      	movs	r0, r3
 800b904:	f000 f9ee 	bl	800bce4 <USBD_CtlSendStatus>
        break;
 800b908:	e012      	b.n	800b930 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	0018      	movs	r0, r3
 800b90e:	f000 f9e9 	bl	800bce4 <USBD_CtlSendStatus>
        break;
 800b912:	e00d      	b.n	800b930 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800b914:	683a      	ldr	r2, [r7, #0]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	0011      	movs	r1, r2
 800b91a:	0018      	movs	r0, r3
 800b91c:	f000 f8fa 	bl	800bb14 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b920:	4b05      	ldr	r3, [pc, #20]	; (800b938 <USBD_SetConfig+0x144>)
 800b922:	781a      	ldrb	r2, [r3, #0]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	0011      	movs	r1, r2
 800b928:	0018      	movs	r0, r3
 800b92a:	f7ff f883 	bl	800aa34 <USBD_ClrClassConfig>
        break;
 800b92e:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800b930:	46bd      	mov	sp, r7
 800b932:	b002      	add	sp, #8
 800b934:	bd80      	pop	{r7, pc}
 800b936:	46c0      	nop			; (mov r8, r8)
 800b938:	20000264 	.word	0x20000264

0800b93c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	88db      	ldrh	r3, [r3, #6]
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d006      	beq.n	800b95c <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800b94e:	683a      	ldr	r2, [r7, #0]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	0011      	movs	r1, r2
 800b954:	0018      	movs	r0, r3
 800b956:	f000 f8dd 	bl	800bb14 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b95a:	e026      	b.n	800b9aa <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800b95c:	687a      	ldr	r2, [r7, #4]
 800b95e:	23a7      	movs	r3, #167	; 0xa7
 800b960:	009b      	lsls	r3, r3, #2
 800b962:	5cd3      	ldrb	r3, [r2, r3]
 800b964:	2b02      	cmp	r3, #2
 800b966:	dc02      	bgt.n	800b96e <USBD_GetConfig+0x32>
 800b968:	2b00      	cmp	r3, #0
 800b96a:	dc03      	bgt.n	800b974 <USBD_GetConfig+0x38>
 800b96c:	e016      	b.n	800b99c <USBD_GetConfig+0x60>
 800b96e:	2b03      	cmp	r3, #3
 800b970:	d00c      	beq.n	800b98c <USBD_GetConfig+0x50>
 800b972:	e013      	b.n	800b99c <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2200      	movs	r2, #0
 800b978:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	3308      	adds	r3, #8
 800b97e:	0019      	movs	r1, r3
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2201      	movs	r2, #1
 800b984:	0018      	movs	r0, r3
 800b986:	f000 f943 	bl	800bc10 <USBD_CtlSendData>
        break;
 800b98a:	e00e      	b.n	800b9aa <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	1d19      	adds	r1, r3, #4
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2201      	movs	r2, #1
 800b994:	0018      	movs	r0, r3
 800b996:	f000 f93b 	bl	800bc10 <USBD_CtlSendData>
        break;
 800b99a:	e006      	b.n	800b9aa <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800b99c:	683a      	ldr	r2, [r7, #0]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	0011      	movs	r1, r2
 800b9a2:	0018      	movs	r0, r3
 800b9a4:	f000 f8b6 	bl	800bb14 <USBD_CtlError>
        break;
 800b9a8:	46c0      	nop			; (mov r8, r8)
}
 800b9aa:	46c0      	nop			; (mov r8, r8)
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	b002      	add	sp, #8
 800b9b0:	bd80      	pop	{r7, pc}

0800b9b2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9b2:	b580      	push	{r7, lr}
 800b9b4:	b082      	sub	sp, #8
 800b9b6:	af00      	add	r7, sp, #0
 800b9b8:	6078      	str	r0, [r7, #4]
 800b9ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	23a7      	movs	r3, #167	; 0xa7
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	5cd3      	ldrb	r3, [r2, r3]
 800b9c4:	3b01      	subs	r3, #1
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	d822      	bhi.n	800ba10 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	88db      	ldrh	r3, [r3, #6]
 800b9ce:	2b02      	cmp	r3, #2
 800b9d0:	d006      	beq.n	800b9e0 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	0011      	movs	r1, r2
 800b9d8:	0018      	movs	r0, r3
 800b9da:	f000 f89b 	bl	800bb14 <USBD_CtlError>
        break;
 800b9de:	e01e      	b.n	800ba1e <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2201      	movs	r2, #1
 800b9e4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b9e6:	687a      	ldr	r2, [r7, #4]
 800b9e8:	23a9      	movs	r3, #169	; 0xa9
 800b9ea:	009b      	lsls	r3, r3, #2
 800b9ec:	58d3      	ldr	r3, [r2, r3]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d005      	beq.n	800b9fe <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	68db      	ldr	r3, [r3, #12]
 800b9f6:	2202      	movs	r2, #2
 800b9f8:	431a      	orrs	r2, r3
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	330c      	adds	r3, #12
 800ba02:	0019      	movs	r1, r3
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2202      	movs	r2, #2
 800ba08:	0018      	movs	r0, r3
 800ba0a:	f000 f901 	bl	800bc10 <USBD_CtlSendData>
      break;
 800ba0e:	e006      	b.n	800ba1e <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800ba10:	683a      	ldr	r2, [r7, #0]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	0011      	movs	r1, r2
 800ba16:	0018      	movs	r0, r3
 800ba18:	f000 f87c 	bl	800bb14 <USBD_CtlError>
      break;
 800ba1c:	46c0      	nop			; (mov r8, r8)
  }
}
 800ba1e:	46c0      	nop			; (mov r8, r8)
 800ba20:	46bd      	mov	sp, r7
 800ba22:	b002      	add	sp, #8
 800ba24:	bd80      	pop	{r7, pc}

0800ba26 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ba26:	b580      	push	{r7, lr}
 800ba28:	b082      	sub	sp, #8
 800ba2a:	af00      	add	r7, sp, #0
 800ba2c:	6078      	str	r0, [r7, #4]
 800ba2e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	885b      	ldrh	r3, [r3, #2]
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	d108      	bne.n	800ba4a <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	23a9      	movs	r3, #169	; 0xa9
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	2101      	movs	r1, #1
 800ba40:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	0018      	movs	r0, r3
 800ba46:	f000 f94d 	bl	800bce4 <USBD_CtlSendStatus>
  }
}
 800ba4a:	46c0      	nop			; (mov r8, r8)
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	b002      	add	sp, #8
 800ba50:	bd80      	pop	{r7, pc}

0800ba52 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ba52:	b580      	push	{r7, lr}
 800ba54:	b082      	sub	sp, #8
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
 800ba5a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	23a7      	movs	r3, #167	; 0xa7
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	5cd3      	ldrb	r3, [r2, r3]
 800ba64:	3b01      	subs	r3, #1
 800ba66:	2b02      	cmp	r3, #2
 800ba68:	d80d      	bhi.n	800ba86 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	885b      	ldrh	r3, [r3, #2]
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d110      	bne.n	800ba94 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	23a9      	movs	r3, #169	; 0xa9
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	2100      	movs	r1, #0
 800ba7a:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	0018      	movs	r0, r3
 800ba80:	f000 f930 	bl	800bce4 <USBD_CtlSendStatus>
      }
      break;
 800ba84:	e006      	b.n	800ba94 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800ba86:	683a      	ldr	r2, [r7, #0]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	0011      	movs	r1, r2
 800ba8c:	0018      	movs	r0, r3
 800ba8e:	f000 f841 	bl	800bb14 <USBD_CtlError>
      break;
 800ba92:	e000      	b.n	800ba96 <USBD_ClrFeature+0x44>
      break;
 800ba94:	46c0      	nop			; (mov r8, r8)
  }
}
 800ba96:	46c0      	nop			; (mov r8, r8)
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	b002      	add	sp, #8
 800ba9c:	bd80      	pop	{r7, pc}

0800ba9e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ba9e:	b580      	push	{r7, lr}
 800baa0:	b082      	sub	sp, #8
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
 800baa6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	781a      	ldrb	r2, [r3, #0]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	785a      	ldrb	r2, [r3, #1]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	3302      	adds	r3, #2
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	b29a      	uxth	r2, r3
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	3303      	adds	r3, #3
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	021b      	lsls	r3, r3, #8
 800baca:	b29b      	uxth	r3, r3
 800bacc:	18d3      	adds	r3, r2, r3
 800bace:	b29a      	uxth	r2, r3
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	3304      	adds	r3, #4
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	b29a      	uxth	r2, r3
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	3305      	adds	r3, #5
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	b29b      	uxth	r3, r3
 800bae4:	021b      	lsls	r3, r3, #8
 800bae6:	b29b      	uxth	r3, r3
 800bae8:	18d3      	adds	r3, r2, r3
 800baea:	b29a      	uxth	r2, r3
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	3306      	adds	r3, #6
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	b29a      	uxth	r2, r3
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	3307      	adds	r3, #7
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	b29b      	uxth	r3, r3
 800bb00:	021b      	lsls	r3, r3, #8
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	18d3      	adds	r3, r2, r3
 800bb06:	b29a      	uxth	r2, r3
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	80da      	strh	r2, [r3, #6]

}
 800bb0c:	46c0      	nop			; (mov r8, r8)
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	b002      	add	sp, #8
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2180      	movs	r1, #128	; 0x80
 800bb22:	0018      	movs	r0, r3
 800bb24:	f000 fce3 	bl	800c4ee <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	0018      	movs	r0, r3
 800bb2e:	f000 fcde 	bl	800c4ee <USBD_LL_StallEP>
}
 800bb32:	46c0      	nop			; (mov r8, r8)
 800bb34:	46bd      	mov	sp, r7
 800bb36:	b002      	add	sp, #8
 800bb38:	bd80      	pop	{r7, pc}

0800bb3a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bb3a:	b590      	push	{r4, r7, lr}
 800bb3c:	b087      	sub	sp, #28
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	60f8      	str	r0, [r7, #12]
 800bb42:	60b9      	str	r1, [r7, #8]
 800bb44:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bb46:	2417      	movs	r4, #23
 800bb48:	193b      	adds	r3, r7, r4
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d03c      	beq.n	800bbce <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	0018      	movs	r0, r3
 800bb58:	f000 f83d 	bl	800bbd6 <USBD_GetLen>
 800bb5c:	0003      	movs	r3, r0
 800bb5e:	3301      	adds	r3, #1
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	18db      	adds	r3, r3, r3
 800bb64:	b29a      	uxth	r2, r3
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800bb6a:	193b      	adds	r3, r7, r4
 800bb6c:	781b      	ldrb	r3, [r3, #0]
 800bb6e:	193a      	adds	r2, r7, r4
 800bb70:	1c59      	adds	r1, r3, #1
 800bb72:	7011      	strb	r1, [r2, #0]
 800bb74:	001a      	movs	r2, r3
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	189b      	adds	r3, r3, r2
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	7812      	ldrb	r2, [r2, #0]
 800bb7e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800bb80:	193b      	adds	r3, r7, r4
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	193a      	adds	r2, r7, r4
 800bb86:	1c59      	adds	r1, r3, #1
 800bb88:	7011      	strb	r1, [r2, #0]
 800bb8a:	001a      	movs	r2, r3
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	189b      	adds	r3, r3, r2
 800bb90:	2203      	movs	r2, #3
 800bb92:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800bb94:	e017      	b.n	800bbc6 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	1c5a      	adds	r2, r3, #1
 800bb9a:	60fa      	str	r2, [r7, #12]
 800bb9c:	2417      	movs	r4, #23
 800bb9e:	193a      	adds	r2, r7, r4
 800bba0:	7812      	ldrb	r2, [r2, #0]
 800bba2:	1939      	adds	r1, r7, r4
 800bba4:	1c50      	adds	r0, r2, #1
 800bba6:	7008      	strb	r0, [r1, #0]
 800bba8:	0011      	movs	r1, r2
 800bbaa:	68ba      	ldr	r2, [r7, #8]
 800bbac:	1852      	adds	r2, r2, r1
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800bbb2:	193b      	adds	r3, r7, r4
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	193a      	adds	r2, r7, r4
 800bbb8:	1c59      	adds	r1, r3, #1
 800bbba:	7011      	strb	r1, [r2, #0]
 800bbbc:	001a      	movs	r2, r3
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	189b      	adds	r3, r3, r2
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	781b      	ldrb	r3, [r3, #0]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1e3      	bne.n	800bb96 <USBD_GetString+0x5c>
    }
  }
}
 800bbce:	46c0      	nop			; (mov r8, r8)
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	b007      	add	sp, #28
 800bbd4:	bd90      	pop	{r4, r7, pc}

0800bbd6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b084      	sub	sp, #16
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bbde:	230f      	movs	r3, #15
 800bbe0:	18fb      	adds	r3, r7, r3
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800bbe6:	e008      	b.n	800bbfa <USBD_GetLen+0x24>
  {
    len++;
 800bbe8:	210f      	movs	r1, #15
 800bbea:	187b      	adds	r3, r7, r1
 800bbec:	781a      	ldrb	r2, [r3, #0]
 800bbee:	187b      	adds	r3, r7, r1
 800bbf0:	3201      	adds	r2, #1
 800bbf2:	701a      	strb	r2, [r3, #0]
    buf++;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d1f2      	bne.n	800bbe8 <USBD_GetLen+0x12>
  }

  return len;
 800bc02:	230f      	movs	r3, #15
 800bc04:	18fb      	adds	r3, r7, r3
 800bc06:	781b      	ldrb	r3, [r3, #0]
}
 800bc08:	0018      	movs	r0, r3
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	b004      	add	sp, #16
 800bc0e:	bd80      	pop	{r7, pc}

0800bc10 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b084      	sub	sp, #16
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	60b9      	str	r1, [r7, #8]
 800bc1a:	1dbb      	adds	r3, r7, #6
 800bc1c:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bc1e:	68fa      	ldr	r2, [r7, #12]
 800bc20:	23a5      	movs	r3, #165	; 0xa5
 800bc22:	009b      	lsls	r3, r3, #2
 800bc24:	2102      	movs	r1, #2
 800bc26:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800bc28:	1dbb      	adds	r3, r7, #6
 800bc2a:	881a      	ldrh	r2, [r3, #0]
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800bc30:	1dbb      	adds	r3, r7, #6
 800bc32:	881a      	ldrh	r2, [r3, #0]
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc38:	1dbb      	adds	r3, r7, #6
 800bc3a:	881b      	ldrh	r3, [r3, #0]
 800bc3c:	68ba      	ldr	r2, [r7, #8]
 800bc3e:	68f8      	ldr	r0, [r7, #12]
 800bc40:	2100      	movs	r1, #0
 800bc42:	f000 fd06 	bl	800c652 <USBD_LL_Transmit>

  return USBD_OK;
 800bc46:	2300      	movs	r3, #0
}
 800bc48:	0018      	movs	r0, r3
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	b004      	add	sp, #16
 800bc4e:	bd80      	pop	{r7, pc}

0800bc50 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	60f8      	str	r0, [r7, #12]
 800bc58:	60b9      	str	r1, [r7, #8]
 800bc5a:	1dbb      	adds	r3, r7, #6
 800bc5c:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc5e:	1dbb      	adds	r3, r7, #6
 800bc60:	881b      	ldrh	r3, [r3, #0]
 800bc62:	68ba      	ldr	r2, [r7, #8]
 800bc64:	68f8      	ldr	r0, [r7, #12]
 800bc66:	2100      	movs	r1, #0
 800bc68:	f000 fcf3 	bl	800c652 <USBD_LL_Transmit>

  return USBD_OK;
 800bc6c:	2300      	movs	r3, #0
}
 800bc6e:	0018      	movs	r0, r3
 800bc70:	46bd      	mov	sp, r7
 800bc72:	b004      	add	sp, #16
 800bc74:	bd80      	pop	{r7, pc}

0800bc76 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b084      	sub	sp, #16
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	60f8      	str	r0, [r7, #12]
 800bc7e:	60b9      	str	r1, [r7, #8]
 800bc80:	1dbb      	adds	r3, r7, #6
 800bc82:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bc84:	68fa      	ldr	r2, [r7, #12]
 800bc86:	23a5      	movs	r3, #165	; 0xa5
 800bc88:	009b      	lsls	r3, r3, #2
 800bc8a:	2103      	movs	r1, #3
 800bc8c:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800bc8e:	1dbb      	adds	r3, r7, #6
 800bc90:	8819      	ldrh	r1, [r3, #0]
 800bc92:	68fa      	ldr	r2, [r7, #12]
 800bc94:	23ae      	movs	r3, #174	; 0xae
 800bc96:	005b      	lsls	r3, r3, #1
 800bc98:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800bc9a:	1dbb      	adds	r3, r7, #6
 800bc9c:	8819      	ldrh	r1, [r3, #0]
 800bc9e:	68fa      	ldr	r2, [r7, #12]
 800bca0:	23b0      	movs	r3, #176	; 0xb0
 800bca2:	005b      	lsls	r3, r3, #1
 800bca4:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bca6:	1dbb      	adds	r3, r7, #6
 800bca8:	881b      	ldrh	r3, [r3, #0]
 800bcaa:	68ba      	ldr	r2, [r7, #8]
 800bcac:	68f8      	ldr	r0, [r7, #12]
 800bcae:	2100      	movs	r1, #0
 800bcb0:	f000 fd06 	bl	800c6c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bcb4:	2300      	movs	r3, #0
}
 800bcb6:	0018      	movs	r0, r3
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	b004      	add	sp, #16
 800bcbc:	bd80      	pop	{r7, pc}

0800bcbe <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	b084      	sub	sp, #16
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	60f8      	str	r0, [r7, #12]
 800bcc6:	60b9      	str	r1, [r7, #8]
 800bcc8:	1dbb      	adds	r3, r7, #6
 800bcca:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bccc:	1dbb      	adds	r3, r7, #6
 800bcce:	881b      	ldrh	r3, [r3, #0]
 800bcd0:	68ba      	ldr	r2, [r7, #8]
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	2100      	movs	r1, #0
 800bcd6:	f000 fcf3 	bl	800c6c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bcda:	2300      	movs	r3, #0
}
 800bcdc:	0018      	movs	r0, r3
 800bcde:	46bd      	mov	sp, r7
 800bce0:	b004      	add	sp, #16
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b082      	sub	sp, #8
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bcec:	687a      	ldr	r2, [r7, #4]
 800bcee:	23a5      	movs	r3, #165	; 0xa5
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	2104      	movs	r1, #4
 800bcf4:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	2100      	movs	r1, #0
 800bcfe:	f000 fca8 	bl	800c652 <USBD_LL_Transmit>

  return USBD_OK;
 800bd02:	2300      	movs	r3, #0
}
 800bd04:	0018      	movs	r0, r3
 800bd06:	46bd      	mov	sp, r7
 800bd08:	b002      	add	sp, #8
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	23a5      	movs	r3, #165	; 0xa5
 800bd18:	009b      	lsls	r3, r3, #2
 800bd1a:	2105      	movs	r1, #5
 800bd1c:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	2300      	movs	r3, #0
 800bd22:	2200      	movs	r2, #0
 800bd24:	2100      	movs	r1, #0
 800bd26:	f000 fccb 	bl	800c6c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bd2a:	2300      	movs	r3, #0
}
 800bd2c:	0018      	movs	r0, r3
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	b002      	add	sp, #8
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bd38:	4914      	ldr	r1, [pc, #80]	; (800bd8c <MX_USB_DEVICE_Init+0x58>)
 800bd3a:	4b15      	ldr	r3, [pc, #84]	; (800bd90 <MX_USB_DEVICE_Init+0x5c>)
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	0018      	movs	r0, r3
 800bd40:	f7fe fdea 	bl	800a918 <USBD_Init>
 800bd44:	1e03      	subs	r3, r0, #0
 800bd46:	d001      	beq.n	800bd4c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bd48:	f7f5 fca4 	bl	8001694 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bd4c:	4a11      	ldr	r2, [pc, #68]	; (800bd94 <MX_USB_DEVICE_Init+0x60>)
 800bd4e:	4b10      	ldr	r3, [pc, #64]	; (800bd90 <MX_USB_DEVICE_Init+0x5c>)
 800bd50:	0011      	movs	r1, r2
 800bd52:	0018      	movs	r0, r3
 800bd54:	f7fe fe11 	bl	800a97a <USBD_RegisterClass>
 800bd58:	1e03      	subs	r3, r0, #0
 800bd5a:	d001      	beq.n	800bd60 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800bd5c:	f7f5 fc9a 	bl	8001694 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bd60:	4a0d      	ldr	r2, [pc, #52]	; (800bd98 <MX_USB_DEVICE_Init+0x64>)
 800bd62:	4b0b      	ldr	r3, [pc, #44]	; (800bd90 <MX_USB_DEVICE_Init+0x5c>)
 800bd64:	0011      	movs	r1, r2
 800bd66:	0018      	movs	r0, r3
 800bd68:	f7fe fd26 	bl	800a7b8 <USBD_CDC_RegisterInterface>
 800bd6c:	1e03      	subs	r3, r0, #0
 800bd6e:	d001      	beq.n	800bd74 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800bd70:	f7f5 fc90 	bl	8001694 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bd74:	4b06      	ldr	r3, [pc, #24]	; (800bd90 <MX_USB_DEVICE_Init+0x5c>)
 800bd76:	0018      	movs	r0, r3
 800bd78:	f7fe fe1f 	bl	800a9ba <USBD_Start>
 800bd7c:	1e03      	subs	r3, r0, #0
 800bd7e:	d001      	beq.n	800bd84 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800bd80:	f7f5 fc88 	bl	8001694 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bd84:	46c0      	nop			; (mov r8, r8)
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	46c0      	nop			; (mov r8, r8)
 800bd8c:	2000012c 	.word	0x2000012c
 800bd90:	200006d8 	.word	0x200006d8
 800bd94:	20000018 	.word	0x20000018
 800bd98:	2000011c 	.word	0x2000011c

0800bd9c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bda0:	4907      	ldr	r1, [pc, #28]	; (800bdc0 <CDC_Init_FS+0x24>)
 800bda2:	4b08      	ldr	r3, [pc, #32]	; (800bdc4 <CDC_Init_FS+0x28>)
 800bda4:	2200      	movs	r2, #0
 800bda6:	0018      	movs	r0, r3
 800bda8:	f7fe fd21 	bl	800a7ee <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bdac:	4a06      	ldr	r2, [pc, #24]	; (800bdc8 <CDC_Init_FS+0x2c>)
 800bdae:	4b05      	ldr	r3, [pc, #20]	; (800bdc4 <CDC_Init_FS+0x28>)
 800bdb0:	0011      	movs	r1, r2
 800bdb2:	0018      	movs	r0, r3
 800bdb4:	f7fe fd37 	bl	800a826 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bdb8:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bdba:	0018      	movs	r0, r3
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}
 800bdc0:	20000d84 	.word	0x20000d84
 800bdc4:	200006d8 	.word	0x200006d8
 800bdc8:	2000099c 	.word	0x2000099c

0800bdcc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bdd0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bdd2:	0018      	movs	r0, r3
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b082      	sub	sp, #8
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6039      	str	r1, [r7, #0]
 800bde0:	0011      	movs	r1, r2
 800bde2:	1dfb      	adds	r3, r7, #7
 800bde4:	1c02      	adds	r2, r0, #0
 800bde6:	701a      	strb	r2, [r3, #0]
 800bde8:	1d3b      	adds	r3, r7, #4
 800bdea:	1c0a      	adds	r2, r1, #0
 800bdec:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bdee:	1dfb      	adds	r3, r7, #7
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	2b23      	cmp	r3, #35	; 0x23
 800bdf4:	d804      	bhi.n	800be00 <CDC_Control_FS+0x28>
 800bdf6:	009a      	lsls	r2, r3, #2
 800bdf8:	4b04      	ldr	r3, [pc, #16]	; (800be0c <CDC_Control_FS+0x34>)
 800bdfa:	18d3      	adds	r3, r2, r3
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800be00:	46c0      	nop			; (mov r8, r8)
  }

  return (USBD_OK);
 800be02:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800be04:	0018      	movs	r0, r3
 800be06:	46bd      	mov	sp, r7
 800be08:	b002      	add	sp, #8
 800be0a:	bd80      	pop	{r7, pc}
 800be0c:	0800d2b8 	.word	0x0800d2b8

0800be10 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800be10:	b590      	push	{r4, r7, lr}
 800be12:	b085      	sub	sp, #20
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  flags.data_received = 1;
 800be1a:	4b18      	ldr	r3, [pc, #96]	; (800be7c <CDC_Receive_FS+0x6c>)
 800be1c:	7a1a      	ldrb	r2, [r3, #8]
 800be1e:	2101      	movs	r1, #1
 800be20:	430a      	orrs	r2, r1
 800be22:	721a      	strb	r2, [r3, #8]

  for(uint8_t i = 0; i < *Len; i++)
 800be24:	230f      	movs	r3, #15
 800be26:	18fb      	adds	r3, r7, r3
 800be28:	2200      	movs	r2, #0
 800be2a:	701a      	strb	r2, [r3, #0]
 800be2c:	e00f      	b.n	800be4e <CDC_Receive_FS+0x3e>
  {
	  push(USB_Rx_Buffer, Buf[i]);
 800be2e:	4b14      	ldr	r3, [pc, #80]	; (800be80 <CDC_Receive_FS+0x70>)
 800be30:	6818      	ldr	r0, [r3, #0]
 800be32:	240f      	movs	r4, #15
 800be34:	193b      	adds	r3, r7, r4
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	687a      	ldr	r2, [r7, #4]
 800be3a:	18d3      	adds	r3, r2, r3
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	0019      	movs	r1, r3
 800be40:	f7f5 fc62 	bl	8001708 <push>
  for(uint8_t i = 0; i < *Len; i++)
 800be44:	193b      	adds	r3, r7, r4
 800be46:	781a      	ldrb	r2, [r3, #0]
 800be48:	193b      	adds	r3, r7, r4
 800be4a:	3201      	adds	r2, #1
 800be4c:	701a      	strb	r2, [r3, #0]
 800be4e:	230f      	movs	r3, #15
 800be50:	18fb      	adds	r3, r7, r3
 800be52:	781a      	ldrb	r2, [r3, #0]
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	429a      	cmp	r2, r3
 800be5a:	d3e8      	bcc.n	800be2e <CDC_Receive_FS+0x1e>
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800be5c:	687a      	ldr	r2, [r7, #4]
 800be5e:	4b09      	ldr	r3, [pc, #36]	; (800be84 <CDC_Receive_FS+0x74>)
 800be60:	0011      	movs	r1, r2
 800be62:	0018      	movs	r0, r3
 800be64:	f7fe fcdf 	bl	800a826 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800be68:	4b06      	ldr	r3, [pc, #24]	; (800be84 <CDC_Receive_FS+0x74>)
 800be6a:	0018      	movs	r0, r3
 800be6c:	f7fe fd26 	bl	800a8bc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800be70:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800be72:	0018      	movs	r0, r3
 800be74:	46bd      	mov	sp, r7
 800be76:	b005      	add	sp, #20
 800be78:	bd90      	pop	{r4, r7, pc}
 800be7a:	46c0      	nop			; (mov r8, r8)
 800be7c:	20000620 	.word	0x20000620
 800be80:	2000116c 	.word	0x2000116c
 800be84:	200006d8 	.word	0x200006d8

0800be88 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800be88:	b5b0      	push	{r4, r5, r7, lr}
 800be8a:	b084      	sub	sp, #16
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
 800be90:	000a      	movs	r2, r1
 800be92:	1cbb      	adds	r3, r7, #2
 800be94:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800be96:	230f      	movs	r3, #15
 800be98:	18fb      	adds	r3, r7, r3
 800be9a:	2200      	movs	r2, #0
 800be9c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800be9e:	4a11      	ldr	r2, [pc, #68]	; (800bee4 <CDC_Transmit_FS+0x5c>)
 800bea0:	23ae      	movs	r3, #174	; 0xae
 800bea2:	009b      	lsls	r3, r3, #2
 800bea4:	58d3      	ldr	r3, [r2, r3]
 800bea6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bea8:	68ba      	ldr	r2, [r7, #8]
 800beaa:	2385      	movs	r3, #133	; 0x85
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	58d3      	ldr	r3, [r2, r3]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d001      	beq.n	800beb8 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e010      	b.n	800beda <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800beb8:	1cbb      	adds	r3, r7, #2
 800beba:	881a      	ldrh	r2, [r3, #0]
 800bebc:	6879      	ldr	r1, [r7, #4]
 800bebe:	4b09      	ldr	r3, [pc, #36]	; (800bee4 <CDC_Transmit_FS+0x5c>)
 800bec0:	0018      	movs	r0, r3
 800bec2:	f7fe fc94 	bl	800a7ee <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bec6:	250f      	movs	r5, #15
 800bec8:	197c      	adds	r4, r7, r5
 800beca:	4b06      	ldr	r3, [pc, #24]	; (800bee4 <CDC_Transmit_FS+0x5c>)
 800becc:	0018      	movs	r0, r3
 800bece:	f7fe fcbe 	bl	800a84e <USBD_CDC_TransmitPacket>
 800bed2:	0003      	movs	r3, r0
 800bed4:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800bed6:	197b      	adds	r3, r7, r5
 800bed8:	781b      	ldrb	r3, [r3, #0]
}
 800beda:	0018      	movs	r0, r3
 800bedc:	46bd      	mov	sp, r7
 800bede:	b004      	add	sp, #16
 800bee0:	bdb0      	pop	{r4, r5, r7, pc}
 800bee2:	46c0      	nop			; (mov r8, r8)
 800bee4:	200006d8 	.word	0x200006d8

0800bee8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b082      	sub	sp, #8
 800beec:	af00      	add	r7, sp, #0
 800beee:	0002      	movs	r2, r0
 800bef0:	6039      	str	r1, [r7, #0]
 800bef2:	1dfb      	adds	r3, r7, #7
 800bef4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	2212      	movs	r2, #18
 800befa:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800befc:	4b02      	ldr	r3, [pc, #8]	; (800bf08 <USBD_FS_DeviceDescriptor+0x20>)
}
 800befe:	0018      	movs	r0, r3
 800bf00:	46bd      	mov	sp, r7
 800bf02:	b002      	add	sp, #8
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	46c0      	nop			; (mov r8, r8)
 800bf08:	20000148 	.word	0x20000148

0800bf0c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b082      	sub	sp, #8
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	0002      	movs	r2, r0
 800bf14:	6039      	str	r1, [r7, #0]
 800bf16:	1dfb      	adds	r3, r7, #7
 800bf18:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	2204      	movs	r2, #4
 800bf1e:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bf20:	4b02      	ldr	r3, [pc, #8]	; (800bf2c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bf22:	0018      	movs	r0, r3
 800bf24:	46bd      	mov	sp, r7
 800bf26:	b002      	add	sp, #8
 800bf28:	bd80      	pop	{r7, pc}
 800bf2a:	46c0      	nop			; (mov r8, r8)
 800bf2c:	2000015c 	.word	0x2000015c

0800bf30 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	0002      	movs	r2, r0
 800bf38:	6039      	str	r1, [r7, #0]
 800bf3a:	1dfb      	adds	r3, r7, #7
 800bf3c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800bf3e:	1dfb      	adds	r3, r7, #7
 800bf40:	781b      	ldrb	r3, [r3, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d106      	bne.n	800bf54 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bf46:	683a      	ldr	r2, [r7, #0]
 800bf48:	4908      	ldr	r1, [pc, #32]	; (800bf6c <USBD_FS_ProductStrDescriptor+0x3c>)
 800bf4a:	4b09      	ldr	r3, [pc, #36]	; (800bf70 <USBD_FS_ProductStrDescriptor+0x40>)
 800bf4c:	0018      	movs	r0, r3
 800bf4e:	f7ff fdf4 	bl	800bb3a <USBD_GetString>
 800bf52:	e005      	b.n	800bf60 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bf54:	683a      	ldr	r2, [r7, #0]
 800bf56:	4905      	ldr	r1, [pc, #20]	; (800bf6c <USBD_FS_ProductStrDescriptor+0x3c>)
 800bf58:	4b05      	ldr	r3, [pc, #20]	; (800bf70 <USBD_FS_ProductStrDescriptor+0x40>)
 800bf5a:	0018      	movs	r0, r3
 800bf5c:	f7ff fded 	bl	800bb3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf60:	4b02      	ldr	r3, [pc, #8]	; (800bf6c <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800bf62:	0018      	movs	r0, r3
 800bf64:	46bd      	mov	sp, r7
 800bf66:	b002      	add	sp, #8
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	46c0      	nop			; (mov r8, r8)
 800bf6c:	20001170 	.word	0x20001170
 800bf70:	0800d164 	.word	0x0800d164

0800bf74 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b082      	sub	sp, #8
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	0002      	movs	r2, r0
 800bf7c:	6039      	str	r1, [r7, #0]
 800bf7e:	1dfb      	adds	r3, r7, #7
 800bf80:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bf82:	683a      	ldr	r2, [r7, #0]
 800bf84:	4904      	ldr	r1, [pc, #16]	; (800bf98 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bf86:	4b05      	ldr	r3, [pc, #20]	; (800bf9c <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800bf88:	0018      	movs	r0, r3
 800bf8a:	f7ff fdd6 	bl	800bb3a <USBD_GetString>
  return USBD_StrDesc;
 800bf8e:	4b02      	ldr	r3, [pc, #8]	; (800bf98 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800bf90:	0018      	movs	r0, r3
 800bf92:	46bd      	mov	sp, r7
 800bf94:	b002      	add	sp, #8
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	20001170 	.word	0x20001170
 800bf9c:	0800d17c 	.word	0x0800d17c

0800bfa0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b082      	sub	sp, #8
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	0002      	movs	r2, r0
 800bfa8:	6039      	str	r1, [r7, #0]
 800bfaa:	1dfb      	adds	r3, r7, #7
 800bfac:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	221a      	movs	r2, #26
 800bfb2:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bfb4:	f000 f84c 	bl	800c050 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bfb8:	4b02      	ldr	r3, [pc, #8]	; (800bfc4 <USBD_FS_SerialStrDescriptor+0x24>)
}
 800bfba:	0018      	movs	r0, r3
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	b002      	add	sp, #8
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	46c0      	nop			; (mov r8, r8)
 800bfc4:	20000160 	.word	0x20000160

0800bfc8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b082      	sub	sp, #8
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	0002      	movs	r2, r0
 800bfd0:	6039      	str	r1, [r7, #0]
 800bfd2:	1dfb      	adds	r3, r7, #7
 800bfd4:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800bfd6:	1dfb      	adds	r3, r7, #7
 800bfd8:	781b      	ldrb	r3, [r3, #0]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d106      	bne.n	800bfec <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bfde:	683a      	ldr	r2, [r7, #0]
 800bfe0:	4908      	ldr	r1, [pc, #32]	; (800c004 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800bfe2:	4b09      	ldr	r3, [pc, #36]	; (800c008 <USBD_FS_ConfigStrDescriptor+0x40>)
 800bfe4:	0018      	movs	r0, r3
 800bfe6:	f7ff fda8 	bl	800bb3a <USBD_GetString>
 800bfea:	e005      	b.n	800bff8 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bfec:	683a      	ldr	r2, [r7, #0]
 800bfee:	4905      	ldr	r1, [pc, #20]	; (800c004 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800bff0:	4b05      	ldr	r3, [pc, #20]	; (800c008 <USBD_FS_ConfigStrDescriptor+0x40>)
 800bff2:	0018      	movs	r0, r3
 800bff4:	f7ff fda1 	bl	800bb3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800bff8:	4b02      	ldr	r3, [pc, #8]	; (800c004 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800bffa:	0018      	movs	r0, r3
 800bffc:	46bd      	mov	sp, r7
 800bffe:	b002      	add	sp, #8
 800c000:	bd80      	pop	{r7, pc}
 800c002:	46c0      	nop			; (mov r8, r8)
 800c004:	20001170 	.word	0x20001170
 800c008:	0800d190 	.word	0x0800d190

0800c00c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b082      	sub	sp, #8
 800c010:	af00      	add	r7, sp, #0
 800c012:	0002      	movs	r2, r0
 800c014:	6039      	str	r1, [r7, #0]
 800c016:	1dfb      	adds	r3, r7, #7
 800c018:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c01a:	1dfb      	adds	r3, r7, #7
 800c01c:	781b      	ldrb	r3, [r3, #0]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d106      	bne.n	800c030 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c022:	683a      	ldr	r2, [r7, #0]
 800c024:	4908      	ldr	r1, [pc, #32]	; (800c048 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800c026:	4b09      	ldr	r3, [pc, #36]	; (800c04c <USBD_FS_InterfaceStrDescriptor+0x40>)
 800c028:	0018      	movs	r0, r3
 800c02a:	f7ff fd86 	bl	800bb3a <USBD_GetString>
 800c02e:	e005      	b.n	800c03c <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c030:	683a      	ldr	r2, [r7, #0]
 800c032:	4905      	ldr	r1, [pc, #20]	; (800c048 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800c034:	4b05      	ldr	r3, [pc, #20]	; (800c04c <USBD_FS_InterfaceStrDescriptor+0x40>)
 800c036:	0018      	movs	r0, r3
 800c038:	f7ff fd7f 	bl	800bb3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c03c:	4b02      	ldr	r3, [pc, #8]	; (800c048 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800c03e:	0018      	movs	r0, r3
 800c040:	46bd      	mov	sp, r7
 800c042:	b002      	add	sp, #8
 800c044:	bd80      	pop	{r7, pc}
 800c046:	46c0      	nop			; (mov r8, r8)
 800c048:	20001170 	.word	0x20001170
 800c04c:	0800d19c 	.word	0x0800d19c

0800c050 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c056:	4b10      	ldr	r3, [pc, #64]	; (800c098 <Get_SerialNum+0x48>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c05c:	4b0f      	ldr	r3, [pc, #60]	; (800c09c <Get_SerialNum+0x4c>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c062:	4b0f      	ldr	r3, [pc, #60]	; (800c0a0 <Get_SerialNum+0x50>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	18d3      	adds	r3, r2, r3
 800c06e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d00b      	beq.n	800c08e <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c076:	490b      	ldr	r1, [pc, #44]	; (800c0a4 <Get_SerialNum+0x54>)
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2208      	movs	r2, #8
 800c07c:	0018      	movs	r0, r3
 800c07e:	f000 f815 	bl	800c0ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c082:	4909      	ldr	r1, [pc, #36]	; (800c0a8 <Get_SerialNum+0x58>)
 800c084:	68bb      	ldr	r3, [r7, #8]
 800c086:	2204      	movs	r2, #4
 800c088:	0018      	movs	r0, r3
 800c08a:	f000 f80f 	bl	800c0ac <IntToUnicode>
  }
}
 800c08e:	46c0      	nop			; (mov r8, r8)
 800c090:	46bd      	mov	sp, r7
 800c092:	b004      	add	sp, #16
 800c094:	bd80      	pop	{r7, pc}
 800c096:	46c0      	nop			; (mov r8, r8)
 800c098:	1ffff7ac 	.word	0x1ffff7ac
 800c09c:	1ffff7b0 	.word	0x1ffff7b0
 800c0a0:	1ffff7b4 	.word	0x1ffff7b4
 800c0a4:	20000162 	.word	0x20000162
 800c0a8:	20000172 	.word	0x20000172

0800c0ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b086      	sub	sp, #24
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	60f8      	str	r0, [r7, #12]
 800c0b4:	60b9      	str	r1, [r7, #8]
 800c0b6:	1dfb      	adds	r3, r7, #7
 800c0b8:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800c0ba:	2117      	movs	r1, #23
 800c0bc:	187b      	adds	r3, r7, r1
 800c0be:	2200      	movs	r2, #0
 800c0c0:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800c0c2:	187b      	adds	r3, r7, r1
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	701a      	strb	r2, [r3, #0]
 800c0c8:	e02f      	b.n	800c12a <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	0f1b      	lsrs	r3, r3, #28
 800c0ce:	2b09      	cmp	r3, #9
 800c0d0:	d80d      	bhi.n	800c0ee <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	0f1b      	lsrs	r3, r3, #28
 800c0d6:	b2da      	uxtb	r2, r3
 800c0d8:	2317      	movs	r3, #23
 800c0da:	18fb      	adds	r3, r7, r3
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	005b      	lsls	r3, r3, #1
 800c0e0:	0019      	movs	r1, r3
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	185b      	adds	r3, r3, r1
 800c0e6:	3230      	adds	r2, #48	; 0x30
 800c0e8:	b2d2      	uxtb	r2, r2
 800c0ea:	701a      	strb	r2, [r3, #0]
 800c0ec:	e00c      	b.n	800c108 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	0f1b      	lsrs	r3, r3, #28
 800c0f2:	b2da      	uxtb	r2, r3
 800c0f4:	2317      	movs	r3, #23
 800c0f6:	18fb      	adds	r3, r7, r3
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	005b      	lsls	r3, r3, #1
 800c0fc:	0019      	movs	r1, r3
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	185b      	adds	r3, r3, r1
 800c102:	3237      	adds	r2, #55	; 0x37
 800c104:	b2d2      	uxtb	r2, r2
 800c106:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	011b      	lsls	r3, r3, #4
 800c10c:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c10e:	2117      	movs	r1, #23
 800c110:	187b      	adds	r3, r7, r1
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	005b      	lsls	r3, r3, #1
 800c116:	3301      	adds	r3, #1
 800c118:	68ba      	ldr	r2, [r7, #8]
 800c11a:	18d3      	adds	r3, r2, r3
 800c11c:	2200      	movs	r2, #0
 800c11e:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c120:	187b      	adds	r3, r7, r1
 800c122:	781a      	ldrb	r2, [r3, #0]
 800c124:	187b      	adds	r3, r7, r1
 800c126:	3201      	adds	r2, #1
 800c128:	701a      	strb	r2, [r3, #0]
 800c12a:	2317      	movs	r3, #23
 800c12c:	18fa      	adds	r2, r7, r3
 800c12e:	1dfb      	adds	r3, r7, #7
 800c130:	7812      	ldrb	r2, [r2, #0]
 800c132:	781b      	ldrb	r3, [r3, #0]
 800c134:	429a      	cmp	r2, r3
 800c136:	d3c8      	bcc.n	800c0ca <IntToUnicode+0x1e>
  }
}
 800c138:	46c0      	nop			; (mov r8, r8)
 800c13a:	46c0      	nop			; (mov r8, r8)
 800c13c:	46bd      	mov	sp, r7
 800c13e:	b006      	add	sp, #24
 800c140:	bd80      	pop	{r7, pc}
	...

0800c144 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b084      	sub	sp, #16
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4a0e      	ldr	r2, [pc, #56]	; (800c18c <HAL_PCD_MspInit+0x48>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d115      	bne.n	800c182 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c156:	4b0e      	ldr	r3, [pc, #56]	; (800c190 <HAL_PCD_MspInit+0x4c>)
 800c158:	69da      	ldr	r2, [r3, #28]
 800c15a:	4b0d      	ldr	r3, [pc, #52]	; (800c190 <HAL_PCD_MspInit+0x4c>)
 800c15c:	2180      	movs	r1, #128	; 0x80
 800c15e:	0409      	lsls	r1, r1, #16
 800c160:	430a      	orrs	r2, r1
 800c162:	61da      	str	r2, [r3, #28]
 800c164:	4b0a      	ldr	r3, [pc, #40]	; (800c190 <HAL_PCD_MspInit+0x4c>)
 800c166:	69da      	ldr	r2, [r3, #28]
 800c168:	2380      	movs	r3, #128	; 0x80
 800c16a:	041b      	lsls	r3, r3, #16
 800c16c:	4013      	ands	r3, r2
 800c16e:	60fb      	str	r3, [r7, #12]
 800c170:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800c172:	2200      	movs	r2, #0
 800c174:	2100      	movs	r1, #0
 800c176:	201f      	movs	r0, #31
 800c178:	f7f6 fe2a 	bl	8002dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800c17c:	201f      	movs	r0, #31
 800c17e:	f7f6 fe3c 	bl	8002dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c182:	46c0      	nop			; (mov r8, r8)
 800c184:	46bd      	mov	sp, r7
 800c186:	b004      	add	sp, #16
 800c188:	bd80      	pop	{r7, pc}
 800c18a:	46c0      	nop			; (mov r8, r8)
 800c18c:	40005c00 	.word	0x40005c00
 800c190:	40021000 	.word	0x40021000

0800c194 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c19c:	687a      	ldr	r2, [r7, #4]
 800c19e:	23bc      	movs	r3, #188	; 0xbc
 800c1a0:	009b      	lsls	r3, r3, #2
 800c1a2:	58d2      	ldr	r2, [r2, r3]
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	21ac      	movs	r1, #172	; 0xac
 800c1a8:	0089      	lsls	r1, r1, #2
 800c1aa:	468c      	mov	ip, r1
 800c1ac:	4463      	add	r3, ip
 800c1ae:	0019      	movs	r1, r3
 800c1b0:	0010      	movs	r0, r2
 800c1b2:	f7fe fc55 	bl	800aa60 <USBD_LL_SetupStage>
}
 800c1b6:	46c0      	nop			; (mov r8, r8)
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	b002      	add	sp, #8
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1be:	b590      	push	{r4, r7, lr}
 800c1c0:	b083      	sub	sp, #12
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
 800c1c6:	000a      	movs	r2, r1
 800c1c8:	1cfb      	adds	r3, r7, #3
 800c1ca:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	23bc      	movs	r3, #188	; 0xbc
 800c1d0:	009b      	lsls	r3, r3, #2
 800c1d2:	58d4      	ldr	r4, [r2, r3]
 800c1d4:	1cfb      	adds	r3, r7, #3
 800c1d6:	781a      	ldrb	r2, [r3, #0]
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	23be      	movs	r3, #190	; 0xbe
 800c1dc:	0059      	lsls	r1, r3, #1
 800c1de:	0013      	movs	r3, r2
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	189b      	adds	r3, r3, r2
 800c1e4:	00db      	lsls	r3, r3, #3
 800c1e6:	18c3      	adds	r3, r0, r3
 800c1e8:	185b      	adds	r3, r3, r1
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	1cfb      	adds	r3, r7, #3
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	0019      	movs	r1, r3
 800c1f2:	0020      	movs	r0, r4
 800c1f4:	f7fe fc92 	bl	800ab1c <USBD_LL_DataOutStage>
}
 800c1f8:	46c0      	nop			; (mov r8, r8)
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	b003      	add	sp, #12
 800c1fe:	bd90      	pop	{r4, r7, pc}

0800c200 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b082      	sub	sp, #8
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
 800c208:	000a      	movs	r2, r1
 800c20a:	1cfb      	adds	r3, r7, #3
 800c20c:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c20e:	687a      	ldr	r2, [r7, #4]
 800c210:	23bc      	movs	r3, #188	; 0xbc
 800c212:	009b      	lsls	r3, r3, #2
 800c214:	58d0      	ldr	r0, [r2, r3]
 800c216:	1cfb      	adds	r3, r7, #3
 800c218:	781a      	ldrb	r2, [r3, #0]
 800c21a:	6879      	ldr	r1, [r7, #4]
 800c21c:	0013      	movs	r3, r2
 800c21e:	009b      	lsls	r3, r3, #2
 800c220:	189b      	adds	r3, r3, r2
 800c222:	00db      	lsls	r3, r3, #3
 800c224:	18cb      	adds	r3, r1, r3
 800c226:	333c      	adds	r3, #60	; 0x3c
 800c228:	681a      	ldr	r2, [r3, #0]
 800c22a:	1cfb      	adds	r3, r7, #3
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	0019      	movs	r1, r3
 800c230:	f7fe fcf6 	bl	800ac20 <USBD_LL_DataInStage>
}
 800c234:	46c0      	nop			; (mov r8, r8)
 800c236:	46bd      	mov	sp, r7
 800c238:	b002      	add	sp, #8
 800c23a:	bd80      	pop	{r7, pc}

0800c23c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b082      	sub	sp, #8
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	23bc      	movs	r3, #188	; 0xbc
 800c248:	009b      	lsls	r3, r3, #2
 800c24a:	58d3      	ldr	r3, [r2, r3]
 800c24c:	0018      	movs	r0, r3
 800c24e:	f7fe fe2d 	bl	800aeac <USBD_LL_SOF>
}
 800c252:	46c0      	nop			; (mov r8, r8)
 800c254:	46bd      	mov	sp, r7
 800c256:	b002      	add	sp, #8
 800c258:	bd80      	pop	{r7, pc}

0800c25a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b084      	sub	sp, #16
 800c25e:	af00      	add	r7, sp, #0
 800c260:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c262:	230f      	movs	r3, #15
 800c264:	18fb      	adds	r3, r7, r3
 800c266:	2201      	movs	r2, #1
 800c268:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	689b      	ldr	r3, [r3, #8]
 800c26e:	2b02      	cmp	r3, #2
 800c270:	d001      	beq.n	800c276 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c272:	f7f5 fa0f 	bl	8001694 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c276:	687a      	ldr	r2, [r7, #4]
 800c278:	23bc      	movs	r3, #188	; 0xbc
 800c27a:	009b      	lsls	r3, r3, #2
 800c27c:	58d2      	ldr	r2, [r2, r3]
 800c27e:	230f      	movs	r3, #15
 800c280:	18fb      	adds	r3, r7, r3
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	0019      	movs	r1, r3
 800c286:	0010      	movs	r0, r2
 800c288:	f7fe fdcf 	bl	800ae2a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	23bc      	movs	r3, #188	; 0xbc
 800c290:	009b      	lsls	r3, r3, #2
 800c292:	58d3      	ldr	r3, [r2, r3]
 800c294:	0018      	movs	r0, r3
 800c296:	f7fe fd80 	bl	800ad9a <USBD_LL_Reset>
}
 800c29a:	46c0      	nop			; (mov r8, r8)
 800c29c:	46bd      	mov	sp, r7
 800c29e:	b004      	add	sp, #16
 800c2a0:	bd80      	pop	{r7, pc}
	...

0800c2a4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b082      	sub	sp, #8
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c2ac:	687a      	ldr	r2, [r7, #4]
 800c2ae:	23bc      	movs	r3, #188	; 0xbc
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	58d3      	ldr	r3, [r2, r3]
 800c2b4:	0018      	movs	r0, r3
 800c2b6:	f7fe fdc9 	bl	800ae4c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	699b      	ldr	r3, [r3, #24]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d005      	beq.n	800c2ce <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c2c2:	4b05      	ldr	r3, [pc, #20]	; (800c2d8 <HAL_PCD_SuspendCallback+0x34>)
 800c2c4:	691a      	ldr	r2, [r3, #16]
 800c2c6:	4b04      	ldr	r3, [pc, #16]	; (800c2d8 <HAL_PCD_SuspendCallback+0x34>)
 800c2c8:	2106      	movs	r1, #6
 800c2ca:	430a      	orrs	r2, r1
 800c2cc:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800c2ce:	46c0      	nop			; (mov r8, r8)
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	b002      	add	sp, #8
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	46c0      	nop			; (mov r8, r8)
 800c2d8:	e000ed00 	.word	0xe000ed00

0800c2dc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	699b      	ldr	r3, [r3, #24]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d007      	beq.n	800c2fc <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c2ec:	4b09      	ldr	r3, [pc, #36]	; (800c314 <HAL_PCD_ResumeCallback+0x38>)
 800c2ee:	691a      	ldr	r2, [r3, #16]
 800c2f0:	4b08      	ldr	r3, [pc, #32]	; (800c314 <HAL_PCD_ResumeCallback+0x38>)
 800c2f2:	2106      	movs	r1, #6
 800c2f4:	438a      	bics	r2, r1
 800c2f6:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c2f8:	f000 fa44 	bl	800c784 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	23bc      	movs	r3, #188	; 0xbc
 800c300:	009b      	lsls	r3, r3, #2
 800c302:	58d3      	ldr	r3, [r2, r3]
 800c304:	0018      	movs	r0, r3
 800c306:	f7fe fdb9 	bl	800ae7c <USBD_LL_Resume>
}
 800c30a:	46c0      	nop			; (mov r8, r8)
 800c30c:	46bd      	mov	sp, r7
 800c30e:	b002      	add	sp, #8
 800c310:	bd80      	pop	{r7, pc}
 800c312:	46c0      	nop			; (mov r8, r8)
 800c314:	e000ed00 	.word	0xe000ed00

0800c318 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b082      	sub	sp, #8
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c320:	4a2d      	ldr	r2, [pc, #180]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c322:	23bc      	movs	r3, #188	; 0xbc
 800c324:	009b      	lsls	r3, r3, #2
 800c326:	6879      	ldr	r1, [r7, #4]
 800c328:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800c32a:	687a      	ldr	r2, [r7, #4]
 800c32c:	23b0      	movs	r3, #176	; 0xb0
 800c32e:	009b      	lsls	r3, r3, #2
 800c330:	4929      	ldr	r1, [pc, #164]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c332:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800c334:	4b28      	ldr	r3, [pc, #160]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c336:	4a29      	ldr	r2, [pc, #164]	; (800c3dc <USBD_LL_Init+0xc4>)
 800c338:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c33a:	4b27      	ldr	r3, [pc, #156]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c33c:	2208      	movs	r2, #8
 800c33e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c340:	4b25      	ldr	r3, [pc, #148]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c342:	2202      	movs	r2, #2
 800c344:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c346:	4b24      	ldr	r3, [pc, #144]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c348:	2202      	movs	r2, #2
 800c34a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c34c:	4b22      	ldr	r3, [pc, #136]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c34e:	2200      	movs	r2, #0
 800c350:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c352:	4b21      	ldr	r3, [pc, #132]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c354:	2200      	movs	r2, #0
 800c356:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c358:	4b1f      	ldr	r3, [pc, #124]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c35a:	2200      	movs	r2, #0
 800c35c:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c35e:	4b1e      	ldr	r3, [pc, #120]	; (800c3d8 <USBD_LL_Init+0xc0>)
 800c360:	0018      	movs	r0, r3
 800c362:	f7f7 f967 	bl	8003634 <HAL_PCD_Init>
 800c366:	1e03      	subs	r3, r0, #0
 800c368:	d001      	beq.n	800c36e <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800c36a:	f7f5 f993 	bl	8001694 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	23b0      	movs	r3, #176	; 0xb0
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	58d0      	ldr	r0, [r2, r3]
 800c376:	2318      	movs	r3, #24
 800c378:	2200      	movs	r2, #0
 800c37a:	2100      	movs	r1, #0
 800c37c:	f7f8 ff48 	bl	8005210 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c380:	687a      	ldr	r2, [r7, #4]
 800c382:	23b0      	movs	r3, #176	; 0xb0
 800c384:	009b      	lsls	r3, r3, #2
 800c386:	58d0      	ldr	r0, [r2, r3]
 800c388:	2358      	movs	r3, #88	; 0x58
 800c38a:	2200      	movs	r2, #0
 800c38c:	2180      	movs	r1, #128	; 0x80
 800c38e:	f7f8 ff3f 	bl	8005210 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	23b0      	movs	r3, #176	; 0xb0
 800c396:	009b      	lsls	r3, r3, #2
 800c398:	58d0      	ldr	r0, [r2, r3]
 800c39a:	23c0      	movs	r3, #192	; 0xc0
 800c39c:	2200      	movs	r2, #0
 800c39e:	2181      	movs	r1, #129	; 0x81
 800c3a0:	f7f8 ff36 	bl	8005210 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c3a4:	687a      	ldr	r2, [r7, #4]
 800c3a6:	23b0      	movs	r3, #176	; 0xb0
 800c3a8:	009b      	lsls	r3, r3, #2
 800c3aa:	58d0      	ldr	r0, [r2, r3]
 800c3ac:	2388      	movs	r3, #136	; 0x88
 800c3ae:	005b      	lsls	r3, r3, #1
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2101      	movs	r1, #1
 800c3b4:	f7f8 ff2c 	bl	8005210 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c3b8:	687a      	ldr	r2, [r7, #4]
 800c3ba:	23b0      	movs	r3, #176	; 0xb0
 800c3bc:	009b      	lsls	r3, r3, #2
 800c3be:	58d0      	ldr	r0, [r2, r3]
 800c3c0:	2380      	movs	r3, #128	; 0x80
 800c3c2:	005b      	lsls	r3, r3, #1
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	2182      	movs	r1, #130	; 0x82
 800c3c8:	f7f8 ff22 	bl	8005210 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c3cc:	2300      	movs	r3, #0
}
 800c3ce:	0018      	movs	r0, r3
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	b002      	add	sp, #8
 800c3d4:	bd80      	pop	{r7, pc}
 800c3d6:	46c0      	nop			; (mov r8, r8)
 800c3d8:	20001370 	.word	0x20001370
 800c3dc:	40005c00 	.word	0x40005c00

0800c3e0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3e2:	b085      	sub	sp, #20
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3e8:	210f      	movs	r1, #15
 800c3ea:	187b      	adds	r3, r7, r1
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3f0:	260e      	movs	r6, #14
 800c3f2:	19bb      	adds	r3, r7, r6
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	23b0      	movs	r3, #176	; 0xb0
 800c3fc:	009b      	lsls	r3, r3, #2
 800c3fe:	58d3      	ldr	r3, [r2, r3]
 800c400:	000d      	movs	r5, r1
 800c402:	187c      	adds	r4, r7, r1
 800c404:	0018      	movs	r0, r3
 800c406:	f7f7 fa25 	bl	8003854 <HAL_PCD_Start>
 800c40a:	0003      	movs	r3, r0
 800c40c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c40e:	19bc      	adds	r4, r7, r6
 800c410:	197b      	adds	r3, r7, r5
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	0018      	movs	r0, r3
 800c416:	f000 f9bc 	bl	800c792 <USBD_Get_USB_Status>
 800c41a:	0003      	movs	r3, r0
 800c41c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c41e:	19bb      	adds	r3, r7, r6
 800c420:	781b      	ldrb	r3, [r3, #0]
}
 800c422:	0018      	movs	r0, r3
 800c424:	46bd      	mov	sp, r7
 800c426:	b005      	add	sp, #20
 800c428:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c42a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c42a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c42c:	b085      	sub	sp, #20
 800c42e:	af00      	add	r7, sp, #0
 800c430:	6078      	str	r0, [r7, #4]
 800c432:	000c      	movs	r4, r1
 800c434:	0010      	movs	r0, r2
 800c436:	0019      	movs	r1, r3
 800c438:	1cfb      	adds	r3, r7, #3
 800c43a:	1c22      	adds	r2, r4, #0
 800c43c:	701a      	strb	r2, [r3, #0]
 800c43e:	1cbb      	adds	r3, r7, #2
 800c440:	1c02      	adds	r2, r0, #0
 800c442:	701a      	strb	r2, [r3, #0]
 800c444:	003b      	movs	r3, r7
 800c446:	1c0a      	adds	r2, r1, #0
 800c448:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c44a:	260f      	movs	r6, #15
 800c44c:	19bb      	adds	r3, r7, r6
 800c44e:	2200      	movs	r2, #0
 800c450:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c452:	250e      	movs	r5, #14
 800c454:	197b      	adds	r3, r7, r5
 800c456:	2200      	movs	r2, #0
 800c458:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	23b0      	movs	r3, #176	; 0xb0
 800c45e:	009b      	lsls	r3, r3, #2
 800c460:	58d0      	ldr	r0, [r2, r3]
 800c462:	19bc      	adds	r4, r7, r6
 800c464:	1cbb      	adds	r3, r7, #2
 800c466:	781d      	ldrb	r5, [r3, #0]
 800c468:	003b      	movs	r3, r7
 800c46a:	881a      	ldrh	r2, [r3, #0]
 800c46c:	1cfb      	adds	r3, r7, #3
 800c46e:	7819      	ldrb	r1, [r3, #0]
 800c470:	002b      	movs	r3, r5
 800c472:	f7f7 fbbc 	bl	8003bee <HAL_PCD_EP_Open>
 800c476:	0003      	movs	r3, r0
 800c478:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c47a:	250e      	movs	r5, #14
 800c47c:	197c      	adds	r4, r7, r5
 800c47e:	19bb      	adds	r3, r7, r6
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	0018      	movs	r0, r3
 800c484:	f000 f985 	bl	800c792 <USBD_Get_USB_Status>
 800c488:	0003      	movs	r3, r0
 800c48a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c48c:	197b      	adds	r3, r7, r5
 800c48e:	781b      	ldrb	r3, [r3, #0]
}
 800c490:	0018      	movs	r0, r3
 800c492:	46bd      	mov	sp, r7
 800c494:	b005      	add	sp, #20
 800c496:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c498 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c49a:	b085      	sub	sp, #20
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	000a      	movs	r2, r1
 800c4a2:	1cfb      	adds	r3, r7, #3
 800c4a4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4a6:	210f      	movs	r1, #15
 800c4a8:	187b      	adds	r3, r7, r1
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4ae:	260e      	movs	r6, #14
 800c4b0:	19bb      	adds	r3, r7, r6
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	23b0      	movs	r3, #176	; 0xb0
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	58d2      	ldr	r2, [r2, r3]
 800c4be:	000d      	movs	r5, r1
 800c4c0:	187c      	adds	r4, r7, r1
 800c4c2:	1cfb      	adds	r3, r7, #3
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	0019      	movs	r1, r3
 800c4c8:	0010      	movs	r0, r2
 800c4ca:	f7f7 fc08 	bl	8003cde <HAL_PCD_EP_Close>
 800c4ce:	0003      	movs	r3, r0
 800c4d0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4d2:	19bc      	adds	r4, r7, r6
 800c4d4:	197b      	adds	r3, r7, r5
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	0018      	movs	r0, r3
 800c4da:	f000 f95a 	bl	800c792 <USBD_Get_USB_Status>
 800c4de:	0003      	movs	r3, r0
 800c4e0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c4e2:	19bb      	adds	r3, r7, r6
 800c4e4:	781b      	ldrb	r3, [r3, #0]
}
 800c4e6:	0018      	movs	r0, r3
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	b005      	add	sp, #20
 800c4ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c4ee <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4f0:	b085      	sub	sp, #20
 800c4f2:	af00      	add	r7, sp, #0
 800c4f4:	6078      	str	r0, [r7, #4]
 800c4f6:	000a      	movs	r2, r1
 800c4f8:	1cfb      	adds	r3, r7, #3
 800c4fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4fc:	210f      	movs	r1, #15
 800c4fe:	187b      	adds	r3, r7, r1
 800c500:	2200      	movs	r2, #0
 800c502:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c504:	260e      	movs	r6, #14
 800c506:	19bb      	adds	r3, r7, r6
 800c508:	2200      	movs	r2, #0
 800c50a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c50c:	687a      	ldr	r2, [r7, #4]
 800c50e:	23b0      	movs	r3, #176	; 0xb0
 800c510:	009b      	lsls	r3, r3, #2
 800c512:	58d2      	ldr	r2, [r2, r3]
 800c514:	000d      	movs	r5, r1
 800c516:	187c      	adds	r4, r7, r1
 800c518:	1cfb      	adds	r3, r7, #3
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	0019      	movs	r1, r3
 800c51e:	0010      	movs	r0, r2
 800c520:	f7f7 fcd4 	bl	8003ecc <HAL_PCD_EP_SetStall>
 800c524:	0003      	movs	r3, r0
 800c526:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c528:	19bc      	adds	r4, r7, r6
 800c52a:	197b      	adds	r3, r7, r5
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	0018      	movs	r0, r3
 800c530:	f000 f92f 	bl	800c792 <USBD_Get_USB_Status>
 800c534:	0003      	movs	r3, r0
 800c536:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c538:	19bb      	adds	r3, r7, r6
 800c53a:	781b      	ldrb	r3, [r3, #0]
}
 800c53c:	0018      	movs	r0, r3
 800c53e:	46bd      	mov	sp, r7
 800c540:	b005      	add	sp, #20
 800c542:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c544 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c544:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c546:	b085      	sub	sp, #20
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	000a      	movs	r2, r1
 800c54e:	1cfb      	adds	r3, r7, #3
 800c550:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c552:	210f      	movs	r1, #15
 800c554:	187b      	adds	r3, r7, r1
 800c556:	2200      	movs	r2, #0
 800c558:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c55a:	260e      	movs	r6, #14
 800c55c:	19bb      	adds	r3, r7, r6
 800c55e:	2200      	movs	r2, #0
 800c560:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c562:	687a      	ldr	r2, [r7, #4]
 800c564:	23b0      	movs	r3, #176	; 0xb0
 800c566:	009b      	lsls	r3, r3, #2
 800c568:	58d2      	ldr	r2, [r2, r3]
 800c56a:	000d      	movs	r5, r1
 800c56c:	187c      	adds	r4, r7, r1
 800c56e:	1cfb      	adds	r3, r7, #3
 800c570:	781b      	ldrb	r3, [r3, #0]
 800c572:	0019      	movs	r1, r3
 800c574:	0010      	movs	r0, r2
 800c576:	f7f7 fd05 	bl	8003f84 <HAL_PCD_EP_ClrStall>
 800c57a:	0003      	movs	r3, r0
 800c57c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c57e:	19bc      	adds	r4, r7, r6
 800c580:	197b      	adds	r3, r7, r5
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	0018      	movs	r0, r3
 800c586:	f000 f904 	bl	800c792 <USBD_Get_USB_Status>
 800c58a:	0003      	movs	r3, r0
 800c58c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c58e:	19bb      	adds	r3, r7, r6
 800c590:	781b      	ldrb	r3, [r3, #0]
}
 800c592:	0018      	movs	r0, r3
 800c594:	46bd      	mov	sp, r7
 800c596:	b005      	add	sp, #20
 800c598:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c59a <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c59a:	b580      	push	{r7, lr}
 800c59c:	b084      	sub	sp, #16
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	6078      	str	r0, [r7, #4]
 800c5a2:	000a      	movs	r2, r1
 800c5a4:	1cfb      	adds	r3, r7, #3
 800c5a6:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c5a8:	687a      	ldr	r2, [r7, #4]
 800c5aa:	23b0      	movs	r3, #176	; 0xb0
 800c5ac:	009b      	lsls	r3, r3, #2
 800c5ae:	58d3      	ldr	r3, [r2, r3]
 800c5b0:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c5b2:	1cfb      	adds	r3, r7, #3
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	b25b      	sxtb	r3, r3
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	da0d      	bge.n	800c5d8 <USBD_LL_IsStallEP+0x3e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c5bc:	1cfb      	adds	r3, r7, #3
 800c5be:	781b      	ldrb	r3, [r3, #0]
 800c5c0:	227f      	movs	r2, #127	; 0x7f
 800c5c2:	4013      	ands	r3, r2
 800c5c4:	68f9      	ldr	r1, [r7, #12]
 800c5c6:	1c5a      	adds	r2, r3, #1
 800c5c8:	0013      	movs	r3, r2
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	189b      	adds	r3, r3, r2
 800c5ce:	00db      	lsls	r3, r3, #3
 800c5d0:	18cb      	adds	r3, r1, r3
 800c5d2:	3302      	adds	r3, #2
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	e00d      	b.n	800c5f4 <USBD_LL_IsStallEP+0x5a>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c5d8:	1cfb      	adds	r3, r7, #3
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	227f      	movs	r2, #127	; 0x7f
 800c5de:	401a      	ands	r2, r3
 800c5e0:	68f8      	ldr	r0, [r7, #12]
 800c5e2:	23b5      	movs	r3, #181	; 0xb5
 800c5e4:	0059      	lsls	r1, r3, #1
 800c5e6:	0013      	movs	r3, r2
 800c5e8:	009b      	lsls	r3, r3, #2
 800c5ea:	189b      	adds	r3, r3, r2
 800c5ec:	00db      	lsls	r3, r3, #3
 800c5ee:	18c3      	adds	r3, r0, r3
 800c5f0:	185b      	adds	r3, r3, r1
 800c5f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c5f4:	0018      	movs	r0, r3
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	b004      	add	sp, #16
 800c5fa:	bd80      	pop	{r7, pc}

0800c5fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c5fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5fe:	b085      	sub	sp, #20
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
 800c604:	000a      	movs	r2, r1
 800c606:	1cfb      	adds	r3, r7, #3
 800c608:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c60a:	210f      	movs	r1, #15
 800c60c:	187b      	adds	r3, r7, r1
 800c60e:	2200      	movs	r2, #0
 800c610:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c612:	260e      	movs	r6, #14
 800c614:	19bb      	adds	r3, r7, r6
 800c616:	2200      	movs	r2, #0
 800c618:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c61a:	687a      	ldr	r2, [r7, #4]
 800c61c:	23b0      	movs	r3, #176	; 0xb0
 800c61e:	009b      	lsls	r3, r3, #2
 800c620:	58d2      	ldr	r2, [r2, r3]
 800c622:	000d      	movs	r5, r1
 800c624:	187c      	adds	r4, r7, r1
 800c626:	1cfb      	adds	r3, r7, #3
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	0019      	movs	r1, r3
 800c62c:	0010      	movs	r0, r2
 800c62e:	f7f7 fab3 	bl	8003b98 <HAL_PCD_SetAddress>
 800c632:	0003      	movs	r3, r0
 800c634:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c636:	19bc      	adds	r4, r7, r6
 800c638:	197b      	adds	r3, r7, r5
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	0018      	movs	r0, r3
 800c63e:	f000 f8a8 	bl	800c792 <USBD_Get_USB_Status>
 800c642:	0003      	movs	r3, r0
 800c644:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c646:	19bb      	adds	r3, r7, r6
 800c648:	781b      	ldrb	r3, [r3, #0]
}
 800c64a:	0018      	movs	r0, r3
 800c64c:	46bd      	mov	sp, r7
 800c64e:	b005      	add	sp, #20
 800c650:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c652 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c652:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c654:	b087      	sub	sp, #28
 800c656:	af00      	add	r7, sp, #0
 800c658:	60f8      	str	r0, [r7, #12]
 800c65a:	0008      	movs	r0, r1
 800c65c:	607a      	str	r2, [r7, #4]
 800c65e:	0019      	movs	r1, r3
 800c660:	230b      	movs	r3, #11
 800c662:	18fb      	adds	r3, r7, r3
 800c664:	1c02      	adds	r2, r0, #0
 800c666:	701a      	strb	r2, [r3, #0]
 800c668:	2408      	movs	r4, #8
 800c66a:	193b      	adds	r3, r7, r4
 800c66c:	1c0a      	adds	r2, r1, #0
 800c66e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c670:	2117      	movs	r1, #23
 800c672:	187b      	adds	r3, r7, r1
 800c674:	2200      	movs	r2, #0
 800c676:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c678:	2516      	movs	r5, #22
 800c67a:	197b      	adds	r3, r7, r5
 800c67c:	2200      	movs	r2, #0
 800c67e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c680:	68fa      	ldr	r2, [r7, #12]
 800c682:	23b0      	movs	r3, #176	; 0xb0
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	58d0      	ldr	r0, [r2, r3]
 800c688:	193b      	adds	r3, r7, r4
 800c68a:	881d      	ldrh	r5, [r3, #0]
 800c68c:	000e      	movs	r6, r1
 800c68e:	187c      	adds	r4, r7, r1
 800c690:	687a      	ldr	r2, [r7, #4]
 800c692:	230b      	movs	r3, #11
 800c694:	18fb      	adds	r3, r7, r3
 800c696:	7819      	ldrb	r1, [r3, #0]
 800c698:	002b      	movs	r3, r5
 800c69a:	f7f7 fbce 	bl	8003e3a <HAL_PCD_EP_Transmit>
 800c69e:	0003      	movs	r3, r0
 800c6a0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6a2:	2516      	movs	r5, #22
 800c6a4:	197c      	adds	r4, r7, r5
 800c6a6:	19bb      	adds	r3, r7, r6
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	0018      	movs	r0, r3
 800c6ac:	f000 f871 	bl	800c792 <USBD_Get_USB_Status>
 800c6b0:	0003      	movs	r3, r0
 800c6b2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c6b4:	197b      	adds	r3, r7, r5
 800c6b6:	781b      	ldrb	r3, [r3, #0]
}
 800c6b8:	0018      	movs	r0, r3
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	b007      	add	sp, #28
 800c6be:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c6c0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c6c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6c2:	b087      	sub	sp, #28
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	0008      	movs	r0, r1
 800c6ca:	607a      	str	r2, [r7, #4]
 800c6cc:	0019      	movs	r1, r3
 800c6ce:	230b      	movs	r3, #11
 800c6d0:	18fb      	adds	r3, r7, r3
 800c6d2:	1c02      	adds	r2, r0, #0
 800c6d4:	701a      	strb	r2, [r3, #0]
 800c6d6:	2408      	movs	r4, #8
 800c6d8:	193b      	adds	r3, r7, r4
 800c6da:	1c0a      	adds	r2, r1, #0
 800c6dc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6de:	2117      	movs	r1, #23
 800c6e0:	187b      	adds	r3, r7, r1
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6e6:	2516      	movs	r5, #22
 800c6e8:	197b      	adds	r3, r7, r5
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c6ee:	68fa      	ldr	r2, [r7, #12]
 800c6f0:	23b0      	movs	r3, #176	; 0xb0
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	58d0      	ldr	r0, [r2, r3]
 800c6f6:	193b      	adds	r3, r7, r4
 800c6f8:	881d      	ldrh	r5, [r3, #0]
 800c6fa:	000e      	movs	r6, r1
 800c6fc:	187c      	adds	r4, r7, r1
 800c6fe:	687a      	ldr	r2, [r7, #4]
 800c700:	230b      	movs	r3, #11
 800c702:	18fb      	adds	r3, r7, r3
 800c704:	7819      	ldrb	r1, [r3, #0]
 800c706:	002b      	movs	r3, r5
 800c708:	f7f7 fb3a 	bl	8003d80 <HAL_PCD_EP_Receive>
 800c70c:	0003      	movs	r3, r0
 800c70e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c710:	2516      	movs	r5, #22
 800c712:	197c      	adds	r4, r7, r5
 800c714:	19bb      	adds	r3, r7, r6
 800c716:	781b      	ldrb	r3, [r3, #0]
 800c718:	0018      	movs	r0, r3
 800c71a:	f000 f83a 	bl	800c792 <USBD_Get_USB_Status>
 800c71e:	0003      	movs	r3, r0
 800c720:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c722:	197b      	adds	r3, r7, r5
 800c724:	781b      	ldrb	r3, [r3, #0]
}
 800c726:	0018      	movs	r0, r3
 800c728:	46bd      	mov	sp, r7
 800c72a:	b007      	add	sp, #28
 800c72c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c72e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c72e:	b580      	push	{r7, lr}
 800c730:	b082      	sub	sp, #8
 800c732:	af00      	add	r7, sp, #0
 800c734:	6078      	str	r0, [r7, #4]
 800c736:	000a      	movs	r2, r1
 800c738:	1cfb      	adds	r3, r7, #3
 800c73a:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c73c:	687a      	ldr	r2, [r7, #4]
 800c73e:	23b0      	movs	r3, #176	; 0xb0
 800c740:	009b      	lsls	r3, r3, #2
 800c742:	58d2      	ldr	r2, [r2, r3]
 800c744:	1cfb      	adds	r3, r7, #3
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	0019      	movs	r1, r3
 800c74a:	0010      	movs	r0, r2
 800c74c:	f7f7 fb5c 	bl	8003e08 <HAL_PCD_EP_GetRxCount>
 800c750:	0003      	movs	r3, r0
}
 800c752:	0018      	movs	r0, r3
 800c754:	46bd      	mov	sp, r7
 800c756:	b002      	add	sp, #8
 800c758:	bd80      	pop	{r7, pc}
	...

0800c75c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c764:	4b02      	ldr	r3, [pc, #8]	; (800c770 <USBD_static_malloc+0x14>)
}
 800c766:	0018      	movs	r0, r3
 800c768:	46bd      	mov	sp, r7
 800c76a:	b002      	add	sp, #8
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	46c0      	nop			; (mov r8, r8)
 800c770:	20000268 	.word	0x20000268

0800c774 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b082      	sub	sp, #8
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]

}
 800c77c:	46c0      	nop			; (mov r8, r8)
 800c77e:	46bd      	mov	sp, r7
 800c780:	b002      	add	sp, #8
 800c782:	bd80      	pop	{r7, pc}

0800c784 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c784:	b580      	push	{r7, lr}
 800c786:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c788:	f7f4 f8be 	bl	8000908 <SystemClock_Config>
}
 800c78c:	46c0      	nop			; (mov r8, r8)
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}

0800c792 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c792:	b580      	push	{r7, lr}
 800c794:	b084      	sub	sp, #16
 800c796:	af00      	add	r7, sp, #0
 800c798:	0002      	movs	r2, r0
 800c79a:	1dfb      	adds	r3, r7, #7
 800c79c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c79e:	230f      	movs	r3, #15
 800c7a0:	18fb      	adds	r3, r7, r3
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800c7a6:	1dfb      	adds	r3, r7, #7
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	2b03      	cmp	r3, #3
 800c7ac:	d017      	beq.n	800c7de <USBD_Get_USB_Status+0x4c>
 800c7ae:	dc1b      	bgt.n	800c7e8 <USBD_Get_USB_Status+0x56>
 800c7b0:	2b02      	cmp	r3, #2
 800c7b2:	d00f      	beq.n	800c7d4 <USBD_Get_USB_Status+0x42>
 800c7b4:	dc18      	bgt.n	800c7e8 <USBD_Get_USB_Status+0x56>
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d002      	beq.n	800c7c0 <USBD_Get_USB_Status+0x2e>
 800c7ba:	2b01      	cmp	r3, #1
 800c7bc:	d005      	beq.n	800c7ca <USBD_Get_USB_Status+0x38>
 800c7be:	e013      	b.n	800c7e8 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c7c0:	230f      	movs	r3, #15
 800c7c2:	18fb      	adds	r3, r7, r3
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	701a      	strb	r2, [r3, #0]
    break;
 800c7c8:	e013      	b.n	800c7f2 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c7ca:	230f      	movs	r3, #15
 800c7cc:	18fb      	adds	r3, r7, r3
 800c7ce:	2202      	movs	r2, #2
 800c7d0:	701a      	strb	r2, [r3, #0]
    break;
 800c7d2:	e00e      	b.n	800c7f2 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c7d4:	230f      	movs	r3, #15
 800c7d6:	18fb      	adds	r3, r7, r3
 800c7d8:	2201      	movs	r2, #1
 800c7da:	701a      	strb	r2, [r3, #0]
    break;
 800c7dc:	e009      	b.n	800c7f2 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c7de:	230f      	movs	r3, #15
 800c7e0:	18fb      	adds	r3, r7, r3
 800c7e2:	2202      	movs	r2, #2
 800c7e4:	701a      	strb	r2, [r3, #0]
    break;
 800c7e6:	e004      	b.n	800c7f2 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800c7e8:	230f      	movs	r3, #15
 800c7ea:	18fb      	adds	r3, r7, r3
 800c7ec:	2202      	movs	r2, #2
 800c7ee:	701a      	strb	r2, [r3, #0]
    break;
 800c7f0:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 800c7f2:	230f      	movs	r3, #15
 800c7f4:	18fb      	adds	r3, r7, r3
 800c7f6:	781b      	ldrb	r3, [r3, #0]
}
 800c7f8:	0018      	movs	r0, r3
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	b004      	add	sp, #16
 800c7fe:	bd80      	pop	{r7, pc}

0800c800 <__errno>:
 800c800:	4b01      	ldr	r3, [pc, #4]	; (800c808 <__errno+0x8>)
 800c802:	6818      	ldr	r0, [r3, #0]
 800c804:	4770      	bx	lr
 800c806:	46c0      	nop			; (mov r8, r8)
 800c808:	2000017c 	.word	0x2000017c

0800c80c <__libc_init_array>:
 800c80c:	b570      	push	{r4, r5, r6, lr}
 800c80e:	2600      	movs	r6, #0
 800c810:	4d0c      	ldr	r5, [pc, #48]	; (800c844 <__libc_init_array+0x38>)
 800c812:	4c0d      	ldr	r4, [pc, #52]	; (800c848 <__libc_init_array+0x3c>)
 800c814:	1b64      	subs	r4, r4, r5
 800c816:	10a4      	asrs	r4, r4, #2
 800c818:	42a6      	cmp	r6, r4
 800c81a:	d109      	bne.n	800c830 <__libc_init_array+0x24>
 800c81c:	2600      	movs	r6, #0
 800c81e:	f000 fc5b 	bl	800d0d8 <_init>
 800c822:	4d0a      	ldr	r5, [pc, #40]	; (800c84c <__libc_init_array+0x40>)
 800c824:	4c0a      	ldr	r4, [pc, #40]	; (800c850 <__libc_init_array+0x44>)
 800c826:	1b64      	subs	r4, r4, r5
 800c828:	10a4      	asrs	r4, r4, #2
 800c82a:	42a6      	cmp	r6, r4
 800c82c:	d105      	bne.n	800c83a <__libc_init_array+0x2e>
 800c82e:	bd70      	pop	{r4, r5, r6, pc}
 800c830:	00b3      	lsls	r3, r6, #2
 800c832:	58eb      	ldr	r3, [r5, r3]
 800c834:	4798      	blx	r3
 800c836:	3601      	adds	r6, #1
 800c838:	e7ee      	b.n	800c818 <__libc_init_array+0xc>
 800c83a:	00b3      	lsls	r3, r6, #2
 800c83c:	58eb      	ldr	r3, [r5, r3]
 800c83e:	4798      	blx	r3
 800c840:	3601      	adds	r6, #1
 800c842:	e7f2      	b.n	800c82a <__libc_init_array+0x1e>
 800c844:	0800d37c 	.word	0x0800d37c
 800c848:	0800d37c 	.word	0x0800d37c
 800c84c:	0800d37c 	.word	0x0800d37c
 800c850:	0800d380 	.word	0x0800d380

0800c854 <malloc>:
 800c854:	b510      	push	{r4, lr}
 800c856:	4b03      	ldr	r3, [pc, #12]	; (800c864 <malloc+0x10>)
 800c858:	0001      	movs	r1, r0
 800c85a:	6818      	ldr	r0, [r3, #0]
 800c85c:	f000 f860 	bl	800c920 <_malloc_r>
 800c860:	bd10      	pop	{r4, pc}
 800c862:	46c0      	nop			; (mov r8, r8)
 800c864:	2000017c 	.word	0x2000017c

0800c868 <free>:
 800c868:	b510      	push	{r4, lr}
 800c86a:	4b03      	ldr	r3, [pc, #12]	; (800c878 <free+0x10>)
 800c86c:	0001      	movs	r1, r0
 800c86e:	6818      	ldr	r0, [r3, #0]
 800c870:	f000 f80c 	bl	800c88c <_free_r>
 800c874:	bd10      	pop	{r4, pc}
 800c876:	46c0      	nop			; (mov r8, r8)
 800c878:	2000017c 	.word	0x2000017c

0800c87c <memset>:
 800c87c:	0003      	movs	r3, r0
 800c87e:	1882      	adds	r2, r0, r2
 800c880:	4293      	cmp	r3, r2
 800c882:	d100      	bne.n	800c886 <memset+0xa>
 800c884:	4770      	bx	lr
 800c886:	7019      	strb	r1, [r3, #0]
 800c888:	3301      	adds	r3, #1
 800c88a:	e7f9      	b.n	800c880 <memset+0x4>

0800c88c <_free_r>:
 800c88c:	b570      	push	{r4, r5, r6, lr}
 800c88e:	0005      	movs	r5, r0
 800c890:	2900      	cmp	r1, #0
 800c892:	d010      	beq.n	800c8b6 <_free_r+0x2a>
 800c894:	1f0c      	subs	r4, r1, #4
 800c896:	6823      	ldr	r3, [r4, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	da00      	bge.n	800c89e <_free_r+0x12>
 800c89c:	18e4      	adds	r4, r4, r3
 800c89e:	0028      	movs	r0, r5
 800c8a0:	f000 f8ce 	bl	800ca40 <__malloc_lock>
 800c8a4:	4a1d      	ldr	r2, [pc, #116]	; (800c91c <_free_r+0x90>)
 800c8a6:	6813      	ldr	r3, [r2, #0]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d105      	bne.n	800c8b8 <_free_r+0x2c>
 800c8ac:	6063      	str	r3, [r4, #4]
 800c8ae:	6014      	str	r4, [r2, #0]
 800c8b0:	0028      	movs	r0, r5
 800c8b2:	f000 f8cd 	bl	800ca50 <__malloc_unlock>
 800c8b6:	bd70      	pop	{r4, r5, r6, pc}
 800c8b8:	42a3      	cmp	r3, r4
 800c8ba:	d908      	bls.n	800c8ce <_free_r+0x42>
 800c8bc:	6821      	ldr	r1, [r4, #0]
 800c8be:	1860      	adds	r0, r4, r1
 800c8c0:	4283      	cmp	r3, r0
 800c8c2:	d1f3      	bne.n	800c8ac <_free_r+0x20>
 800c8c4:	6818      	ldr	r0, [r3, #0]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	1841      	adds	r1, r0, r1
 800c8ca:	6021      	str	r1, [r4, #0]
 800c8cc:	e7ee      	b.n	800c8ac <_free_r+0x20>
 800c8ce:	001a      	movs	r2, r3
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d001      	beq.n	800c8da <_free_r+0x4e>
 800c8d6:	42a3      	cmp	r3, r4
 800c8d8:	d9f9      	bls.n	800c8ce <_free_r+0x42>
 800c8da:	6811      	ldr	r1, [r2, #0]
 800c8dc:	1850      	adds	r0, r2, r1
 800c8de:	42a0      	cmp	r0, r4
 800c8e0:	d10b      	bne.n	800c8fa <_free_r+0x6e>
 800c8e2:	6820      	ldr	r0, [r4, #0]
 800c8e4:	1809      	adds	r1, r1, r0
 800c8e6:	1850      	adds	r0, r2, r1
 800c8e8:	6011      	str	r1, [r2, #0]
 800c8ea:	4283      	cmp	r3, r0
 800c8ec:	d1e0      	bne.n	800c8b0 <_free_r+0x24>
 800c8ee:	6818      	ldr	r0, [r3, #0]
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	1841      	adds	r1, r0, r1
 800c8f4:	6011      	str	r1, [r2, #0]
 800c8f6:	6053      	str	r3, [r2, #4]
 800c8f8:	e7da      	b.n	800c8b0 <_free_r+0x24>
 800c8fa:	42a0      	cmp	r0, r4
 800c8fc:	d902      	bls.n	800c904 <_free_r+0x78>
 800c8fe:	230c      	movs	r3, #12
 800c900:	602b      	str	r3, [r5, #0]
 800c902:	e7d5      	b.n	800c8b0 <_free_r+0x24>
 800c904:	6821      	ldr	r1, [r4, #0]
 800c906:	1860      	adds	r0, r4, r1
 800c908:	4283      	cmp	r3, r0
 800c90a:	d103      	bne.n	800c914 <_free_r+0x88>
 800c90c:	6818      	ldr	r0, [r3, #0]
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	1841      	adds	r1, r0, r1
 800c912:	6021      	str	r1, [r4, #0]
 800c914:	6063      	str	r3, [r4, #4]
 800c916:	6054      	str	r4, [r2, #4]
 800c918:	e7ca      	b.n	800c8b0 <_free_r+0x24>
 800c91a:	46c0      	nop			; (mov r8, r8)
 800c91c:	20000488 	.word	0x20000488

0800c920 <_malloc_r>:
 800c920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c922:	2303      	movs	r3, #3
 800c924:	1ccd      	adds	r5, r1, #3
 800c926:	439d      	bics	r5, r3
 800c928:	3508      	adds	r5, #8
 800c92a:	0006      	movs	r6, r0
 800c92c:	2d0c      	cmp	r5, #12
 800c92e:	d21f      	bcs.n	800c970 <_malloc_r+0x50>
 800c930:	250c      	movs	r5, #12
 800c932:	42a9      	cmp	r1, r5
 800c934:	d81e      	bhi.n	800c974 <_malloc_r+0x54>
 800c936:	0030      	movs	r0, r6
 800c938:	f000 f882 	bl	800ca40 <__malloc_lock>
 800c93c:	4925      	ldr	r1, [pc, #148]	; (800c9d4 <_malloc_r+0xb4>)
 800c93e:	680a      	ldr	r2, [r1, #0]
 800c940:	0014      	movs	r4, r2
 800c942:	2c00      	cmp	r4, #0
 800c944:	d11a      	bne.n	800c97c <_malloc_r+0x5c>
 800c946:	4f24      	ldr	r7, [pc, #144]	; (800c9d8 <_malloc_r+0xb8>)
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d104      	bne.n	800c958 <_malloc_r+0x38>
 800c94e:	0021      	movs	r1, r4
 800c950:	0030      	movs	r0, r6
 800c952:	f000 f843 	bl	800c9dc <_sbrk_r>
 800c956:	6038      	str	r0, [r7, #0]
 800c958:	0029      	movs	r1, r5
 800c95a:	0030      	movs	r0, r6
 800c95c:	f000 f83e 	bl	800c9dc <_sbrk_r>
 800c960:	1c43      	adds	r3, r0, #1
 800c962:	d12b      	bne.n	800c9bc <_malloc_r+0x9c>
 800c964:	230c      	movs	r3, #12
 800c966:	0030      	movs	r0, r6
 800c968:	6033      	str	r3, [r6, #0]
 800c96a:	f000 f871 	bl	800ca50 <__malloc_unlock>
 800c96e:	e003      	b.n	800c978 <_malloc_r+0x58>
 800c970:	2d00      	cmp	r5, #0
 800c972:	dade      	bge.n	800c932 <_malloc_r+0x12>
 800c974:	230c      	movs	r3, #12
 800c976:	6033      	str	r3, [r6, #0]
 800c978:	2000      	movs	r0, #0
 800c97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c97c:	6823      	ldr	r3, [r4, #0]
 800c97e:	1b5b      	subs	r3, r3, r5
 800c980:	d419      	bmi.n	800c9b6 <_malloc_r+0x96>
 800c982:	2b0b      	cmp	r3, #11
 800c984:	d903      	bls.n	800c98e <_malloc_r+0x6e>
 800c986:	6023      	str	r3, [r4, #0]
 800c988:	18e4      	adds	r4, r4, r3
 800c98a:	6025      	str	r5, [r4, #0]
 800c98c:	e003      	b.n	800c996 <_malloc_r+0x76>
 800c98e:	6863      	ldr	r3, [r4, #4]
 800c990:	42a2      	cmp	r2, r4
 800c992:	d10e      	bne.n	800c9b2 <_malloc_r+0x92>
 800c994:	600b      	str	r3, [r1, #0]
 800c996:	0030      	movs	r0, r6
 800c998:	f000 f85a 	bl	800ca50 <__malloc_unlock>
 800c99c:	0020      	movs	r0, r4
 800c99e:	2207      	movs	r2, #7
 800c9a0:	300b      	adds	r0, #11
 800c9a2:	1d23      	adds	r3, r4, #4
 800c9a4:	4390      	bics	r0, r2
 800c9a6:	1ac2      	subs	r2, r0, r3
 800c9a8:	4298      	cmp	r0, r3
 800c9aa:	d0e6      	beq.n	800c97a <_malloc_r+0x5a>
 800c9ac:	1a1b      	subs	r3, r3, r0
 800c9ae:	50a3      	str	r3, [r4, r2]
 800c9b0:	e7e3      	b.n	800c97a <_malloc_r+0x5a>
 800c9b2:	6053      	str	r3, [r2, #4]
 800c9b4:	e7ef      	b.n	800c996 <_malloc_r+0x76>
 800c9b6:	0022      	movs	r2, r4
 800c9b8:	6864      	ldr	r4, [r4, #4]
 800c9ba:	e7c2      	b.n	800c942 <_malloc_r+0x22>
 800c9bc:	2303      	movs	r3, #3
 800c9be:	1cc4      	adds	r4, r0, #3
 800c9c0:	439c      	bics	r4, r3
 800c9c2:	42a0      	cmp	r0, r4
 800c9c4:	d0e1      	beq.n	800c98a <_malloc_r+0x6a>
 800c9c6:	1a21      	subs	r1, r4, r0
 800c9c8:	0030      	movs	r0, r6
 800c9ca:	f000 f807 	bl	800c9dc <_sbrk_r>
 800c9ce:	1c43      	adds	r3, r0, #1
 800c9d0:	d1db      	bne.n	800c98a <_malloc_r+0x6a>
 800c9d2:	e7c7      	b.n	800c964 <_malloc_r+0x44>
 800c9d4:	20000488 	.word	0x20000488
 800c9d8:	2000048c 	.word	0x2000048c

0800c9dc <_sbrk_r>:
 800c9dc:	2300      	movs	r3, #0
 800c9de:	b570      	push	{r4, r5, r6, lr}
 800c9e0:	4d06      	ldr	r5, [pc, #24]	; (800c9fc <_sbrk_r+0x20>)
 800c9e2:	0004      	movs	r4, r0
 800c9e4:	0008      	movs	r0, r1
 800c9e6:	602b      	str	r3, [r5, #0]
 800c9e8:	f7f5 f9fc 	bl	8001de4 <_sbrk>
 800c9ec:	1c43      	adds	r3, r0, #1
 800c9ee:	d103      	bne.n	800c9f8 <_sbrk_r+0x1c>
 800c9f0:	682b      	ldr	r3, [r5, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d000      	beq.n	800c9f8 <_sbrk_r+0x1c>
 800c9f6:	6023      	str	r3, [r4, #0]
 800c9f8:	bd70      	pop	{r4, r5, r6, pc}
 800c9fa:	46c0      	nop			; (mov r8, r8)
 800c9fc:	20001664 	.word	0x20001664

0800ca00 <siprintf>:
 800ca00:	b40e      	push	{r1, r2, r3}
 800ca02:	b500      	push	{lr}
 800ca04:	490b      	ldr	r1, [pc, #44]	; (800ca34 <siprintf+0x34>)
 800ca06:	b09c      	sub	sp, #112	; 0x70
 800ca08:	ab1d      	add	r3, sp, #116	; 0x74
 800ca0a:	9002      	str	r0, [sp, #8]
 800ca0c:	9006      	str	r0, [sp, #24]
 800ca0e:	9107      	str	r1, [sp, #28]
 800ca10:	9104      	str	r1, [sp, #16]
 800ca12:	4809      	ldr	r0, [pc, #36]	; (800ca38 <siprintf+0x38>)
 800ca14:	4909      	ldr	r1, [pc, #36]	; (800ca3c <siprintf+0x3c>)
 800ca16:	cb04      	ldmia	r3!, {r2}
 800ca18:	9105      	str	r1, [sp, #20]
 800ca1a:	6800      	ldr	r0, [r0, #0]
 800ca1c:	a902      	add	r1, sp, #8
 800ca1e:	9301      	str	r3, [sp, #4]
 800ca20:	f000 f880 	bl	800cb24 <_svfiprintf_r>
 800ca24:	2300      	movs	r3, #0
 800ca26:	9a02      	ldr	r2, [sp, #8]
 800ca28:	7013      	strb	r3, [r2, #0]
 800ca2a:	b01c      	add	sp, #112	; 0x70
 800ca2c:	bc08      	pop	{r3}
 800ca2e:	b003      	add	sp, #12
 800ca30:	4718      	bx	r3
 800ca32:	46c0      	nop			; (mov r8, r8)
 800ca34:	7fffffff 	.word	0x7fffffff
 800ca38:	2000017c 	.word	0x2000017c
 800ca3c:	ffff0208 	.word	0xffff0208

0800ca40 <__malloc_lock>:
 800ca40:	b510      	push	{r4, lr}
 800ca42:	4802      	ldr	r0, [pc, #8]	; (800ca4c <__malloc_lock+0xc>)
 800ca44:	f000 faf0 	bl	800d028 <__retarget_lock_acquire_recursive>
 800ca48:	bd10      	pop	{r4, pc}
 800ca4a:	46c0      	nop			; (mov r8, r8)
 800ca4c:	2000166c 	.word	0x2000166c

0800ca50 <__malloc_unlock>:
 800ca50:	b510      	push	{r4, lr}
 800ca52:	4802      	ldr	r0, [pc, #8]	; (800ca5c <__malloc_unlock+0xc>)
 800ca54:	f000 fae9 	bl	800d02a <__retarget_lock_release_recursive>
 800ca58:	bd10      	pop	{r4, pc}
 800ca5a:	46c0      	nop			; (mov r8, r8)
 800ca5c:	2000166c 	.word	0x2000166c

0800ca60 <__ssputs_r>:
 800ca60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca62:	688e      	ldr	r6, [r1, #8]
 800ca64:	b085      	sub	sp, #20
 800ca66:	0007      	movs	r7, r0
 800ca68:	000c      	movs	r4, r1
 800ca6a:	9203      	str	r2, [sp, #12]
 800ca6c:	9301      	str	r3, [sp, #4]
 800ca6e:	429e      	cmp	r6, r3
 800ca70:	d83c      	bhi.n	800caec <__ssputs_r+0x8c>
 800ca72:	2390      	movs	r3, #144	; 0x90
 800ca74:	898a      	ldrh	r2, [r1, #12]
 800ca76:	00db      	lsls	r3, r3, #3
 800ca78:	421a      	tst	r2, r3
 800ca7a:	d034      	beq.n	800cae6 <__ssputs_r+0x86>
 800ca7c:	2503      	movs	r5, #3
 800ca7e:	6909      	ldr	r1, [r1, #16]
 800ca80:	6823      	ldr	r3, [r4, #0]
 800ca82:	1a5b      	subs	r3, r3, r1
 800ca84:	9302      	str	r3, [sp, #8]
 800ca86:	6963      	ldr	r3, [r4, #20]
 800ca88:	9802      	ldr	r0, [sp, #8]
 800ca8a:	435d      	muls	r5, r3
 800ca8c:	0feb      	lsrs	r3, r5, #31
 800ca8e:	195d      	adds	r5, r3, r5
 800ca90:	9b01      	ldr	r3, [sp, #4]
 800ca92:	106d      	asrs	r5, r5, #1
 800ca94:	3301      	adds	r3, #1
 800ca96:	181b      	adds	r3, r3, r0
 800ca98:	42ab      	cmp	r3, r5
 800ca9a:	d900      	bls.n	800ca9e <__ssputs_r+0x3e>
 800ca9c:	001d      	movs	r5, r3
 800ca9e:	0553      	lsls	r3, r2, #21
 800caa0:	d532      	bpl.n	800cb08 <__ssputs_r+0xa8>
 800caa2:	0029      	movs	r1, r5
 800caa4:	0038      	movs	r0, r7
 800caa6:	f7ff ff3b 	bl	800c920 <_malloc_r>
 800caaa:	1e06      	subs	r6, r0, #0
 800caac:	d109      	bne.n	800cac2 <__ssputs_r+0x62>
 800caae:	230c      	movs	r3, #12
 800cab0:	603b      	str	r3, [r7, #0]
 800cab2:	2340      	movs	r3, #64	; 0x40
 800cab4:	2001      	movs	r0, #1
 800cab6:	89a2      	ldrh	r2, [r4, #12]
 800cab8:	4240      	negs	r0, r0
 800caba:	4313      	orrs	r3, r2
 800cabc:	81a3      	strh	r3, [r4, #12]
 800cabe:	b005      	add	sp, #20
 800cac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cac2:	9a02      	ldr	r2, [sp, #8]
 800cac4:	6921      	ldr	r1, [r4, #16]
 800cac6:	f000 fabc 	bl	800d042 <memcpy>
 800caca:	89a3      	ldrh	r3, [r4, #12]
 800cacc:	4a14      	ldr	r2, [pc, #80]	; (800cb20 <__ssputs_r+0xc0>)
 800cace:	401a      	ands	r2, r3
 800cad0:	2380      	movs	r3, #128	; 0x80
 800cad2:	4313      	orrs	r3, r2
 800cad4:	81a3      	strh	r3, [r4, #12]
 800cad6:	9b02      	ldr	r3, [sp, #8]
 800cad8:	6126      	str	r6, [r4, #16]
 800cada:	18f6      	adds	r6, r6, r3
 800cadc:	6026      	str	r6, [r4, #0]
 800cade:	6165      	str	r5, [r4, #20]
 800cae0:	9e01      	ldr	r6, [sp, #4]
 800cae2:	1aed      	subs	r5, r5, r3
 800cae4:	60a5      	str	r5, [r4, #8]
 800cae6:	9b01      	ldr	r3, [sp, #4]
 800cae8:	429e      	cmp	r6, r3
 800caea:	d900      	bls.n	800caee <__ssputs_r+0x8e>
 800caec:	9e01      	ldr	r6, [sp, #4]
 800caee:	0032      	movs	r2, r6
 800caf0:	9903      	ldr	r1, [sp, #12]
 800caf2:	6820      	ldr	r0, [r4, #0]
 800caf4:	f000 faae 	bl	800d054 <memmove>
 800caf8:	68a3      	ldr	r3, [r4, #8]
 800cafa:	2000      	movs	r0, #0
 800cafc:	1b9b      	subs	r3, r3, r6
 800cafe:	60a3      	str	r3, [r4, #8]
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	199e      	adds	r6, r3, r6
 800cb04:	6026      	str	r6, [r4, #0]
 800cb06:	e7da      	b.n	800cabe <__ssputs_r+0x5e>
 800cb08:	002a      	movs	r2, r5
 800cb0a:	0038      	movs	r0, r7
 800cb0c:	f000 fab5 	bl	800d07a <_realloc_r>
 800cb10:	1e06      	subs	r6, r0, #0
 800cb12:	d1e0      	bne.n	800cad6 <__ssputs_r+0x76>
 800cb14:	0038      	movs	r0, r7
 800cb16:	6921      	ldr	r1, [r4, #16]
 800cb18:	f7ff feb8 	bl	800c88c <_free_r>
 800cb1c:	e7c7      	b.n	800caae <__ssputs_r+0x4e>
 800cb1e:	46c0      	nop			; (mov r8, r8)
 800cb20:	fffffb7f 	.word	0xfffffb7f

0800cb24 <_svfiprintf_r>:
 800cb24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb26:	b0a1      	sub	sp, #132	; 0x84
 800cb28:	9003      	str	r0, [sp, #12]
 800cb2a:	001d      	movs	r5, r3
 800cb2c:	898b      	ldrh	r3, [r1, #12]
 800cb2e:	000f      	movs	r7, r1
 800cb30:	0016      	movs	r6, r2
 800cb32:	061b      	lsls	r3, r3, #24
 800cb34:	d511      	bpl.n	800cb5a <_svfiprintf_r+0x36>
 800cb36:	690b      	ldr	r3, [r1, #16]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d10e      	bne.n	800cb5a <_svfiprintf_r+0x36>
 800cb3c:	2140      	movs	r1, #64	; 0x40
 800cb3e:	f7ff feef 	bl	800c920 <_malloc_r>
 800cb42:	6038      	str	r0, [r7, #0]
 800cb44:	6138      	str	r0, [r7, #16]
 800cb46:	2800      	cmp	r0, #0
 800cb48:	d105      	bne.n	800cb56 <_svfiprintf_r+0x32>
 800cb4a:	230c      	movs	r3, #12
 800cb4c:	9a03      	ldr	r2, [sp, #12]
 800cb4e:	3801      	subs	r0, #1
 800cb50:	6013      	str	r3, [r2, #0]
 800cb52:	b021      	add	sp, #132	; 0x84
 800cb54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb56:	2340      	movs	r3, #64	; 0x40
 800cb58:	617b      	str	r3, [r7, #20]
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	ac08      	add	r4, sp, #32
 800cb5e:	6163      	str	r3, [r4, #20]
 800cb60:	3320      	adds	r3, #32
 800cb62:	7663      	strb	r3, [r4, #25]
 800cb64:	3310      	adds	r3, #16
 800cb66:	76a3      	strb	r3, [r4, #26]
 800cb68:	9507      	str	r5, [sp, #28]
 800cb6a:	0035      	movs	r5, r6
 800cb6c:	782b      	ldrb	r3, [r5, #0]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d001      	beq.n	800cb76 <_svfiprintf_r+0x52>
 800cb72:	2b25      	cmp	r3, #37	; 0x25
 800cb74:	d147      	bne.n	800cc06 <_svfiprintf_r+0xe2>
 800cb76:	1bab      	subs	r3, r5, r6
 800cb78:	9305      	str	r3, [sp, #20]
 800cb7a:	42b5      	cmp	r5, r6
 800cb7c:	d00c      	beq.n	800cb98 <_svfiprintf_r+0x74>
 800cb7e:	0032      	movs	r2, r6
 800cb80:	0039      	movs	r1, r7
 800cb82:	9803      	ldr	r0, [sp, #12]
 800cb84:	f7ff ff6c 	bl	800ca60 <__ssputs_r>
 800cb88:	1c43      	adds	r3, r0, #1
 800cb8a:	d100      	bne.n	800cb8e <_svfiprintf_r+0x6a>
 800cb8c:	e0ae      	b.n	800ccec <_svfiprintf_r+0x1c8>
 800cb8e:	6962      	ldr	r2, [r4, #20]
 800cb90:	9b05      	ldr	r3, [sp, #20]
 800cb92:	4694      	mov	ip, r2
 800cb94:	4463      	add	r3, ip
 800cb96:	6163      	str	r3, [r4, #20]
 800cb98:	782b      	ldrb	r3, [r5, #0]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d100      	bne.n	800cba0 <_svfiprintf_r+0x7c>
 800cb9e:	e0a5      	b.n	800ccec <_svfiprintf_r+0x1c8>
 800cba0:	2201      	movs	r2, #1
 800cba2:	2300      	movs	r3, #0
 800cba4:	4252      	negs	r2, r2
 800cba6:	6062      	str	r2, [r4, #4]
 800cba8:	a904      	add	r1, sp, #16
 800cbaa:	3254      	adds	r2, #84	; 0x54
 800cbac:	1852      	adds	r2, r2, r1
 800cbae:	1c6e      	adds	r6, r5, #1
 800cbb0:	6023      	str	r3, [r4, #0]
 800cbb2:	60e3      	str	r3, [r4, #12]
 800cbb4:	60a3      	str	r3, [r4, #8]
 800cbb6:	7013      	strb	r3, [r2, #0]
 800cbb8:	65a3      	str	r3, [r4, #88]	; 0x58
 800cbba:	2205      	movs	r2, #5
 800cbbc:	7831      	ldrb	r1, [r6, #0]
 800cbbe:	4854      	ldr	r0, [pc, #336]	; (800cd10 <_svfiprintf_r+0x1ec>)
 800cbc0:	f000 fa34 	bl	800d02c <memchr>
 800cbc4:	1c75      	adds	r5, r6, #1
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	d11f      	bne.n	800cc0a <_svfiprintf_r+0xe6>
 800cbca:	6822      	ldr	r2, [r4, #0]
 800cbcc:	06d3      	lsls	r3, r2, #27
 800cbce:	d504      	bpl.n	800cbda <_svfiprintf_r+0xb6>
 800cbd0:	2353      	movs	r3, #83	; 0x53
 800cbd2:	a904      	add	r1, sp, #16
 800cbd4:	185b      	adds	r3, r3, r1
 800cbd6:	2120      	movs	r1, #32
 800cbd8:	7019      	strb	r1, [r3, #0]
 800cbda:	0713      	lsls	r3, r2, #28
 800cbdc:	d504      	bpl.n	800cbe8 <_svfiprintf_r+0xc4>
 800cbde:	2353      	movs	r3, #83	; 0x53
 800cbe0:	a904      	add	r1, sp, #16
 800cbe2:	185b      	adds	r3, r3, r1
 800cbe4:	212b      	movs	r1, #43	; 0x2b
 800cbe6:	7019      	strb	r1, [r3, #0]
 800cbe8:	7833      	ldrb	r3, [r6, #0]
 800cbea:	2b2a      	cmp	r3, #42	; 0x2a
 800cbec:	d016      	beq.n	800cc1c <_svfiprintf_r+0xf8>
 800cbee:	0035      	movs	r5, r6
 800cbf0:	2100      	movs	r1, #0
 800cbf2:	200a      	movs	r0, #10
 800cbf4:	68e3      	ldr	r3, [r4, #12]
 800cbf6:	782a      	ldrb	r2, [r5, #0]
 800cbf8:	1c6e      	adds	r6, r5, #1
 800cbfa:	3a30      	subs	r2, #48	; 0x30
 800cbfc:	2a09      	cmp	r2, #9
 800cbfe:	d94e      	bls.n	800cc9e <_svfiprintf_r+0x17a>
 800cc00:	2900      	cmp	r1, #0
 800cc02:	d111      	bne.n	800cc28 <_svfiprintf_r+0x104>
 800cc04:	e017      	b.n	800cc36 <_svfiprintf_r+0x112>
 800cc06:	3501      	adds	r5, #1
 800cc08:	e7b0      	b.n	800cb6c <_svfiprintf_r+0x48>
 800cc0a:	4b41      	ldr	r3, [pc, #260]	; (800cd10 <_svfiprintf_r+0x1ec>)
 800cc0c:	6822      	ldr	r2, [r4, #0]
 800cc0e:	1ac0      	subs	r0, r0, r3
 800cc10:	2301      	movs	r3, #1
 800cc12:	4083      	lsls	r3, r0
 800cc14:	4313      	orrs	r3, r2
 800cc16:	002e      	movs	r6, r5
 800cc18:	6023      	str	r3, [r4, #0]
 800cc1a:	e7ce      	b.n	800cbba <_svfiprintf_r+0x96>
 800cc1c:	9b07      	ldr	r3, [sp, #28]
 800cc1e:	1d19      	adds	r1, r3, #4
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	9107      	str	r1, [sp, #28]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	db01      	blt.n	800cc2c <_svfiprintf_r+0x108>
 800cc28:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc2a:	e004      	b.n	800cc36 <_svfiprintf_r+0x112>
 800cc2c:	425b      	negs	r3, r3
 800cc2e:	60e3      	str	r3, [r4, #12]
 800cc30:	2302      	movs	r3, #2
 800cc32:	4313      	orrs	r3, r2
 800cc34:	6023      	str	r3, [r4, #0]
 800cc36:	782b      	ldrb	r3, [r5, #0]
 800cc38:	2b2e      	cmp	r3, #46	; 0x2e
 800cc3a:	d10a      	bne.n	800cc52 <_svfiprintf_r+0x12e>
 800cc3c:	786b      	ldrb	r3, [r5, #1]
 800cc3e:	2b2a      	cmp	r3, #42	; 0x2a
 800cc40:	d135      	bne.n	800ccae <_svfiprintf_r+0x18a>
 800cc42:	9b07      	ldr	r3, [sp, #28]
 800cc44:	3502      	adds	r5, #2
 800cc46:	1d1a      	adds	r2, r3, #4
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	9207      	str	r2, [sp, #28]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	db2b      	blt.n	800cca8 <_svfiprintf_r+0x184>
 800cc50:	9309      	str	r3, [sp, #36]	; 0x24
 800cc52:	4e30      	ldr	r6, [pc, #192]	; (800cd14 <_svfiprintf_r+0x1f0>)
 800cc54:	2203      	movs	r2, #3
 800cc56:	0030      	movs	r0, r6
 800cc58:	7829      	ldrb	r1, [r5, #0]
 800cc5a:	f000 f9e7 	bl	800d02c <memchr>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	d006      	beq.n	800cc70 <_svfiprintf_r+0x14c>
 800cc62:	2340      	movs	r3, #64	; 0x40
 800cc64:	1b80      	subs	r0, r0, r6
 800cc66:	4083      	lsls	r3, r0
 800cc68:	6822      	ldr	r2, [r4, #0]
 800cc6a:	3501      	adds	r5, #1
 800cc6c:	4313      	orrs	r3, r2
 800cc6e:	6023      	str	r3, [r4, #0]
 800cc70:	7829      	ldrb	r1, [r5, #0]
 800cc72:	2206      	movs	r2, #6
 800cc74:	4828      	ldr	r0, [pc, #160]	; (800cd18 <_svfiprintf_r+0x1f4>)
 800cc76:	1c6e      	adds	r6, r5, #1
 800cc78:	7621      	strb	r1, [r4, #24]
 800cc7a:	f000 f9d7 	bl	800d02c <memchr>
 800cc7e:	2800      	cmp	r0, #0
 800cc80:	d03c      	beq.n	800ccfc <_svfiprintf_r+0x1d8>
 800cc82:	4b26      	ldr	r3, [pc, #152]	; (800cd1c <_svfiprintf_r+0x1f8>)
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d125      	bne.n	800ccd4 <_svfiprintf_r+0x1b0>
 800cc88:	2207      	movs	r2, #7
 800cc8a:	9b07      	ldr	r3, [sp, #28]
 800cc8c:	3307      	adds	r3, #7
 800cc8e:	4393      	bics	r3, r2
 800cc90:	3308      	adds	r3, #8
 800cc92:	9307      	str	r3, [sp, #28]
 800cc94:	6963      	ldr	r3, [r4, #20]
 800cc96:	9a04      	ldr	r2, [sp, #16]
 800cc98:	189b      	adds	r3, r3, r2
 800cc9a:	6163      	str	r3, [r4, #20]
 800cc9c:	e765      	b.n	800cb6a <_svfiprintf_r+0x46>
 800cc9e:	4343      	muls	r3, r0
 800cca0:	0035      	movs	r5, r6
 800cca2:	2101      	movs	r1, #1
 800cca4:	189b      	adds	r3, r3, r2
 800cca6:	e7a6      	b.n	800cbf6 <_svfiprintf_r+0xd2>
 800cca8:	2301      	movs	r3, #1
 800ccaa:	425b      	negs	r3, r3
 800ccac:	e7d0      	b.n	800cc50 <_svfiprintf_r+0x12c>
 800ccae:	2300      	movs	r3, #0
 800ccb0:	200a      	movs	r0, #10
 800ccb2:	001a      	movs	r2, r3
 800ccb4:	3501      	adds	r5, #1
 800ccb6:	6063      	str	r3, [r4, #4]
 800ccb8:	7829      	ldrb	r1, [r5, #0]
 800ccba:	1c6e      	adds	r6, r5, #1
 800ccbc:	3930      	subs	r1, #48	; 0x30
 800ccbe:	2909      	cmp	r1, #9
 800ccc0:	d903      	bls.n	800ccca <_svfiprintf_r+0x1a6>
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d0c5      	beq.n	800cc52 <_svfiprintf_r+0x12e>
 800ccc6:	9209      	str	r2, [sp, #36]	; 0x24
 800ccc8:	e7c3      	b.n	800cc52 <_svfiprintf_r+0x12e>
 800ccca:	4342      	muls	r2, r0
 800cccc:	0035      	movs	r5, r6
 800ccce:	2301      	movs	r3, #1
 800ccd0:	1852      	adds	r2, r2, r1
 800ccd2:	e7f1      	b.n	800ccb8 <_svfiprintf_r+0x194>
 800ccd4:	ab07      	add	r3, sp, #28
 800ccd6:	9300      	str	r3, [sp, #0]
 800ccd8:	003a      	movs	r2, r7
 800ccda:	0021      	movs	r1, r4
 800ccdc:	4b10      	ldr	r3, [pc, #64]	; (800cd20 <_svfiprintf_r+0x1fc>)
 800ccde:	9803      	ldr	r0, [sp, #12]
 800cce0:	e000      	b.n	800cce4 <_svfiprintf_r+0x1c0>
 800cce2:	bf00      	nop
 800cce4:	9004      	str	r0, [sp, #16]
 800cce6:	9b04      	ldr	r3, [sp, #16]
 800cce8:	3301      	adds	r3, #1
 800ccea:	d1d3      	bne.n	800cc94 <_svfiprintf_r+0x170>
 800ccec:	89bb      	ldrh	r3, [r7, #12]
 800ccee:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ccf0:	065b      	lsls	r3, r3, #25
 800ccf2:	d400      	bmi.n	800ccf6 <_svfiprintf_r+0x1d2>
 800ccf4:	e72d      	b.n	800cb52 <_svfiprintf_r+0x2e>
 800ccf6:	2001      	movs	r0, #1
 800ccf8:	4240      	negs	r0, r0
 800ccfa:	e72a      	b.n	800cb52 <_svfiprintf_r+0x2e>
 800ccfc:	ab07      	add	r3, sp, #28
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	003a      	movs	r2, r7
 800cd02:	0021      	movs	r1, r4
 800cd04:	4b06      	ldr	r3, [pc, #24]	; (800cd20 <_svfiprintf_r+0x1fc>)
 800cd06:	9803      	ldr	r0, [sp, #12]
 800cd08:	f000 f87c 	bl	800ce04 <_printf_i>
 800cd0c:	e7ea      	b.n	800cce4 <_svfiprintf_r+0x1c0>
 800cd0e:	46c0      	nop			; (mov r8, r8)
 800cd10:	0800d348 	.word	0x0800d348
 800cd14:	0800d34e 	.word	0x0800d34e
 800cd18:	0800d352 	.word	0x0800d352
 800cd1c:	00000000 	.word	0x00000000
 800cd20:	0800ca61 	.word	0x0800ca61

0800cd24 <_printf_common>:
 800cd24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd26:	0015      	movs	r5, r2
 800cd28:	9301      	str	r3, [sp, #4]
 800cd2a:	688a      	ldr	r2, [r1, #8]
 800cd2c:	690b      	ldr	r3, [r1, #16]
 800cd2e:	000c      	movs	r4, r1
 800cd30:	9000      	str	r0, [sp, #0]
 800cd32:	4293      	cmp	r3, r2
 800cd34:	da00      	bge.n	800cd38 <_printf_common+0x14>
 800cd36:	0013      	movs	r3, r2
 800cd38:	0022      	movs	r2, r4
 800cd3a:	602b      	str	r3, [r5, #0]
 800cd3c:	3243      	adds	r2, #67	; 0x43
 800cd3e:	7812      	ldrb	r2, [r2, #0]
 800cd40:	2a00      	cmp	r2, #0
 800cd42:	d001      	beq.n	800cd48 <_printf_common+0x24>
 800cd44:	3301      	adds	r3, #1
 800cd46:	602b      	str	r3, [r5, #0]
 800cd48:	6823      	ldr	r3, [r4, #0]
 800cd4a:	069b      	lsls	r3, r3, #26
 800cd4c:	d502      	bpl.n	800cd54 <_printf_common+0x30>
 800cd4e:	682b      	ldr	r3, [r5, #0]
 800cd50:	3302      	adds	r3, #2
 800cd52:	602b      	str	r3, [r5, #0]
 800cd54:	6822      	ldr	r2, [r4, #0]
 800cd56:	2306      	movs	r3, #6
 800cd58:	0017      	movs	r7, r2
 800cd5a:	401f      	ands	r7, r3
 800cd5c:	421a      	tst	r2, r3
 800cd5e:	d027      	beq.n	800cdb0 <_printf_common+0x8c>
 800cd60:	0023      	movs	r3, r4
 800cd62:	3343      	adds	r3, #67	; 0x43
 800cd64:	781b      	ldrb	r3, [r3, #0]
 800cd66:	1e5a      	subs	r2, r3, #1
 800cd68:	4193      	sbcs	r3, r2
 800cd6a:	6822      	ldr	r2, [r4, #0]
 800cd6c:	0692      	lsls	r2, r2, #26
 800cd6e:	d430      	bmi.n	800cdd2 <_printf_common+0xae>
 800cd70:	0022      	movs	r2, r4
 800cd72:	9901      	ldr	r1, [sp, #4]
 800cd74:	9800      	ldr	r0, [sp, #0]
 800cd76:	9e08      	ldr	r6, [sp, #32]
 800cd78:	3243      	adds	r2, #67	; 0x43
 800cd7a:	47b0      	blx	r6
 800cd7c:	1c43      	adds	r3, r0, #1
 800cd7e:	d025      	beq.n	800cdcc <_printf_common+0xa8>
 800cd80:	2306      	movs	r3, #6
 800cd82:	6820      	ldr	r0, [r4, #0]
 800cd84:	682a      	ldr	r2, [r5, #0]
 800cd86:	68e1      	ldr	r1, [r4, #12]
 800cd88:	2500      	movs	r5, #0
 800cd8a:	4003      	ands	r3, r0
 800cd8c:	2b04      	cmp	r3, #4
 800cd8e:	d103      	bne.n	800cd98 <_printf_common+0x74>
 800cd90:	1a8d      	subs	r5, r1, r2
 800cd92:	43eb      	mvns	r3, r5
 800cd94:	17db      	asrs	r3, r3, #31
 800cd96:	401d      	ands	r5, r3
 800cd98:	68a3      	ldr	r3, [r4, #8]
 800cd9a:	6922      	ldr	r2, [r4, #16]
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	dd01      	ble.n	800cda4 <_printf_common+0x80>
 800cda0:	1a9b      	subs	r3, r3, r2
 800cda2:	18ed      	adds	r5, r5, r3
 800cda4:	2700      	movs	r7, #0
 800cda6:	42bd      	cmp	r5, r7
 800cda8:	d120      	bne.n	800cdec <_printf_common+0xc8>
 800cdaa:	2000      	movs	r0, #0
 800cdac:	e010      	b.n	800cdd0 <_printf_common+0xac>
 800cdae:	3701      	adds	r7, #1
 800cdb0:	68e3      	ldr	r3, [r4, #12]
 800cdb2:	682a      	ldr	r2, [r5, #0]
 800cdb4:	1a9b      	subs	r3, r3, r2
 800cdb6:	42bb      	cmp	r3, r7
 800cdb8:	ddd2      	ble.n	800cd60 <_printf_common+0x3c>
 800cdba:	0022      	movs	r2, r4
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	9901      	ldr	r1, [sp, #4]
 800cdc0:	9800      	ldr	r0, [sp, #0]
 800cdc2:	9e08      	ldr	r6, [sp, #32]
 800cdc4:	3219      	adds	r2, #25
 800cdc6:	47b0      	blx	r6
 800cdc8:	1c43      	adds	r3, r0, #1
 800cdca:	d1f0      	bne.n	800cdae <_printf_common+0x8a>
 800cdcc:	2001      	movs	r0, #1
 800cdce:	4240      	negs	r0, r0
 800cdd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cdd2:	2030      	movs	r0, #48	; 0x30
 800cdd4:	18e1      	adds	r1, r4, r3
 800cdd6:	3143      	adds	r1, #67	; 0x43
 800cdd8:	7008      	strb	r0, [r1, #0]
 800cdda:	0021      	movs	r1, r4
 800cddc:	1c5a      	adds	r2, r3, #1
 800cdde:	3145      	adds	r1, #69	; 0x45
 800cde0:	7809      	ldrb	r1, [r1, #0]
 800cde2:	18a2      	adds	r2, r4, r2
 800cde4:	3243      	adds	r2, #67	; 0x43
 800cde6:	3302      	adds	r3, #2
 800cde8:	7011      	strb	r1, [r2, #0]
 800cdea:	e7c1      	b.n	800cd70 <_printf_common+0x4c>
 800cdec:	0022      	movs	r2, r4
 800cdee:	2301      	movs	r3, #1
 800cdf0:	9901      	ldr	r1, [sp, #4]
 800cdf2:	9800      	ldr	r0, [sp, #0]
 800cdf4:	9e08      	ldr	r6, [sp, #32]
 800cdf6:	321a      	adds	r2, #26
 800cdf8:	47b0      	blx	r6
 800cdfa:	1c43      	adds	r3, r0, #1
 800cdfc:	d0e6      	beq.n	800cdcc <_printf_common+0xa8>
 800cdfe:	3701      	adds	r7, #1
 800ce00:	e7d1      	b.n	800cda6 <_printf_common+0x82>
	...

0800ce04 <_printf_i>:
 800ce04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce06:	b08b      	sub	sp, #44	; 0x2c
 800ce08:	9206      	str	r2, [sp, #24]
 800ce0a:	000a      	movs	r2, r1
 800ce0c:	3243      	adds	r2, #67	; 0x43
 800ce0e:	9307      	str	r3, [sp, #28]
 800ce10:	9005      	str	r0, [sp, #20]
 800ce12:	9204      	str	r2, [sp, #16]
 800ce14:	7e0a      	ldrb	r2, [r1, #24]
 800ce16:	000c      	movs	r4, r1
 800ce18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ce1a:	2a78      	cmp	r2, #120	; 0x78
 800ce1c:	d806      	bhi.n	800ce2c <_printf_i+0x28>
 800ce1e:	2a62      	cmp	r2, #98	; 0x62
 800ce20:	d808      	bhi.n	800ce34 <_printf_i+0x30>
 800ce22:	2a00      	cmp	r2, #0
 800ce24:	d100      	bne.n	800ce28 <_printf_i+0x24>
 800ce26:	e0c0      	b.n	800cfaa <_printf_i+0x1a6>
 800ce28:	2a58      	cmp	r2, #88	; 0x58
 800ce2a:	d052      	beq.n	800ced2 <_printf_i+0xce>
 800ce2c:	0026      	movs	r6, r4
 800ce2e:	3642      	adds	r6, #66	; 0x42
 800ce30:	7032      	strb	r2, [r6, #0]
 800ce32:	e022      	b.n	800ce7a <_printf_i+0x76>
 800ce34:	0010      	movs	r0, r2
 800ce36:	3863      	subs	r0, #99	; 0x63
 800ce38:	2815      	cmp	r0, #21
 800ce3a:	d8f7      	bhi.n	800ce2c <_printf_i+0x28>
 800ce3c:	f7f3 f96c 	bl	8000118 <__gnu_thumb1_case_shi>
 800ce40:	001f0016 	.word	0x001f0016
 800ce44:	fff6fff6 	.word	0xfff6fff6
 800ce48:	fff6fff6 	.word	0xfff6fff6
 800ce4c:	fff6001f 	.word	0xfff6001f
 800ce50:	fff6fff6 	.word	0xfff6fff6
 800ce54:	00a8fff6 	.word	0x00a8fff6
 800ce58:	009a0036 	.word	0x009a0036
 800ce5c:	fff6fff6 	.word	0xfff6fff6
 800ce60:	fff600b9 	.word	0xfff600b9
 800ce64:	fff60036 	.word	0xfff60036
 800ce68:	009efff6 	.word	0x009efff6
 800ce6c:	0026      	movs	r6, r4
 800ce6e:	681a      	ldr	r2, [r3, #0]
 800ce70:	3642      	adds	r6, #66	; 0x42
 800ce72:	1d11      	adds	r1, r2, #4
 800ce74:	6019      	str	r1, [r3, #0]
 800ce76:	6813      	ldr	r3, [r2, #0]
 800ce78:	7033      	strb	r3, [r6, #0]
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	e0a7      	b.n	800cfce <_printf_i+0x1ca>
 800ce7e:	6808      	ldr	r0, [r1, #0]
 800ce80:	6819      	ldr	r1, [r3, #0]
 800ce82:	1d0a      	adds	r2, r1, #4
 800ce84:	0605      	lsls	r5, r0, #24
 800ce86:	d50b      	bpl.n	800cea0 <_printf_i+0x9c>
 800ce88:	680d      	ldr	r5, [r1, #0]
 800ce8a:	601a      	str	r2, [r3, #0]
 800ce8c:	2d00      	cmp	r5, #0
 800ce8e:	da03      	bge.n	800ce98 <_printf_i+0x94>
 800ce90:	232d      	movs	r3, #45	; 0x2d
 800ce92:	9a04      	ldr	r2, [sp, #16]
 800ce94:	426d      	negs	r5, r5
 800ce96:	7013      	strb	r3, [r2, #0]
 800ce98:	4b61      	ldr	r3, [pc, #388]	; (800d020 <_printf_i+0x21c>)
 800ce9a:	270a      	movs	r7, #10
 800ce9c:	9303      	str	r3, [sp, #12]
 800ce9e:	e032      	b.n	800cf06 <_printf_i+0x102>
 800cea0:	680d      	ldr	r5, [r1, #0]
 800cea2:	601a      	str	r2, [r3, #0]
 800cea4:	0641      	lsls	r1, r0, #25
 800cea6:	d5f1      	bpl.n	800ce8c <_printf_i+0x88>
 800cea8:	b22d      	sxth	r5, r5
 800ceaa:	e7ef      	b.n	800ce8c <_printf_i+0x88>
 800ceac:	680d      	ldr	r5, [r1, #0]
 800ceae:	6819      	ldr	r1, [r3, #0]
 800ceb0:	1d08      	adds	r0, r1, #4
 800ceb2:	6018      	str	r0, [r3, #0]
 800ceb4:	062e      	lsls	r6, r5, #24
 800ceb6:	d501      	bpl.n	800cebc <_printf_i+0xb8>
 800ceb8:	680d      	ldr	r5, [r1, #0]
 800ceba:	e003      	b.n	800cec4 <_printf_i+0xc0>
 800cebc:	066d      	lsls	r5, r5, #25
 800cebe:	d5fb      	bpl.n	800ceb8 <_printf_i+0xb4>
 800cec0:	680d      	ldr	r5, [r1, #0]
 800cec2:	b2ad      	uxth	r5, r5
 800cec4:	4b56      	ldr	r3, [pc, #344]	; (800d020 <_printf_i+0x21c>)
 800cec6:	270a      	movs	r7, #10
 800cec8:	9303      	str	r3, [sp, #12]
 800ceca:	2a6f      	cmp	r2, #111	; 0x6f
 800cecc:	d117      	bne.n	800cefe <_printf_i+0xfa>
 800cece:	2708      	movs	r7, #8
 800ced0:	e015      	b.n	800cefe <_printf_i+0xfa>
 800ced2:	3145      	adds	r1, #69	; 0x45
 800ced4:	700a      	strb	r2, [r1, #0]
 800ced6:	4a52      	ldr	r2, [pc, #328]	; (800d020 <_printf_i+0x21c>)
 800ced8:	9203      	str	r2, [sp, #12]
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	6821      	ldr	r1, [r4, #0]
 800cede:	ca20      	ldmia	r2!, {r5}
 800cee0:	601a      	str	r2, [r3, #0]
 800cee2:	0608      	lsls	r0, r1, #24
 800cee4:	d550      	bpl.n	800cf88 <_printf_i+0x184>
 800cee6:	07cb      	lsls	r3, r1, #31
 800cee8:	d502      	bpl.n	800cef0 <_printf_i+0xec>
 800ceea:	2320      	movs	r3, #32
 800ceec:	4319      	orrs	r1, r3
 800ceee:	6021      	str	r1, [r4, #0]
 800cef0:	2710      	movs	r7, #16
 800cef2:	2d00      	cmp	r5, #0
 800cef4:	d103      	bne.n	800cefe <_printf_i+0xfa>
 800cef6:	2320      	movs	r3, #32
 800cef8:	6822      	ldr	r2, [r4, #0]
 800cefa:	439a      	bics	r2, r3
 800cefc:	6022      	str	r2, [r4, #0]
 800cefe:	0023      	movs	r3, r4
 800cf00:	2200      	movs	r2, #0
 800cf02:	3343      	adds	r3, #67	; 0x43
 800cf04:	701a      	strb	r2, [r3, #0]
 800cf06:	6863      	ldr	r3, [r4, #4]
 800cf08:	60a3      	str	r3, [r4, #8]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	db03      	blt.n	800cf16 <_printf_i+0x112>
 800cf0e:	2204      	movs	r2, #4
 800cf10:	6821      	ldr	r1, [r4, #0]
 800cf12:	4391      	bics	r1, r2
 800cf14:	6021      	str	r1, [r4, #0]
 800cf16:	2d00      	cmp	r5, #0
 800cf18:	d102      	bne.n	800cf20 <_printf_i+0x11c>
 800cf1a:	9e04      	ldr	r6, [sp, #16]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d00c      	beq.n	800cf3a <_printf_i+0x136>
 800cf20:	9e04      	ldr	r6, [sp, #16]
 800cf22:	0028      	movs	r0, r5
 800cf24:	0039      	movs	r1, r7
 800cf26:	f7f3 f987 	bl	8000238 <__aeabi_uidivmod>
 800cf2a:	9b03      	ldr	r3, [sp, #12]
 800cf2c:	3e01      	subs	r6, #1
 800cf2e:	5c5b      	ldrb	r3, [r3, r1]
 800cf30:	7033      	strb	r3, [r6, #0]
 800cf32:	002b      	movs	r3, r5
 800cf34:	0005      	movs	r5, r0
 800cf36:	429f      	cmp	r7, r3
 800cf38:	d9f3      	bls.n	800cf22 <_printf_i+0x11e>
 800cf3a:	2f08      	cmp	r7, #8
 800cf3c:	d109      	bne.n	800cf52 <_printf_i+0x14e>
 800cf3e:	6823      	ldr	r3, [r4, #0]
 800cf40:	07db      	lsls	r3, r3, #31
 800cf42:	d506      	bpl.n	800cf52 <_printf_i+0x14e>
 800cf44:	6863      	ldr	r3, [r4, #4]
 800cf46:	6922      	ldr	r2, [r4, #16]
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	dc02      	bgt.n	800cf52 <_printf_i+0x14e>
 800cf4c:	2330      	movs	r3, #48	; 0x30
 800cf4e:	3e01      	subs	r6, #1
 800cf50:	7033      	strb	r3, [r6, #0]
 800cf52:	9b04      	ldr	r3, [sp, #16]
 800cf54:	1b9b      	subs	r3, r3, r6
 800cf56:	6123      	str	r3, [r4, #16]
 800cf58:	9b07      	ldr	r3, [sp, #28]
 800cf5a:	0021      	movs	r1, r4
 800cf5c:	9300      	str	r3, [sp, #0]
 800cf5e:	9805      	ldr	r0, [sp, #20]
 800cf60:	9b06      	ldr	r3, [sp, #24]
 800cf62:	aa09      	add	r2, sp, #36	; 0x24
 800cf64:	f7ff fede 	bl	800cd24 <_printf_common>
 800cf68:	1c43      	adds	r3, r0, #1
 800cf6a:	d135      	bne.n	800cfd8 <_printf_i+0x1d4>
 800cf6c:	2001      	movs	r0, #1
 800cf6e:	4240      	negs	r0, r0
 800cf70:	b00b      	add	sp, #44	; 0x2c
 800cf72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf74:	2220      	movs	r2, #32
 800cf76:	6809      	ldr	r1, [r1, #0]
 800cf78:	430a      	orrs	r2, r1
 800cf7a:	6022      	str	r2, [r4, #0]
 800cf7c:	0022      	movs	r2, r4
 800cf7e:	2178      	movs	r1, #120	; 0x78
 800cf80:	3245      	adds	r2, #69	; 0x45
 800cf82:	7011      	strb	r1, [r2, #0]
 800cf84:	4a27      	ldr	r2, [pc, #156]	; (800d024 <_printf_i+0x220>)
 800cf86:	e7a7      	b.n	800ced8 <_printf_i+0xd4>
 800cf88:	0648      	lsls	r0, r1, #25
 800cf8a:	d5ac      	bpl.n	800cee6 <_printf_i+0xe2>
 800cf8c:	b2ad      	uxth	r5, r5
 800cf8e:	e7aa      	b.n	800cee6 <_printf_i+0xe2>
 800cf90:	681a      	ldr	r2, [r3, #0]
 800cf92:	680d      	ldr	r5, [r1, #0]
 800cf94:	1d10      	adds	r0, r2, #4
 800cf96:	6949      	ldr	r1, [r1, #20]
 800cf98:	6018      	str	r0, [r3, #0]
 800cf9a:	6813      	ldr	r3, [r2, #0]
 800cf9c:	062e      	lsls	r6, r5, #24
 800cf9e:	d501      	bpl.n	800cfa4 <_printf_i+0x1a0>
 800cfa0:	6019      	str	r1, [r3, #0]
 800cfa2:	e002      	b.n	800cfaa <_printf_i+0x1a6>
 800cfa4:	066d      	lsls	r5, r5, #25
 800cfa6:	d5fb      	bpl.n	800cfa0 <_printf_i+0x19c>
 800cfa8:	8019      	strh	r1, [r3, #0]
 800cfaa:	2300      	movs	r3, #0
 800cfac:	9e04      	ldr	r6, [sp, #16]
 800cfae:	6123      	str	r3, [r4, #16]
 800cfb0:	e7d2      	b.n	800cf58 <_printf_i+0x154>
 800cfb2:	681a      	ldr	r2, [r3, #0]
 800cfb4:	1d11      	adds	r1, r2, #4
 800cfb6:	6019      	str	r1, [r3, #0]
 800cfb8:	6816      	ldr	r6, [r2, #0]
 800cfba:	2100      	movs	r1, #0
 800cfbc:	0030      	movs	r0, r6
 800cfbe:	6862      	ldr	r2, [r4, #4]
 800cfc0:	f000 f834 	bl	800d02c <memchr>
 800cfc4:	2800      	cmp	r0, #0
 800cfc6:	d001      	beq.n	800cfcc <_printf_i+0x1c8>
 800cfc8:	1b80      	subs	r0, r0, r6
 800cfca:	6060      	str	r0, [r4, #4]
 800cfcc:	6863      	ldr	r3, [r4, #4]
 800cfce:	6123      	str	r3, [r4, #16]
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	9a04      	ldr	r2, [sp, #16]
 800cfd4:	7013      	strb	r3, [r2, #0]
 800cfd6:	e7bf      	b.n	800cf58 <_printf_i+0x154>
 800cfd8:	6923      	ldr	r3, [r4, #16]
 800cfda:	0032      	movs	r2, r6
 800cfdc:	9906      	ldr	r1, [sp, #24]
 800cfde:	9805      	ldr	r0, [sp, #20]
 800cfe0:	9d07      	ldr	r5, [sp, #28]
 800cfe2:	47a8      	blx	r5
 800cfe4:	1c43      	adds	r3, r0, #1
 800cfe6:	d0c1      	beq.n	800cf6c <_printf_i+0x168>
 800cfe8:	6823      	ldr	r3, [r4, #0]
 800cfea:	079b      	lsls	r3, r3, #30
 800cfec:	d415      	bmi.n	800d01a <_printf_i+0x216>
 800cfee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cff0:	68e0      	ldr	r0, [r4, #12]
 800cff2:	4298      	cmp	r0, r3
 800cff4:	dabc      	bge.n	800cf70 <_printf_i+0x16c>
 800cff6:	0018      	movs	r0, r3
 800cff8:	e7ba      	b.n	800cf70 <_printf_i+0x16c>
 800cffa:	0022      	movs	r2, r4
 800cffc:	2301      	movs	r3, #1
 800cffe:	9906      	ldr	r1, [sp, #24]
 800d000:	9805      	ldr	r0, [sp, #20]
 800d002:	9e07      	ldr	r6, [sp, #28]
 800d004:	3219      	adds	r2, #25
 800d006:	47b0      	blx	r6
 800d008:	1c43      	adds	r3, r0, #1
 800d00a:	d0af      	beq.n	800cf6c <_printf_i+0x168>
 800d00c:	3501      	adds	r5, #1
 800d00e:	68e3      	ldr	r3, [r4, #12]
 800d010:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d012:	1a9b      	subs	r3, r3, r2
 800d014:	42ab      	cmp	r3, r5
 800d016:	dcf0      	bgt.n	800cffa <_printf_i+0x1f6>
 800d018:	e7e9      	b.n	800cfee <_printf_i+0x1ea>
 800d01a:	2500      	movs	r5, #0
 800d01c:	e7f7      	b.n	800d00e <_printf_i+0x20a>
 800d01e:	46c0      	nop			; (mov r8, r8)
 800d020:	0800d359 	.word	0x0800d359
 800d024:	0800d36a 	.word	0x0800d36a

0800d028 <__retarget_lock_acquire_recursive>:
 800d028:	4770      	bx	lr

0800d02a <__retarget_lock_release_recursive>:
 800d02a:	4770      	bx	lr

0800d02c <memchr>:
 800d02c:	b2c9      	uxtb	r1, r1
 800d02e:	1882      	adds	r2, r0, r2
 800d030:	4290      	cmp	r0, r2
 800d032:	d101      	bne.n	800d038 <memchr+0xc>
 800d034:	2000      	movs	r0, #0
 800d036:	4770      	bx	lr
 800d038:	7803      	ldrb	r3, [r0, #0]
 800d03a:	428b      	cmp	r3, r1
 800d03c:	d0fb      	beq.n	800d036 <memchr+0xa>
 800d03e:	3001      	adds	r0, #1
 800d040:	e7f6      	b.n	800d030 <memchr+0x4>

0800d042 <memcpy>:
 800d042:	2300      	movs	r3, #0
 800d044:	b510      	push	{r4, lr}
 800d046:	429a      	cmp	r2, r3
 800d048:	d100      	bne.n	800d04c <memcpy+0xa>
 800d04a:	bd10      	pop	{r4, pc}
 800d04c:	5ccc      	ldrb	r4, [r1, r3]
 800d04e:	54c4      	strb	r4, [r0, r3]
 800d050:	3301      	adds	r3, #1
 800d052:	e7f8      	b.n	800d046 <memcpy+0x4>

0800d054 <memmove>:
 800d054:	b510      	push	{r4, lr}
 800d056:	4288      	cmp	r0, r1
 800d058:	d902      	bls.n	800d060 <memmove+0xc>
 800d05a:	188b      	adds	r3, r1, r2
 800d05c:	4298      	cmp	r0, r3
 800d05e:	d303      	bcc.n	800d068 <memmove+0x14>
 800d060:	2300      	movs	r3, #0
 800d062:	e007      	b.n	800d074 <memmove+0x20>
 800d064:	5c8b      	ldrb	r3, [r1, r2]
 800d066:	5483      	strb	r3, [r0, r2]
 800d068:	3a01      	subs	r2, #1
 800d06a:	d2fb      	bcs.n	800d064 <memmove+0x10>
 800d06c:	bd10      	pop	{r4, pc}
 800d06e:	5ccc      	ldrb	r4, [r1, r3]
 800d070:	54c4      	strb	r4, [r0, r3]
 800d072:	3301      	adds	r3, #1
 800d074:	429a      	cmp	r2, r3
 800d076:	d1fa      	bne.n	800d06e <memmove+0x1a>
 800d078:	e7f8      	b.n	800d06c <memmove+0x18>

0800d07a <_realloc_r>:
 800d07a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d07c:	0007      	movs	r7, r0
 800d07e:	000d      	movs	r5, r1
 800d080:	0016      	movs	r6, r2
 800d082:	2900      	cmp	r1, #0
 800d084:	d105      	bne.n	800d092 <_realloc_r+0x18>
 800d086:	0011      	movs	r1, r2
 800d088:	f7ff fc4a 	bl	800c920 <_malloc_r>
 800d08c:	0004      	movs	r4, r0
 800d08e:	0020      	movs	r0, r4
 800d090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d092:	2a00      	cmp	r2, #0
 800d094:	d103      	bne.n	800d09e <_realloc_r+0x24>
 800d096:	f7ff fbf9 	bl	800c88c <_free_r>
 800d09a:	0034      	movs	r4, r6
 800d09c:	e7f7      	b.n	800d08e <_realloc_r+0x14>
 800d09e:	f000 f812 	bl	800d0c6 <_malloc_usable_size_r>
 800d0a2:	002c      	movs	r4, r5
 800d0a4:	42b0      	cmp	r0, r6
 800d0a6:	d2f2      	bcs.n	800d08e <_realloc_r+0x14>
 800d0a8:	0031      	movs	r1, r6
 800d0aa:	0038      	movs	r0, r7
 800d0ac:	f7ff fc38 	bl	800c920 <_malloc_r>
 800d0b0:	1e04      	subs	r4, r0, #0
 800d0b2:	d0ec      	beq.n	800d08e <_realloc_r+0x14>
 800d0b4:	0029      	movs	r1, r5
 800d0b6:	0032      	movs	r2, r6
 800d0b8:	f7ff ffc3 	bl	800d042 <memcpy>
 800d0bc:	0029      	movs	r1, r5
 800d0be:	0038      	movs	r0, r7
 800d0c0:	f7ff fbe4 	bl	800c88c <_free_r>
 800d0c4:	e7e3      	b.n	800d08e <_realloc_r+0x14>

0800d0c6 <_malloc_usable_size_r>:
 800d0c6:	1f0b      	subs	r3, r1, #4
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	1f18      	subs	r0, r3, #4
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	da01      	bge.n	800d0d4 <_malloc_usable_size_r+0xe>
 800d0d0:	580b      	ldr	r3, [r1, r0]
 800d0d2:	18c0      	adds	r0, r0, r3
 800d0d4:	4770      	bx	lr
	...

0800d0d8 <_init>:
 800d0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0da:	46c0      	nop			; (mov r8, r8)
 800d0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0de:	bc08      	pop	{r3}
 800d0e0:	469e      	mov	lr, r3
 800d0e2:	4770      	bx	lr

0800d0e4 <_fini>:
 800d0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0e6:	46c0      	nop			; (mov r8, r8)
 800d0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ea:	bc08      	pop	{r3}
 800d0ec:	469e      	mov	lr, r3
 800d0ee:	4770      	bx	lr
