version: 0.2.1
name: veerwolf_0.7.5
toplevel: veerwolf_pack_cc
dependencies:
  ::veerwolf-veer_el2_pack_config:0.7.5: []
  ::cdc_utils:0.1-r1: []
  chipsalliance.org:cores:VeeR_EL2:1.4: []
  fusesoc:utils:generators:0.1.7: []
  pulp-platform.org::common_cells:1.20.0: []
  ::uart16550:1.5.5-r1: []
  ::verilog-arbiter:0-r3: []
  ::wb_common:1.0.3: []
  pulp-platform.org::axi:0.25.0:
  - pulp-platform.org::common_cells:1.20.0
  ::wb_intercon:1.4.1:
  - ::cdc_utils:0.1-r1
  - ::verilog-arbiter:0-r3
  - ::wb_common:1.0.3
  ::veerwolf:0.7.5:
  - chipsalliance.org:cores:VeeR_EL2:1.4
  - fusesoc:utils:generators:0.1.7
  - pulp-platform.org::axi:0.25.0
  - ::uart16550:1.5.5-r1
  - ::wb_intercon:1.4.1
  - ::veerwolf-wolfpack:0.7.5
  - ::veerwolf-intercon:0.7.5
  - ::veerwolf-veer_el2_pack_config:0.7.5
  - ::veerwolf-wb_nospi_intercon:0.7.5
  ::veerwolf-wolfpack:0.7.5: []
  ::veerwolf-intercon:0.7.5: []
  ::veerwolf-wb_nospi_intercon:0.7.5: []
parameters:
  bootrom_file:
    datatype: file
    paramtype: vlogparam
    description: Verilog hex file to use as boot ROM
  cpu_type:
    datatype: str
    paramtype: vlogparam
    description: Controls whether to use VeeR EH1 or VeeR EL2. Implicitly set by the
      target
    default: EL2
tool_options:
  gatemate:
    device: CCGM1A1
    yosys_synth_options:
    - -nomx8
    p_r_options:
    - -cCP
    - --verbose
filters: []
flow_options: {}
hooks:
  pre_build:
  - name: sv2vpre
    cmd:
    - bash
    - sv2vpre.sh
    env:
      FILES_ROOT: src/veerwolf_0.7.5
files:
- file_type: systemVerilogSource
  name: config/common_defines.vh
  core: ::veerwolf-veer_el2_pack_config:0.7.5
- file_type: systemVerilogSource
  name: config/el2_pdef.vh
  core: ::veerwolf-veer_el2_pack_config:0.7.5
- file_type: systemVerilogSource
  is_include_file: true
  name: src/veerwolf-veer_el2_pack_config_0.7.5/el2_param.vh
  core: ::veerwolf-veer_el2_pack_config:0.7.5
- file_type: systemVerilogSource
  is_include_file: true
  name: src/veerwolf-veer_el2_pack_config_0.7.5/pic_map_auto.h
  core: ::veerwolf-veer_el2_pack_config:0.7.5
- file_type: verilogSource
  name: src/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v
  core: ::cdc_utils:0.1-r1
- file_type: verilogSource
  name: src/cdc_utils_0.1-r1/rtl/verilog/cc561.v
  core: ::cdc_utils:0.1-r1
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/include/el2_def.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lib/el2_lib.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lib/beh_lib.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/el2_mem.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/el2_pic_ctrl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/el2_dma_ctrl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_aln_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_compress_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_ifc_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_bp_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_ic_mem.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_mem_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu_iccm_mem.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/ifu/el2_ifu.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dec/el2_dec_decode_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dec/el2_dec_gpr_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dec/el2_dec_ib_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dec/el2_dec_tlu_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dec/el2_dec_trigger.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dec/el2_dec.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/exu/el2_exu_alu_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/exu/el2_exu_mul_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/exu/el2_exu_div_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/exu/el2_exu.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_bus_buffer.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_clkdomain.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_addrcheck.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_lsc_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_stbuf.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_bus_intf.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_ecc.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_dccm_mem.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_dccm_ctl.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lsu/el2_lsu_trigger.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dbg/el2_dbg.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dmi/dmi_wrapper.v
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dmi/dmi_jtag_to_core_sync.v
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/dmi/rvjtag_tap.v
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/lib/mem_lib.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/el2_veer.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EL2_1.4/chipsalliance.org_cores_VeeR_EL2_1.4/design/el2_veer_wrapper.sv
  core: chipsalliance.org:cores:VeeR_EL2:1.4
- file_type: systemVerilogSource
  is_include_file: true
  include_path: src/pulp-platform.org__common_cells_1.20.0/include
  name: src/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/sync.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/unread.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: verilogSource
  is_include_file: true
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_defines.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/verilog-arbiter_0-r3/src/arbiter.v
  core: ::verilog-arbiter:0-r3
- file_type: verilogSource
  is_include_file: true
  name: src/wb_common_1.0.3/wb_common_params.v
  core: ::wb_common:1.0.3
- file_type: verilogSource
  is_include_file: true
  name: src/wb_common_1.0.3/wb_common.v
  core: ::wb_common:1.0.3
- file_type: systemVerilogSource
  is_include_file: true
  include_path: src/pulp-platform.org__axi_0.25.0/include
  name: src/pulp-platform.org__axi_0.25.0/include/axi/assign.svh
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  is_include_file: true
  include_path: src/pulp-platform.org__axi_0.25.0/include
  name: src/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_cut.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_join.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_cdc.v
  core: ::wb_intercon:1.4.1
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_arbiter.v
  core: ::wb_intercon:1.4.1
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_data_resize.v
  core: ::wb_intercon:1.4.1
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_mux.v
  core: ::wb_intercon:1.4.1
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veer_el2_wrapper.sv
  core: ::veerwolf:0.7.5
- file_type: user
  name: pack_rom.vh
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/dpram64.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/axi2wb.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/wb_mem_wrapper.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_syscon.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_nospi.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_pack_cc.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_tile.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/clk_gen_cc.v
  core: ::veerwolf:0.7.5
- file_type: verilogSource
  name: src/veerwolf_0.7.5/rtl/axi_ram.v
  core: ::veerwolf:0.7.5
- file_type: CCF
  name: src/veerwolf_0.7.5/data/cc.ccf
  core: ::veerwolf:0.7.5
- file_type: user
  name: sv2vpre.sh
  core: ::veerwolf:0.7.5
- file_type: user
  name: sv2vpre.py
  core: ::veerwolf:0.7.5
- file_type: verilogSource
  name: src/veerwolf-wolfpack_0.7.5/veerwolf_pack.v
  core: ::veerwolf-wolfpack:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf-intercon_0.7.5/axi_intercon.v
  core: ::veerwolf-intercon:0.7.5
- file_type: verilogSource
  is_include_file: true
  name: src/veerwolf-intercon_0.7.5/axi_intercon.vh
  core: ::veerwolf-intercon:0.7.5
- file_type: verilogSource
  name: src/veerwolf-wb_nospi_intercon_0.7.5/wb_intercon.v
  core: ::veerwolf-wb_nospi_intercon:0.7.5
- file_type: verilogSource
  is_include_file: true
  name: src/veerwolf-wb_nospi_intercon_0.7.5/wb_intercon.vh
  core: ::veerwolf-wb_nospi_intercon:0.7.5
vpi: []
