

================================================================
== Synthesis Summary Report of 'matrixtrans'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:45:40 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        matrixtrans
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |             Modules            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |             & Loops            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ matrixtrans                   |     -|  1.06|     8195|  4.098e+04|         -|     8196|     -|        no|     -|   -|  258 (~0%)|  664 (~0%)|    -|
    | + matrixtrans_Pipeline_loop_0  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_0                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_1  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_1                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_2  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_2                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_3  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_3                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_4  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_4                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_5  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_5                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_6  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_6                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    | + matrixtrans_Pipeline_loop_7  |     -|  1.06|     8194|  4.097e+04|         -|     8194|     -|        no|     -|   -|   31 (~0%)|   81 (~0%)|    -|
    |  o loop_7                      |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|     -|   -|          -|          -|    -|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+-----------+----------+
| Port               | Direction | Bitwidth |
+--------------------+-----------+----------+
| array_0_address0   | out       | 13       |
| array_0_q0         | in        | 32       |
| array_1_address0   | out       | 13       |
| array_1_q0         | in        | 32       |
| array_2_address0   | out       | 13       |
| array_2_q0         | in        | 32       |
| array_3_address0   | out       | 13       |
| array_3_q0         | in        | 32       |
| array_4_address0   | out       | 13       |
| array_4_q0         | in        | 32       |
| array_5_address0   | out       | 13       |
| array_5_q0         | in        | 32       |
| array_6_address0   | out       | 13       |
| array_6_q0         | in        | 32       |
| array_7_address0   | out       | 13       |
| array_7_q0         | in        | 32       |
| results_0_address0 | out       | 13       |
| results_0_d0       | out       | 32       |
| results_1_address0 | out       | 13       |
| results_1_d0       | out       | 32       |
| results_2_address0 | out       | 13       |
| results_2_d0       | out       | 32       |
| results_3_address0 | out       | 13       |
| results_3_d0       | out       | 32       |
| results_4_address0 | out       | 13       |
| results_4_d0       | out       | 32       |
| results_5_address0 | out       | 13       |
| results_5_d0       | out       | 32       |
| results_6_address0 | out       | 13       |
| results_6_d0       | out       | 32       |
| results_7_address0 | out       | 13       |
| results_7_d0       | out       | 32       |
+--------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| array_0   | in        | int*     |
| array_1   | in        | int*     |
| array_2   | in        | int*     |
| array_3   | in        | int*     |
| array_4   | in        | int*     |
| array_5   | in        | int*     |
| array_6   | in        | int*     |
| array_7   | in        | int*     |
| results_0 | out       | int*     |
| results_1 | out       | int*     |
| results_2 | out       | int*     |
| results_3 | out       | int*     |
| results_4 | out       | int*     |
| results_5 | out       | int*     |
| results_6 | out       | int*     |
| results_7 | out       | int*     |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+--------------------+---------+----------+
| Argument  | HW Interface       | HW Type | HW Usage |
+-----------+--------------------+---------+----------+
| array_0   | array_0_address0   | port    | offset   |
| array_0   | array_0_ce0        | port    |          |
| array_0   | array_0_q0         | port    |          |
| array_1   | array_1_address0   | port    | offset   |
| array_1   | array_1_ce0        | port    |          |
| array_1   | array_1_q0         | port    |          |
| array_2   | array_2_address0   | port    | offset   |
| array_2   | array_2_ce0        | port    |          |
| array_2   | array_2_q0         | port    |          |
| array_3   | array_3_address0   | port    | offset   |
| array_3   | array_3_ce0        | port    |          |
| array_3   | array_3_q0         | port    |          |
| array_4   | array_4_address0   | port    | offset   |
| array_4   | array_4_ce0        | port    |          |
| array_4   | array_4_q0         | port    |          |
| array_5   | array_5_address0   | port    | offset   |
| array_5   | array_5_ce0        | port    |          |
| array_5   | array_5_q0         | port    |          |
| array_6   | array_6_address0   | port    | offset   |
| array_6   | array_6_ce0        | port    |          |
| array_6   | array_6_q0         | port    |          |
| array_7   | array_7_address0   | port    | offset   |
| array_7   | array_7_ce0        | port    |          |
| array_7   | array_7_q0         | port    |          |
| results_0 | results_0_address0 | port    | offset   |
| results_0 | results_0_ce0      | port    |          |
| results_0 | results_0_we0      | port    |          |
| results_0 | results_0_d0       | port    |          |
| results_1 | results_1_address0 | port    | offset   |
| results_1 | results_1_ce0      | port    |          |
| results_1 | results_1_we0      | port    |          |
| results_1 | results_1_d0       | port    |          |
| results_2 | results_2_address0 | port    | offset   |
| results_2 | results_2_ce0      | port    |          |
| results_2 | results_2_we0      | port    |          |
| results_2 | results_2_d0       | port    |          |
| results_3 | results_3_address0 | port    | offset   |
| results_3 | results_3_ce0      | port    |          |
| results_3 | results_3_we0      | port    |          |
| results_3 | results_3_d0       | port    |          |
| results_4 | results_4_address0 | port    | offset   |
| results_4 | results_4_ce0      | port    |          |
| results_4 | results_4_we0      | port    |          |
| results_4 | results_4_d0       | port    |          |
| results_5 | results_5_address0 | port    | offset   |
| results_5 | results_5_ce0      | port    |          |
| results_5 | results_5_we0      | port    |          |
| results_5 | results_5_d0       | port    |          |
| results_6 | results_6_address0 | port    | offset   |
| results_6 | results_6_ce0      | port    |          |
| results_6 | results_6_we0      | port    |          |
| results_6 | results_6_d0       | port    |          |
| results_7 | results_7_address0 | port    | offset   |
| results_7 | results_7_ce0      | port    |          |
| results_7 | results_7_we0      | port    |          |
| results_7 | results_7_d0       | port    |          |
+-----------+--------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------+-----+--------+----------+-----+--------+---------+
| Name                           | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------+-----+--------+----------+-----+--------+---------+
| + matrixtrans                  | 0   |        |          |     |        |         |
|  + matrixtrans_Pipeline_loop_0 | 0   |        |          |     |        |         |
|    add_ln23_fu_79_p2           |     |        | add_ln23 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_1 | 0   |        |          |     |        |         |
|    add_ln27_fu_79_p2           |     |        | add_ln27 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_2 | 0   |        |          |     |        |         |
|    add_ln31_fu_79_p2           |     |        | add_ln31 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_3 | 0   |        |          |     |        |         |
|    add_ln35_fu_79_p2           |     |        | add_ln35 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_4 | 0   |        |          |     |        |         |
|    add_ln39_fu_79_p2           |     |        | add_ln39 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_5 | 0   |        |          |     |        |         |
|    add_ln43_fu_79_p2           |     |        | add_ln43 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_6 | 0   |        |          |     |        |         |
|    add_ln47_fu_79_p2           |     |        | add_ln47 | add | fabric | 0       |
|  + matrixtrans_Pipeline_loop_7 | 0   |        |          |     |        |         |
|    add_ln51_fu_79_p2           |     |        | add_ln51 | add | fabric | 0       |
+--------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

