/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= in_data[79:76];
  assign celloutsig_0_3z = in_data[36:20] % { 1'h1, _00_[2], _00_, celloutsig_0_2z, _00_, _00_ };
  assign celloutsig_0_4z = in_data[31:26] % { 1'h1, celloutsig_0_1z[0], _00_ };
  assign celloutsig_1_0z = in_data[118:116] % { 1'h1, in_data[174:173] };
  assign celloutsig_1_1z = in_data[151:131] % { 1'h1, in_data[115:96] };
  assign celloutsig_1_2z = { celloutsig_1_1z[19:1], celloutsig_1_0z } % { 1'h1, in_data[120:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_3z = celloutsig_1_1z[5:3] % { 1'h1, celloutsig_1_2z[19:18] };
  assign celloutsig_1_4z = celloutsig_1_2z[18:7] % { 1'h1, in_data[171:167], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_1z[13:4] % { 1'h1, celloutsig_1_4z[9:1] };
  assign celloutsig_1_6z = in_data[112:109] % { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[137], celloutsig_1_0z } % { 1'h1, celloutsig_1_6z[2:0] };
  assign celloutsig_1_8z = { celloutsig_1_1z[12:3], celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[13:2] };
  assign celloutsig_1_9z = { celloutsig_1_2z[16:15], celloutsig_1_3z } % { 1'h1, celloutsig_1_3z[1], celloutsig_1_3z[2:1], in_data[96] };
  assign celloutsig_1_10z = { celloutsig_1_2z[13:10], celloutsig_1_0z } % { 1'h1, in_data[162:157] };
  assign celloutsig_1_13z = in_data[185:179] % { 1'h1, in_data[189], celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[54:52] % { 1'h1, _00_[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_5z[2], celloutsig_1_7z, celloutsig_1_9z } % { 1'h1, celloutsig_1_8z[9:1] };
  assign celloutsig_1_15z = { celloutsig_1_8z[12], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_15z % { 1'h1, celloutsig_1_14z[5:3] };
  assign celloutsig_1_17z = celloutsig_1_10z % { 1'h1, celloutsig_1_13z[5:0] };
  assign celloutsig_1_18z = { in_data[120:102], celloutsig_1_17z } % { 1'h1, celloutsig_1_4z[10:5], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_5z[3:2], celloutsig_1_14z } % { 1'h1, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[8:6] % { 1'h1, celloutsig_0_1z[1:0] };
  assign { out_data[153:128], out_data[107:96], out_data[48:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
