Platform = amd64

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/raid7_2/userb07/b7902143/.synopsys_dv_prefs.tcl
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb07/b7902143/hw4/cache_dm.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file cache_controller.v
Opening include file cache_sram_dm.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/hw4/cache_dm.v
Opening include file cache_controller.v
Opening include file cache_sram_dm.v

Inferred memory devices in process
	in routine cache_sram_dm line 36 in file
		'cache_sram_dm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sram_reg       | Flip-flop | 1240  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cache_sram_dm/29 |   8    |   155   |      3       |
======================================================
Warning:  cache_controller.v:182: signed to unsigned conversion occurs. (VER-318)
Warning:  cache_controller.v:209: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 102 in file
	'cache_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 146 in file
	'cache_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cache_controller line 136 in file
		'cache_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| cache_controller/182 |  128   |    1    |      7       |
==========================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/hw4/cache_sram_dm.db:cache_sram_dm'
Loaded 3 designs.
Current design is 'cache_sram_dm'.
Current design is 'cache'.
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
Warning: Setting attribute 'fix_multiple_port_nets' on design 'cache'. (UIO-59)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design cache has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cache_sram_dm'
Information: Added key list 'DesignWare' to design 'cache_sram_dm'. (DDB-72)
  Processing 'cache_controller'
  Processing 'cache'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:15  100092.3      0.30     405.9      83.4                                0.00  
    0:00:15  100075.3      0.30     405.9      83.4                                0.00  
    0:00:15  100075.3      0.30     405.9      83.4                                0.00  
    0:00:17  100038.0      0.30     405.7      83.4                                0.00  
    0:00:17  100038.0      0.30     405.7      83.4                                0.00  
    0:00:17  100038.0      0.30     405.7      83.4                                0.00  
    0:00:18   65977.9      2.33    4238.1      81.7                                0.00  
    0:00:19   66276.7      2.22    4109.8      81.6                                0.00  
    0:00:19   66269.9      2.16    4122.8      81.6                                0.00  
    0:00:19   66292.0      2.15    3938.0      81.6                                0.00  
    0:00:19   66337.8      2.12    4026.1      81.6                                0.00  
    0:00:19   66364.9      2.10    3972.2      81.6                                0.00  
    0:00:19   66375.1      1.97    3742.3      81.6                                0.00  
    0:00:20   66397.2      2.16    4220.6      81.6                                0.00  
    0:00:20   66427.7      1.89    3480.8      81.6                                0.00  
    0:00:20   66431.1      1.85    3432.7      81.6                                0.00  
    0:00:20   66461.7      1.81    3322.6      81.6                                0.00  
    0:00:20   66436.2      1.78    3309.7      81.6                                0.00  
    0:00:20   66451.5      1.69    3051.3      81.6                                0.00  
    0:00:20   66449.8      1.69    3065.6      81.6                                0.00  
    0:00:21   66468.5      1.66    2998.1      81.6                                0.00  
    0:00:21   66468.5      1.66    2998.1      81.6                                0.00  
    0:00:21   66468.5      1.66    2998.1      81.6                                0.00  
    0:00:21   66468.5      1.66    2998.1      81.6                                0.00  
    0:00:21   66514.3      1.64    2945.0      68.0                                0.00  
    0:00:21   66636.5      1.64    2929.6      60.0                                0.00  
    0:00:21   66775.7      1.64    2916.4      55.3                                0.00  
    0:00:21   66774.0      1.64    2901.9      51.2                                0.00  
    0:00:21   66762.1      1.64    2892.1      48.9                                0.00  
    0:00:21   66877.6      1.64    2881.9      46.5                                0.00  
    0:00:21   66959.0      1.64    2868.2      43.6                                0.00  
    0:00:21   66999.8      1.64    2861.6      42.4                                0.00  
    0:00:22   67079.6      1.64    2859.0      41.9                                0.00  
    0:00:22   67079.6      1.64    2859.0      41.9                                0.00  
    0:00:22   67702.5      1.16    2442.0      41.3 cache_controller_U/cache_sram_dm_U/sram_reg[5][130]/E      0.00  
    0:00:24   68227.0      0.87    1857.6      41.3 cache_controller_U/cache_sram_dm_U/sram_reg[5][130]/E      0.00  
    0:00:24   68724.3      0.72    1500.7      41.3 cache_controller_U/cache_sram_dm_U/sram_reg[5][130]/E      0.00  
    0:00:26   68773.6      0.31     448.1      37.5 cache_controller_U/cache_sram_dm_U/sram_reg[5][130]/E      0.00  
    0:00:26   69004.4      0.27     338.5      33.8                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:26   69004.4      0.27     338.5      33.8                                0.00  
    0:00:26   69656.2      0.13     126.6       0.0 cache_controller_U/cache_sram_dm_U/sram_reg[6][51]/E      0.00  
    0:00:27   69853.1      0.01       1.6       0.6 cache_controller_U/cache_sram_dm_U/sram_reg[0][58]/D      0.00  
    0:00:27   69758.0      0.00       0.0       0.6                                0.00  
    0:00:27   69747.9      0.00       0.0       0.6                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:27   69747.9      0.00       0.0       0.6                                0.00  
    0:00:28   69758.0      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28   69758.0      0.00       0.0       0.0                                0.00  
    0:00:28   69758.0      0.00       0.0       0.0                                0.00  
    0:00:28   68473.1      0.02       5.6       0.0                                0.00  
    0:00:28   67897.7      0.02       4.5       0.0                                0.00  
    0:00:28   67595.6      0.03       7.8       0.0                                0.00  
    0:00:28   67412.2      0.08      53.9       0.0                                0.00  
    0:00:28   67354.5      0.03      11.2       0.0                                0.00  
    0:00:28   67354.5      0.03      11.2       0.0                                0.00  
    0:00:29   67493.7      0.00       0.0       0.0                                0.00  
    0:00:29   66332.7      0.45     211.9       0.0                                0.00  
    0:00:29   65898.2      0.45     213.7       0.0                                0.00  
    0:00:29   65826.9      0.49     274.7       0.0                                0.00  
    0:00:29   65826.9      0.49     274.7       0.0                                0.00  
    0:00:29   65826.9      0.49     274.7       0.0                                0.00  
    0:00:29   65826.9      0.49     274.7       0.0                                0.00  
    0:00:29   65826.9      0.49     274.7       0.0                                0.00  
    0:00:29   65826.9      0.49     274.7       0.0                                0.00  
    0:00:30   66368.3      0.17      80.1       0.0 cache_controller_U/cache_sram_dm_U/sram_reg[4][111]/E      0.00  
    0:00:31   66826.6      0.11      25.4       0.0 cache_controller_U/cache_sram_dm_U/sram_reg[2][2]/E      0.00  
    0:00:32   66998.1      0.00       0.0       0.0                                0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cache' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'cache_controller_U/cache_sram_dm_U/clk': 1243 load(s), 1 driver(s)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/userb07/b7902143/hw4/cache_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'cache' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Writing verilog file '/home/raid7_2/userb07/b7902143/hw4/cache_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module cache_controller using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file 'cache_syn.ddc'.
 
****************************************
check_design summary:
Version:     N-2017.09-SP2
Date:        Wed May 19 18:54:49 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     2

Cells                                                              26
    Connected to power or ground (LINT-32)                          1
    Nets connected to multiple pins on same cell (LINT-33)         25
--------------------------------------------------------------------------------

Warning: In design 'cache_sram_dm', port 'addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cache_sram_dm', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cache_controller', a pin on submodule 'cache_sram_dm_U' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata_i[154]' is connected to logic 1. 
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[29]' is connected to pins 'addr_i[29]', 'wdata_i[152]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[28]' is connected to pins 'addr_i[28]', 'wdata_i[151]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[27]' is connected to pins 'addr_i[27]', 'wdata_i[150]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[26]' is connected to pins 'addr_i[26]', 'wdata_i[149]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[25]' is connected to pins 'addr_i[25]', 'wdata_i[148]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[24]' is connected to pins 'addr_i[24]', 'wdata_i[147]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[23]' is connected to pins 'addr_i[23]', 'wdata_i[146]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[22]' is connected to pins 'addr_i[22]', 'wdata_i[145]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[21]' is connected to pins 'addr_i[21]', 'wdata_i[144]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[20]' is connected to pins 'addr_i[20]', 'wdata_i[143]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[19]' is connected to pins 'addr_i[19]', 'wdata_i[142]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[18]' is connected to pins 'addr_i[18]', 'wdata_i[141]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[17]' is connected to pins 'addr_i[17]', 'wdata_i[140]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[16]' is connected to pins 'addr_i[16]', 'wdata_i[139]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[15]' is connected to pins 'addr_i[15]', 'wdata_i[138]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[14]' is connected to pins 'addr_i[14]', 'wdata_i[137]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[13]' is connected to pins 'addr_i[13]', 'wdata_i[136]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[12]' is connected to pins 'addr_i[12]', 'wdata_i[135]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[11]' is connected to pins 'addr_i[11]', 'wdata_i[134]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[10]' is connected to pins 'addr_i[10]', 'wdata_i[133]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[9]' is connected to pins 'addr_i[9]', 'wdata_i[132]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[8]' is connected to pins 'addr_i[8]', 'wdata_i[131]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[7]' is connected to pins 'addr_i[7]', 'wdata_i[130]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[6]' is connected to pins 'addr_i[6]', 'wdata_i[129]''.
Warning: In design 'cache_controller', the same net is connected to more than one pin on submodule 'cache_sram_dm_U'. (LINT-33)
   Net 'proc_addr_i[5]' is connected to pins 'addr_i[5]', 'wdata_i[128]''.
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cache
Version: N-2017.09-SP2
Date   : Wed May 19 18:54:49 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: proc_addr[4]
              (input port clocked by CLK)
  Endpoint: cache_controller_U/cache_sram_dm_U/sram_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cache              tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.30       0.80 f
  proc_addr[4] (in)                                       0.03       0.83 f
  U37/Y (BUFX20)                                          0.08       0.91 f
  cache_controller_U/proc_addr_i[4] (cache_controller)
                                                          0.00       0.91 f
  cache_controller_U/cache_sram_dm_U/addr_i[4] (cache_sram_dm)
                                                          0.00       0.91 f
  cache_controller_U/cache_sram_dm_U/U609/Y (NOR2X2)      0.15       1.06 r
  cache_controller_U/cache_sram_dm_U/U582/Y (AND2X8)      0.12       1.18 r
  cache_controller_U/cache_sram_dm_U/U136/Y (INVX16)      0.03       1.21 f
  cache_controller_U/cache_sram_dm_U/U137/Y (INVX8)       0.06       1.27 r
  cache_controller_U/cache_sram_dm_U/U635/Y (CLKBUFX20)
                                                          0.14       1.41 r
  cache_controller_U/cache_sram_dm_U/U617/Y (AND2X1)      0.17       1.58 r
  cache_controller_U/cache_sram_dm_U/U724/Y (NOR2X2)      0.07       1.65 f
  cache_controller_U/cache_sram_dm_U/U725/Y (NAND4X2)     0.15       1.80 r
  cache_controller_U/cache_sram_dm_U/U356/Y (XNOR2X4)     0.11       1.90 r
  cache_controller_U/cache_sram_dm_U/U1262/Y (AND3X8)     0.11       2.01 r
  cache_controller_U/cache_sram_dm_U/U134/Y (NAND4X4)     0.07       2.09 f
  cache_controller_U/cache_sram_dm_U/U1260/Y (NOR4X8)     0.11       2.20 r
  cache_controller_U/cache_sram_dm_U/hit_o (cache_sram_dm)
                                                          0.00       2.20 r
  cache_controller_U/U107/Y (NAND2X6)                     0.05       2.25 f
  cache_controller_U/U110/Y (NAND2X6)                     0.05       2.30 r
  cache_controller_U/cache_sram_dm_U/write_i (cache_sram_dm)
                                                          0.00       2.30 r
  cache_controller_U/cache_sram_dm_U/U619/Y (AND2X8)      0.10       2.40 r
  cache_controller_U/cache_sram_dm_U/U621/Y (NAND2X2)     0.06       2.46 f
  cache_controller_U/cache_sram_dm_U/U620/Y (BUFX12)      0.09       2.56 f
  cache_controller_U/cache_sram_dm_U/U664/Y (OAI31X2)     0.15       2.71 r
  cache_controller_U/cache_sram_dm_U/U3/Y (BUFX6)         0.10       2.80 r
  cache_controller_U/cache_sram_dm_U/U15/Y (BUFX6)        0.08       2.89 r
  cache_controller_U/cache_sram_dm_U/U237/Y (INVX3)       0.12       3.01 f
  cache_controller_U/cache_sram_dm_U/U275/Y (CLKINVX12)
                                                          0.13       3.14 r
  cache_controller_U/cache_sram_dm_U/sram_reg[7][0]/E (EDFFXL)
                                                          0.00       3.14 r
  data arrival time                                                  3.14

  clock CLK (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.10       3.40
  cache_controller_U/cache_sram_dm_U/sram_reg[7][0]/CK (EDFFXL)
                                                          0.00       3.40 r
  library setup time                                     -0.26       3.14
  data required time                                                 3.14
  --------------------------------------------------------------------------
  data required time                                                 3.14
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


 
****************************************
Report : area
Design : cache
Version: N-2017.09-SP2
Date   : Wed May 19 18:54:49 2021
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                         1116
Number of nets:                          4018
Number of cells:                         3097
Number of combinational cells:           1850
Number of sequential cells:              1245
Number of macros/black boxes:               0
Number of buf/inv:                        587
Number of references:                      11

Combinational area:              22712.909235
Buf/Inv area:                     7879.330865
Noncombinational area:           44285.167240
Macro/Black Box area:                0.000000
Net Interconnect area:          435308.919434

Total cell area:                 66998.076475
Total area:                     502306.995908

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------
cache                             66998.0765    100.0    830.0286      0.0000  0.0000  cache
cache_controller_U                66168.0478     98.8   6254.9189     84.8700  0.0000  cache_controller
cache_controller_U/cache_sram_dm_U
                                  59828.2589     89.3  15627.9617  44200.2972  0.0000  cache_sram_dm
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------
Total                                                  22712.9092  44285.1672  0.0000


Thank you...
