
Cadence Tempus(TM) Timing Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.14-e038_1, built Thu Dec 19 15:29:27 PST 2024
Options:	-stylus -no_gui 
Date:		Fri Mar  7 08:51:47 2025
Host:		sccc14333710 (x86_64 w/Linux 4.12.14-122.201-default) (10cores*10cpus*Intel(R) Xeon(R) W-2155 CPU @ 3.30GHz 14080KB)
OS:		SUSE Linux Enterprise Server 12 SP5

License:
		[08:51:47.483281] Configured Lic search path (23.02-s006): 5280@cadence01p.elic.intel.com:5280@cadence10p.elic.intel.com:5280@cadence20p.elic.intel.com:5280@cadence63p.elic.intel.com:5280@cadence76p.elic.intel.com:5280@cadence75p.elic.intel.com:5280@cadence17b.elic.intel.com::5280@cadence01b.elic.intel.com

		tpsxl	Tempus Timing Signoff Solution XL	23.1	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.

***************************************************************************************
WARNING: R&D BUILD - use only as directed by your Cadence support team.
INFO:    The prefix [DEV] has been added to the prompt as a reminder of that situation.
***************************************************************************************



***********************************************************************************************************
This build has not been tested or validated. Limit usage to validating specific bug fixes or enhancements.
Need to migrate to next available yellow version as soon as it is available.
This engineering build is for use by INTEL for the GRAPHICS project.
It should not be used for other purposes.
This build will expire on 12/31/2025
***********************************************************************************************************


The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
environment variable TMPDIR is '/tmp/ssv_tmpdir_27220_eb011866-d429-4040-bb62-c150495e5cec_MOJmPR'.
#@ Processing -execute option
@[DEV]tempus 1> 
@[DEV]tempus 1> gvim run_MMMC.tcl 
@[DEV]tempus 2> set_distribute_host -local
invalid command name "set_distribute_host"
set_multi_cpu_usage -local_cpu 2
invalid command name "set_distribute_host"
@[DEV]tempus 3> set_multi_cpu_usage -local_cpu 2
@[DEV]tempus 4> 

@[DEV]tempus 4> 

@[DEV]tempus 4> 

@[DEV]tempus 4> #read_mmmc ../scripts/MCMM_setup.tcl
#read_mmmc ../scripts/MCMM_setup.tcl
@[DEV]tempus 5> read_mmmc ./MCMM_setup_correctAocv.tcl
read_mmmc ./MCMM_setup_correctAocv.tcl
#@ Begin verbose source (pre): 
@@file 1: create_library_set -name libset_fast\
   -timing\
    [list ../../libs/liberty/FreePDK45_lib_v1.0_typical.lib\
    ../../libs/liberty/FreePDK45_lib_v1.0_typical_LVT.lib\
    ../../libs/MACRO/LIBERTY/pllclk.lib\
    ../../libs/MACRO/LIBERTY/ram_256x16A.lib\
    ../../libs/MACRO/LIBERTY/rom_512x16A.lib]\
   -aocv\
    [list ../../aocv/aocvCorrected_fast.aocv]
@@file 10: create_library_set -name libset_slow\
   -timing\
    [list ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib\
    ../../libs/liberty/FreePDK45_lib_v1.0_worst_LVT.lib\
    ../../libs/MACRO/LIBERTY/pllclk.lib\
    ../../libs/MACRO/LIBERTY/ram_256x16A.lib\
    ../../libs/MACRO/LIBERTY/rom_512x16A.lib]\
   -aocv\
    [list ../../aocv/aocvCorrected_slow.aocv]
@file 19:
@@file 20: create_timing_condition -name slow_tc -library_sets [list libset_slow]
@@file 21: create_timing_condition -name fast_tc -library_sets [list libset_fast]
@file 22:
@@file 23: create_rc_corner -name RCMAX\
   -pre_route_res 1\
   -post_route_res 1\
   -pre_route_cap 1\
   -post_route_cap 1\
   -post_route_cross_cap 1\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0
@file 31:
@file 32:
@@file 33: create_rc_corner -name RCMAXDRV\
   -pre_route_res 1.5\
   -post_route_res 1.5\
   -pre_route_cap 1.5\
   -post_route_cap 1.5\
   -post_route_cross_cap 1.5\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0
@file 41:
@file 42:
@file 43:
@@file 44: create_rc_corner -name RCMIN\
   -pre_route_res 1\
   -post_route_res 1\
   -pre_route_cap 1\
   -post_route_cap 1\
   -post_route_cross_cap 1\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0
@file 52:
@@file 53: create_delay_corner -name fast_min -timing_condition {fast_tc} -rc_corner RCMIN 
@@file 54: create_delay_corner -name slow_max -timing_condition {slow_tc} -rc_corner RCMAX
@@file 55: create_delay_corner -name DRV_max -timing_condition {slow_tc} -rc_corner RCMAXDRV
@file 56:
@@file 57: create_constraint_mode -name functional_mode -sdc_files [list ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc]
@@file 58: create_constraint_mode -name scan_mode -sdc_files [list ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.scan.sdc]
@@file 59: create_constraint_mode -name test_mode -sdc_files [list ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.test.sdc]
@file 60:
@@file 61: create_analysis_view -name func_slow_max -constraint_mode functional_mode -delay_corner slow_max
@@file 62: create_analysis_view -name func_slow_max_DRV -constraint_mode functional_mode -delay_corner DRV_max
@@file 63: create_analysis_view -name func_fast_min -constraint_mode functional_mode -delay_corner fast_min
@file 64:
@@file 65: create_analysis_view -name scan_fast_min -constraint_mode scan_mode -delay_corner fast_min
@file 66:
@@file 67: create_analysis_view -name test_fast_min -constraint_mode test_mode -delay_corner fast_min
@file 68:
@@file 69: set_analysis_view -setup [list func_slow_max] -hold [list func_fast_min scan_fast_min test_fast_min] -drv [list func_slow_max_DRV]
Number of views requested 3 are allowed with the current licenses... continuing with set_analysis_view.
@file 70:
#@ End verbose source: ./MCMM_setup_correctAocv.tcl
Starting library reading in 'Multi-threaded flow' (with '2' threads)
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib.
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'rise_transition' on line 26657 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The rise_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for rise_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26657)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'fall_transition' on line 26646 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The fall_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for fall_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26646)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_rise' on line 26635 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_rise group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_rise group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26635)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_fall' on line 26624 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_fall group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_fall group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26624)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'rise_transition' on line 26710 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The rise_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for rise_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26710)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'fall_transition' on line 26699 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The fall_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for fall_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26699)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_rise' on line 26688 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_rise group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_rise group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26688)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_fall' on line 26677 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_fall group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_fall group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26677)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'rise_transition' on line 26763 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The rise_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for rise_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26763)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'fall_transition' on line 26752 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The fall_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for fall_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26752)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_rise' on line 26741 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_rise group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_rise group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26741)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_fall' on line 26730 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_fall group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_fall group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26730)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'rise_transition' on line 26816 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The rise_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for rise_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26816)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'fall_transition' on line 26805 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The fall_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for fall_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26805)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_rise' on line 26794 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_rise group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_rise group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26794)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_fall' on line 26783 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_fall group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_fall group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26783)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'rise_transition' on line 26869 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The rise_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for rise_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26869)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'fall_transition' on line 26858 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The fall_transition group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for fall_transition group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26858)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_rise' on line 26847 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_rise group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_rise group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26847)
**ERROR: (TECHLIB-1175):	Template name 'Timing_7_7' used in group 'cell_fall' on line 26836 is not defined in the library. To fix this issue, define the missing template in the library. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
**ERROR: (TECHLIB-1256):	The cell_fall group 'Timing_7_7' is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for cell_fall group 'Timing_7_7' to find the details of the issues in this group. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26836)
Message <TECHLIB-1175> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Message <TECHLIB-1256> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26617)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26670)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26723)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26776)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26829)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26882)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26935)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26988)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27041)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27094)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27147)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27200)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27253)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27306)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27359)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27412)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27465)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27518)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27571)
**ERROR: (TECHLIB-9143):	Timing group defined in library has either missing or incorrectly defined lookup tables(s) for cell 'OAI33_X1'. This timing group will be ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 27624)
Message <TECHLIB-9143> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VDD' referenced by the pg_pin 'VDD' in the cell 'OAI33_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26281)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VSS' referenced by the pg_pin 'VSS' in the cell 'OAI33_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26285)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'A1' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26552)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'A1' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26553)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'A2' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26562)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'A2' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26563)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'A3' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26572)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'A3' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26573)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'B1' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26582)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'B1' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26583)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'B2' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26592)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'B2' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26593)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'B3' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26602)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'B3' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26603)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'OAI33_X1'. The attribute 'related_power_pin' specified for the pin 'ZN' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26612)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'OAI33_X1'. The attribute 'related_ground_pin' specified for the pin 'ZN' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 26613)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VDD' referenced by the pg_pin 'VDD' in the cell 'HA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30077)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VSS' referenced by the pg_pin 'VSS' in the cell 'HA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30081)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'HA_X1'. The attribute 'related_power_pin' specified for the pin 'A' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30108)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'HA_X1'. The attribute 'related_ground_pin' specified for the pin 'A' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30109)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'HA_X1'. The attribute 'related_power_pin' specified for the pin 'B' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30118)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'HA_X1'. The attribute 'related_ground_pin' specified for the pin 'B' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30119)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VDD' has been read in the cell 'HA_X1'. The attribute 'related_power_pin' specified for the pin 'CO' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30128)
**ERROR: (TECHLIB-702):	No pg_pin with name 'VSS' has been read in the cell 'HA_X1'. The attribute 'related_ground_pin' specified for the pin 'CO' is being ignored. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30129)
Message <TECHLIB-702> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VDD' referenced by the pg_pin 'VDD' in the cell 'FA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30641)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VSS' referenced by the pg_pin 'VSS' in the cell 'FA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst.lib, Line 30645)
Read 116 cells in library FreePDK45_lib_v1.0.
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_worst_LVT.lib.
Read 134 cells in library NangateOpenCellLibrary_lvt.
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/MACRO/LIBERTY/pllclk.lib.
Read 1 cells in library pllclk.
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/MACRO/LIBERTY/ram_256x16A.lib.
Read 1 cells in library USERLIB.
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib.
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VDD' referenced by the pg_pin 'VDD' in the cell 'HA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib, Line 30078)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VSS' referenced by the pg_pin 'VSS' in the cell 'HA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib, Line 30082)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VDD' referenced by the pg_pin 'VDD' in the cell 'FA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib, Line 30641)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VSS' referenced by the pg_pin 'VSS' in the cell 'FA_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib, Line 30645)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VDD' referenced by the pg_pin 'VDD' in the cell 'OAI33_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib, Line 26282)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'VSS' referenced by the pg_pin 'VSS' in the cell 'OAI33_X1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical.lib, Line 26286)
Read 116 cells in library FreePDK45_lib_v1.0.
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/liberty/FreePDK45_lib_v1.0_typical_LVT.lib.
Read 134 cells in library NangateOpenCellLibrary_lvt.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '2' threads)
Reading   timing library /nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/libs/MACRO/LIBERTY/rom_512x16A.lib.
Read 1 cells in library USERLIB.
Library reading multithread flow ended.
timing_initialized
@[DEV]tempus 6> 

@[DEV]tempus 6> read_netlist "../../design/dtmf_recvr_core/dtmf_recvr_core.v.gz" ; # 8269 instances
read_netlist "../../design/dtmf_recvr_core/dtmf_recvr_core.v.gz" ; # 8269 instances
#% Begin Load netlist data ... (date=03/07 09:10:55, mem=1667.4M)
*** Begin netlist parsing (mem=1668.1M) ***
Reading verilog netlist '../../design/dtmf_recvr_core/dtmf_recvr_core.v.gz'

*** Memory Usage v#2 (Current mem = 1824.773M, initial mem = 868.367M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=1824.8M) ***
#% End Load netlist data ... (date=03/07 09:10:56, total cpu=0:00:00.6, real=0:00:01.0, peak res=1825.0M, current mem=1817.0M)
Top level cell is dtmf_recvr_core.
Building hierarchical netlist for Cell dtmf_recvr_core ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 539 modules.
** info: there are 8234 stdCell insts.
** info: there are 8231 stdCell insts with at least one signal pin.

*** Memory Usage v#2 (Current mem = 2177.668M, initial mem = 868.367M) ***
@[DEV]tempus 7> init_design
init_design
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
Extraction setup Started for TopCell dtmf_recvr_core 
../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc
Summary of Active RC-Corners : 
 
 Analysis View: func_slow_max
    RC-Corner Name        : RCMAX
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
 
 Analysis View: func_slow_max_DRV
    RC-Corner Name        : RCMAXDRV
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1.5
    RC-Corner PostRoute Cap Factor        : 1.5
    RC-Corner PostRoute XCap Factor       : 1.5
 
 Analysis View: func_fast_min
    RC-Corner Name        : RCMIN
    RC-Corner Index       : 2
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
 
 Analysis View: scan_fast_min
    RC-Corner Name        : RCMIN
    RC-Corner Index       : 2
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
 
 Analysis View: test_fast_min
    RC-Corner Name        : RCMIN
    RC-Corner Index       : 2
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Reading libset_slow AOCV File '/nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/aocv/aocvCorrected_slow.aocv'
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
Reading libset_fast AOCV File '/nfs/site/disks/vmisd_vclp_efficiency/rcg/rcg/Tempus201_STA_RAK/t/remove/basicSTA/basicSTA/aocv/aocvCorrected_fast.aocv'
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
Multithreaded Timing Analysis is initialized with 2 threads

Reading timing constraints file '../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.test.sdc' ...
Current (total cpu=0:00:19.9, real=0:19:10, peak res=2588.1M, current mem=2588.1M)
Number of path exceptions in the constraint file = 7
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
create_clock                                      | 7              | 0              
set_false_path                                    | 7              | 0              
set_propagated_clock                              | 1              | 0              
set_dont_use                                      | 12             | 0              
get_pins                                          | 8              | 0              
set_clock_gating_check                            | 2              | 0              
set_output_delay                                  | 203            | 0              
::set_wire_load_mode                              | 1              | 0              
get_clocks                                        | 406            | 0              
get_ports                                         | 404            | 0              
get_cells                                         | 300            | 0              
set_input_delay                                   | 196            | 0              
set_clock_uncertainty                             | 2              | 0              
get_lib_cells                                     | 12             | 0              
set_dont_touch                                    | 300            | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2626.3M, current mem=2626.3M)
Current (total cpu=0:00:20.0, real=0:19:10, peak res=2626.3M, current mem=2626.3M)
Reading timing constraints file '../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc' ...
Current (total cpu=0:00:20.1, real=0:19:10, peak res=2626.4M, current mem=2626.4M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'channelin' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'channelin' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 19).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'domain_ctrl*' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'domain_ctrl*' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'channelout*' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'channelout*' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 21).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'domain_enout*' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'domain_enout*' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 22).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc, Line 22).

Number of path exceptions in the constraint file = 19
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 2              | 0              
set_dont_touch                                    | 300            | 0              
get_lib_cells                                     | 12             | 0              
set_input_delay                                   | 202            | 0              
get_clocks                                        | 414            | 0              
::set_wire_load_mode                              | 1              | 0              
set_false_path                                    | 7              | 0              
set_case_analysis                                 | 3              | 0              
set_propagated_clock                              | 1              | 0              
set_dont_use                                      | 12             | 0              
get_pins                                          | 8              | 0              
create_clock                                      | 7              | 0              
get_cells                                         | 300            | 0              
get_ports                                         | 415            | 0              
set_output_delay                                  | 205            | 0              
set_clock_gating_check                            | 2              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc completed, with 8 Warnings and 8 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2627.1M, current mem=2627.1M)
Current (total cpu=0:00:20.2, real=0:19:11, peak res=2627.1M, current mem=2627.1M)
Reading timing constraints file '../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.scan.sdc' ...
Current (total cpu=0:00:20.3, real=0:19:11, peak res=2627.1M, current mem=2627.1M)
Number of path exceptions in the constraint file = 9
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 2              | 0              
set_dont_touch                                    | 300            | 0              
get_lib_cells                                     | 12             | 0              
set_input_delay                                   | 196            | 0              
set_multicycle_path                               | 2              | 0              
all_registers                                     | 2              | 0              
get_clocks                                        | 406            | 0              
::set_wire_load_mode                              | 1              | 0              
set_false_path                                    | 7              | 0              
set_case_analysis                                 | 2              | 0              
set_propagated_clock                              | 1              | 0              
set_dont_use                                      | 12             | 0              
get_pins                                          | 8              | 0              
create_clock                                      | 7              | 0              
get_cells                                         | 300            | 0              
get_ports                                         | 407            | 0              
set_output_delay                                  | 203            | 0              
set_clock_gating_check                            | 2              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2629.0M, current mem=2629.0M)
Current (total cpu=0:00:20.4, real=0:19:11, peak res=2629.0M, current mem=2629.0M)
Total number of combinational cells: 182
Total number of sequential cells: 49
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUF_X1_L BUF_X2_L BUF_X4_L BUF_X8_L BUF_X16_L BUF_X32_L CLKBUF_X1_L CLKBUF_X2_L CLKBUF_X3_L
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1_L INV_X2_L INV_X4_L INV_X8_L INV_X16_L INV_X32_L INV_X1 INV_X16 INV_X2 INV_X32 INV_X8 INV_X4
Total number of usable inverters: 12
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X8 BUF_X4
Total number of identified usable delay cells: 6
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

@[DEV]tempus 8> 
@[DEV]tempus 8> read_spef -rc_corner RCMAX "../../design/dtmf_recvr_core/SPEF/corner_worst_RCMAX.spef.gz"
read_spef -rc_corner RCMAX "../../design/dtmf_recvr_core/SPEF/corner_worst_RCMAX.spef.gz"
***  ***
@[DEV]tempus 9> read_spef -rc_corner RCMIN "../../design/dtmf_recvr_core/SPEF/corner_worst_RCMIN.spef.gz"read_spef -rc_corner RCMIN "../../design/dtmf_recvr_core/SPEF/corner_worst_RCMIN.spef.gz"

***  ***

@[DEV]tempus 10> 
@[DEV]tempus 10> update_timing
update_timing
***  ***
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2578.453125 CPU=0:00:00.0 REAL=0:00:00.0) 
**WARN: (IMPTS-471):	The software has determined that the Liberty timing libraries being imported do not share the same units scaling setting for capacitance. The software will use units of 1pf for the default interpretation of values in commands, timing constraints, and timing reports. You can use the root attributes: ui_units_capacitance to override the default units scaling derived from the timing libraries.
#################################################################################
# Design Name: dtmf_recvr_core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=2576.41)
**WARN: (IMPMSMV-1810):	Net FE_OFCN543_FE_OFN407_tdsp_data_out_13_, driver FE_OFCC543_FE_OFN407_tdsp_data_out_13_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[13] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN541_ds_datain_10_, driver FE_OFCC541_ds_datain_10_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[10] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
../../design/dtmf_recvr_core/SDC/dtmf_recvr_core.pr.sdc
**WARN: (IMPMSMV-1810):	Net FE_OFCN540_FE_OFN14_tdsp_data_out_12_, driver FE_OFCC540_FE_OFN14_tdsp_data_out_12_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[12] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN537_ds_datain_7_, driver FE_OFCC537_ds_datain_7_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[7] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN534_FE_OFN47_ds_datain_2_, driver FE_OFCC534_FE_OFN47_ds_datain_2_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[2] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN532_ds_datain_14_, driver FE_OFCC532_ds_datain_14_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[14] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN530_p_addrs_5_, driver FE_OFCC530_p_addrs_5_/Z (cell BUF_X32) voltage 0.8 does not match receiver ROM_512x16_0_INST/A[5] (cell rom_512x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN528_p_addrs_6_, driver FE_OFCC528_p_addrs_6_/Z (cell BUF_X32) voltage 0.8 does not match receiver ROM_512x16_0_INST/A[6] (cell rom_512x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN526_p_addrs_7_, driver FE_OFCC526_p_addrs_7_/Z (cell BUF_X32) voltage 0.8 does not match receiver ROM_512x16_0_INST/A[7] (cell rom_512x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN524_p_addrs_8_, driver FE_OFCC524_p_addrs_8_/Z (cell BUF_X32) voltage 0.8 does not match receiver ROM_512x16_0_INST/A[8] (cell rom_512x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net refclk__L2_N0, driver refclk__L2_I0/ZN (cell INV_X32) voltage 0.8 does not match receiver PLLCLK_INST/refclk (cell pllclk) voltage 1.98 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net m_ram_clk__L5_N0, driver m_ram_clk__L5_I0/Z (cell BUF_X32) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/CLK (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net m_clk__L3_N0, driver m_clk__L3_I0/ZN (cell INV_X32) voltage 0.8 does not match receiver ROM_512x16_0_INST/CLK (cell rom_512x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net m_dsram_clk__L1_N0, driver m_dsram_clk__L1_I0/Z (cell BUF_X32) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/CLK (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN479_FE_OFN12_tdsp_data_out_10_, driver FE_OFCC479_FE_OFN12_tdsp_data_out_10_/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[10] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN475_FE_OFN21_tdsp_data_out_9_, driver FE_OFCC475_FE_OFN21_tdsp_data_out_9_/Z (cell BUF_X32) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[9] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN474_FE_OFN30_tdsp_data_out_11_, driver FE_OFCC474_FE_OFN30_tdsp_data_out_11_/Z (cell BUF_X32) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[11] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN467_FE_OFN55_tdsp_data_out_1_, driver FE_OFCC467_FE_OFN55_tdsp_data_out_1_/Z (cell BUF_X32) voltage 0.8 does not match receiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[1] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFCN430_ds_datain_15_, driver FE_OFCC430_ds_datain_15_/Z (cell BUF_X8) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[15] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFN112_n_70, driver FE_OFC112_n_70/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/A[1] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (IMPMSMV-1810):	Net FE_OFN109_n_74, driver FE_OFC109_n_74/Z (cell BUF_X16) voltage 0.8 does not match receiver RAM_256x16_TEST_INST/RAM_256x16_INST/A[2] (cell ram_256x16A) voltage 1.2 for view func_slow_max.
**WARN: (EMS-62):	Message <IMPMSMV-1810> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPMSMV-1810> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
End delay calculation. (MEM=2714.69 CPU=0:00:05.0 REAL=0:00:02.0)
Begin loading slews from CTE ...
Loading slews from CTE completed...
End delay calculation (fullDC). (MEM=2708.32 CPU=0:00:05.6 REAL=0:00:03.0)
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view func_slow_max at pin PLLCLK_INST/clk1x because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view func_slow_max_DRV at pin PLLCLK_INST/clk1x because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view func_fast_min at pin PLLCLK_INST/clk1x because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view scan_fast_min at pin PLLCLK_INST/clk1x because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view test_fast_min at pin PLLCLK_INST/clk1x because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
0
@[DEV]tempus 11> 

@[DEV]tempus 11> report_annotated_parasitics
**WARN: (IMPEXT-6165):	Command report_annotated_parasitics is issued before the parasitic data is made available. Parasitic annotation summary will be reported with zero parasitic data. Load the parasitic data for correct annotation report before issuing report_annotated_parasitics.
####################################################################
# report_annotated_parasitics: Fri Mar  7 09:11:14 2025
#   view: func_slow_max
#   -list_not_annotated
####################################################################
#
# list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
# unit: pF, Ohm

# Summary of Annotated Parasitics:
+------------------------------------------------------------------------------+
|    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
+---------------------+------------+---------------------+---------------------+
| total               |       8751 |          0  0.00%   |       8751 100.00%   |
+---------------------+------------+---------------------+---------------------+
| 0-term:floating (*) |        336 |          0  0.00%   |        336 100.00%   |
| no drive (*)        |          2 |          0  0.00%   |          2 100.00%   |
| 1-term:no load      |          5 |          0  0.00%   |          5 100.00%   |
| real net (complete) |       8408 |          0  0.00%   |       8408 100.00%   |
| real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
| zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
+------------------------------------------------------------------------------+
Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.

+-----------------------------------------------------------------+
| Annotated |    Res ( Ohm)   |    Cap (pF)     |    XCap (pF)    |
+-----------+-----------------+-----------------+-----------------+
| Count     |             0   |             0   |             0   |
| Value     |        0.0000   |        0.0000   |        0.0000   |
+-----------------------------------------------------------------+
16
@[DEV]tempus 12> exit

*** Memory Usage v#2 (Current mem = 2692.250M, initial mem = 868.367M) ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       595  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPTS-471            7  The software has determined that the Lib...
WARNING   IMPEXT-6165          1  Command report_annotated_parasitics is i...
WARNING   TA-1082              5  Detected a missing clock arrival for one...
WARNING   TCLCMD-513           8  The software could not find a matching o...
ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
ERROR     TCLNL-312            4  %s: Invalid list of pins: '%s'           
ERROR     TECHLIB-702         64  No pg_pin with name '%s' has been read i...
ERROR     TECHLIB-704         12  The voltage_map attribute with name '%s'...
ERROR     TECHLIB-1175       528  Template name '%s' used in group '%s' on...
ERROR     TECHLIB-1256       528  The %s is being ignored due to errors in...
ERROR     TECHLIB-9143       132  Timing group defined in library has eith...
*** Message Summary: 616 warning(s), 1272 error(s)

--- Ending "Tempus Timing Solution" (totcpu=0:00:28.3, real=0:19:41, mem=2692.2M) ---
