{
	"Gate Swap" : [],
	"Ref Des" : [],
	"Pin Swap" : [],
	"Component Property" : [],
	"Net Property" : [],
	"Pin Property" : [],
	"Component" : [],
	"Net" : [
		{
			"Name" : "N00184",
			"C_PATH" : "@wilkinson.schematic1(sch_1):n00184",
			"Logical" : "N00184",
			"Physical" : null
		}
	],
	"Connection" : [
		{
			"Name" : "R1.2",
			"C_PATH" : "@wilkinson.schematic1(sch_1):ins96@analog.\\r.normal\\(chips):\\2\\",
			"Logical" : "N00184",
			"Physical" : "NC"
		},
		{
			"Name" : "R1.1",
			"C_PATH" : "@wilkinson.schematic1(sch_1):ins96@analog.\\r.normal\\(chips):\\1\\",
			"Logical" : "N00184",
			"Physical" : "NC"
		},
		{
			"Name" : "U1.1",
			"C_PATH" : "@wilkinson.schematic1(sch_1):ins24@library1.\\ioport.normal\\(chips):IOPIN",
			"Logical" : "N00184",
			"Physical" : "NC"
		},
		{
			"Name" : "U2.1",
			"C_PATH" : "@wilkinson.schematic1(sch_1):ins59@library1.\\ioport.normal\\(chips):IOPIN",
			"Logical" : "N00184",
			"Physical" : "NC"
		},
		{
			"Name" : "U3.1",
			"C_PATH" : "@wilkinson.schematic1(sch_1):ins73@library1.\\ioport.normal\\(chips):IOPIN",
			"Logical" : "N00184",
			"Physical" : "NC"
		}
	]
}
