
---------- Begin Simulation Statistics ----------
final_tick                               1278169829000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64535                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702188                       # Number of bytes of host memory used
host_op_rate                                    64724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22260.63                       # Real time elapsed on the host
host_tick_rate                               57418404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436598319                       # Number of instructions simulated
sim_ops                                    1440802089                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.278170                       # Number of seconds simulated
sim_ticks                                1278169829000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.334154                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177667009                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203433595                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13461965                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273326160                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21665621                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23154536                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1488915                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346167213                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188031                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100296                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8788612                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545928                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35401710                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       66465989                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316550953                       # Number of instructions committed
system.cpu0.commit.committedOps            1318654549                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2373360564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555606                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303598                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1717488413     72.37%     72.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    406047851     17.11%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84835693      3.57%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87916438      3.70%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24729463      1.04%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8828447      0.37%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3875612      0.16%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4236937      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35401710      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2373360564                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143470                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273922696                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171298                       # Number of loads committed
system.cpu0.commit.membars                    4203762                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203768      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063313     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271586     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184215     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318654549                       # Class of committed instruction
system.cpu0.commit.refs                     558455825                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316550953                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318654549                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.935782                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.935782                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            452875401                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4725916                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176722366                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1407004370                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944983747                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974510062                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8800107                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8192845                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6122227                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346167213                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249044178                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1436876072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5013875                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1424657998                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26946932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135829                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936941550                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199332630                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559006                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2387291544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597649                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1367657579     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               755850854     31.66%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156851305      6.57%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90171731      3.78%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7732806      0.32%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4712565      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108342      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101626      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104736      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2387291544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      161264262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8918315                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336375742                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537772                       # Inst execution rate
system.cpu0.iew.exec_refs                   586818604                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155860073                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              367027963                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431279577                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106229                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3230602                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158044434                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1385046017                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430958531                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9070195                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1370542468                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1314667                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8259351                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8800107                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12302630                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20208824                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39199                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11941                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4796930                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26108279                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4759907                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11941                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       745475                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8172840                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579973316                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1359151875                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897288                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520403240                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533303                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1359250399                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1681512357                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876668488                       # number of integer regfile writes
system.cpu0.ipc                              0.516587                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516587                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205646      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770425298     55.84%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833152      0.86%     57.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100433      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435593998     31.57%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155454091     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1379612664                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2962960                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002148                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 609966     20.59%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1939560     65.46%     86.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               413432     13.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1378369930                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5149717933                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1359151829                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1451448938                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1378735875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1379612664                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310142                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       66391464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238196                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           322                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26950145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2387291544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805231                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1382907574     57.93%     57.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          702699332     29.44%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249482804     10.45%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39359918      1.65%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7363606      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3378030      0.14%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1407443      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             463958      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             228879      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2387291544                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541331                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18348494                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1812062                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431279577                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158044434                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1902                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2548555806                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7784222                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              394928422                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197697                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14931818                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               957015260                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14155937                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20631                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1715888297                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1397249994                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          906510578                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                966838123                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29234237                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8800107                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             59543203                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61312873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1715888257                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166429                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5914                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32752101                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5910                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3723055238                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2784202747                       # The number of ROB writes
system.cpu0.timesIdled                       29869963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1869                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.648419                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20789740                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22934476                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2785188                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30779910                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1074063                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1099246                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25183                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35407100                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48256                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099993                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1984006                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115791                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3953351                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17123984                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047366                       # Number of instructions committed
system.cpu1.commit.committedOps             122147540                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471866550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258860                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.019892                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    422183795     89.47%     89.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24703238      5.24%     94.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8685118      1.84%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7089686      1.50%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1992533      0.42%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       732757      0.16%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2138221      0.45%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       387851      0.08%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3953351      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471866550                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797487                       # Number of function calls committed.
system.cpu1.commit.int_insts                116584984                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173100                       # Number of loads committed
system.cpu1.commit.membars                    4200110                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200110      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655622     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273093     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018571      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147540                       # Class of committed instruction
system.cpu1.commit.refs                      41291676                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047366                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147540                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.963376                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.963376                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            379173887                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               879300                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19827354                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146060802                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23472777                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65478849                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1985585                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2069247                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5197515                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35407100                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21741829                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    449136511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               202831                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151630854                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5573534                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074417                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23385312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21863803                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318691                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         475308613                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.747429                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               377459968     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62079874     13.06%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19776685      4.16%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12444488      2.62%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3040538      0.64%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  440889      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65406      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     541      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     224      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           475308613                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         484259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2084533                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30628750                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281391                       # Inst execution rate
system.cpu1.iew.exec_refs                    45680547                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11552116                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313778303                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34961987                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100654                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1979890                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11958441                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139227667                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34128431                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2013941                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133883734                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1427246                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6141302                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1985585                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10116385                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1085140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32622                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2101                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15674                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4788887                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       839865                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2101                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539518                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1545015                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77212923                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132300658                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843407                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65121901                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278064                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132370455                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169814841                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89113907                       # number of integer regfile writes
system.cpu1.ipc                              0.252310                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252310                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200219      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85459489     62.89%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36697902     27.00%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9539920      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135897675                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2877626                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021175                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 623407     21.66%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1812900     63.00%     84.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               441317     15.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134575068                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         750201970                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132300646                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156309397                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132926703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135897675                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300964                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17080126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           220407                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           300                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7256325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    475308613                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.285915                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.779713                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          393756250     82.84%     82.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50238015     10.57%     93.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19224433      4.04%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5745852      1.21%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3914947      0.82%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             979646      0.21%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             891745      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             397050      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             160675      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      475308613                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285624                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13566831                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1235580                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34961987                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11958441                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       475792872                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2080539473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339520761                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677417                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14445242                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27042989                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4209951                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46771                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182854693                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143793446                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96949948                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65495463                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21855171                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1985585                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41230592                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15272531                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182854681                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33223                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29988287                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           595                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   607184463                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281993735                       # The number of ROB writes
system.cpu1.timesIdled                           8546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4966011                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                26610                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5180514                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14335654                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8785889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17502604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2357140                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70784                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69819620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5375550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139638625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5446334                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5584339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3812924                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4903654                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3200960                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3200953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5584339                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26287896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26287896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    806285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               806285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8786026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8786026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8786026                       # Request fanout histogram
system.membus.respLayer1.occupancy        46254630470                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34978455426                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    324343083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   613837649.581446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1791151500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1274277712000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3892117000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212399123                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212399123                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212399123                       # number of overall hits
system.cpu0.icache.overall_hits::total      212399123                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36645054                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36645054                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36645054                       # number of overall misses
system.cpu0.icache.overall_misses::total     36645054                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479824245997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479824245997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479824245997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479824245997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249044177                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249044177                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249044177                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249044177                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13093.833782                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13093.833782                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13093.833782                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13093.833782                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3300                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          555                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.896552                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    69.375000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34558233                       # number of writebacks
system.cpu0.icache.writebacks::total         34558233                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2086788                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2086788                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2086788                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2086788                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34558266                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34558266                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34558266                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34558266                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 425638759499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 425638759499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 425638759499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 425638759499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138764                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138764                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138764                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138764                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12316.554294                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12316.554294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12316.554294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12316.554294                       # average overall mshr miss latency
system.cpu0.icache.replacements              34558233                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212399123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212399123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36645054                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36645054                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479824245997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479824245997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249044177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249044177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13093.833782                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13093.833782                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2086788                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2086788                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34558266                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34558266                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 425638759499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 425638759499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12316.554294                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12316.554294                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246957136                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34558233                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.146116                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532646619                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532646619                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499791797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499791797                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499791797                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499791797                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56774114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56774114                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56774114                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56774114                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1660953688739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1660953688739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1660953688739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1660953688739                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556565911                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556565911                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556565911                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556565911                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102008                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102008                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102008                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102008                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29255.475281                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29255.475281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29255.475281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29255.475281                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11978004                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       426907                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           230507                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4968                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.963732                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.931361                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32592486                       # number of writebacks
system.cpu0.dcache.writebacks::total         32592486                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25092478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25092478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25092478                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25092478                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31681636                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31681636                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31681636                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31681636                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 592569588641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 592569588641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 592569588641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 592569588641                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056923                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056923                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056923                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056923                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18703.882231                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18703.882231                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18703.882231                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18703.882231                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32592486                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364187542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364187542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41198025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41198025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 999996648000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 999996648000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405385567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405385567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24272.926870                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24272.926870                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15578290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15578290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25619735                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25619735                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 412828059000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 412828059000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16113.674049                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16113.674049                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135604255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135604255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15576089                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15576089                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 660957040739                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 660957040739                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180344                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180344                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.103030                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103030                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42434.082184                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42434.082184                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9514188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9514188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6061901                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6061901                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 179741529641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 179741529641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29651.017006                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29651.017006                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11642500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11642500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6630.125285                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6630.125285                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       910500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       910500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       836500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       836500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037828                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037828                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5690.476190                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5690.476190                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       690500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       690500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4697.278912                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4697.278912                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188580                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188580                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911716                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911716                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92555757500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92555757500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100296                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100296                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434089                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434089                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101518.189327                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101518.189327                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911714                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911714                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91644039000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91644039000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100518.407088                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100518.407088                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999371                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533579070                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32593122                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.370910                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999371                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149941242                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149941242                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34465227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29504669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              529400                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64505514                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34465227                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29504669                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6218                       # number of overall hits
system.l2.overall_hits::.cpu1.data             529400                       # number of overall hits
system.l2.overall_hits::total                64505514                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3087366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3788                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2128281                       # number of demand (read+write) misses
system.l2.demand_misses::total                5312470                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93035                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3087366                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3788                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2128281                       # number of overall misses
system.l2.overall_misses::total               5312470                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7907808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 309648258499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    338654500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 225366563999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     543261285498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7907808500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 309648258499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    338654500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 225366563999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    543261285498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34558262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32592035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69817984                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34558262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32592035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69817984                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.094728                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.378573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.800804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.094728                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.378573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.800804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84998.210351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100295.286823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89401.927138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105891.357391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102261.525335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84998.210351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100295.286823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89401.927138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105891.357391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102261.525335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2256                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        20                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     112.800000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2960442                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3812924                       # number of writebacks
system.l2.writebacks::total                   3812924                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         186653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          97129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              283806                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        186653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         97129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             283806                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2900713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2031152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5028664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2900713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2031152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3768065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8796729                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6976342500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 265911634999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    300379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 195413886999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 468602243998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6976342500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 265911634999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    300379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 195413886999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 332767598759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 801369842757                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.377873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.764257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.377873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.764257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74999.919370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91671.128788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79444.459138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96208.401439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93186.230776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74999.919370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91671.128788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79444.459138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96208.401439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88312.595127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91098.616629                       # average overall mshr miss latency
system.l2.replacements                       14137555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8992736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8992736                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8992736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8992736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60569597                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60569597                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60569597                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60569597                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3768065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3768065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 332767598759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 332767598759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88312.595127                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88312.595127                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.656250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7258.620690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4210                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       581500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       415000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       996500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.906250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.656250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20051.724138                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19761.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19930                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       176000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       375000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       551000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19555.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19736.842105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19678.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4971277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           164400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5135677                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2012959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1427902                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3440861                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203986193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153573198000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  357559391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6984236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8576538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.288215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.401195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101336.486734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107551.637297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103915.674304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161053                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82923                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243976                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1851906                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1344979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3196885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171939934000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131263667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303203601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92844.849577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97595.328254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94843.449483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34465227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34471445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3788                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7907808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    338654500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8246463000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34558262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34568268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.378573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84998.210351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89401.927138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85170.496680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6976342500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    300379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7276722000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.377873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74999.919370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79444.459138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75173.524520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24533392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       365000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24898392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1074407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       700379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1774786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105662065499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71793365999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 177455431498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25607799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26673178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98344.543082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102506.451506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99986.945749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25600                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        39806                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1048807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       686173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1734980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  93971700999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64150219999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 158121920998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.644065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89598.659238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93489.863342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91137.604467                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                47                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          110                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             156                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       952500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1190000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2142500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.780142                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.741935                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.768473                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8659.090909                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25869.565217                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13733.974359                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           90                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          116                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1765500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       504000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2269500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.638298                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.419355                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19616.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19384.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19564.655172                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   142848740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14137642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.104142                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.260344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.307163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.153504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.675053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.594646                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.535318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1129182610                       # Number of tag accesses
system.l2.tags.data_accesses               1129182610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5953088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     185799360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        241984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    240162880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          562258688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5953088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       241984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6195072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244027136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244027136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2903115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2032834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3752545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8785292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3812924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3812924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4657509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145363594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101787238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    187895908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             439893569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4657509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4846830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190919180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190919180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190919180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4657509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145363594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101787238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    187895908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            630812749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3727959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2804751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2017382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3752243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006172502750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18388616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509279                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8785292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3812924                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8785292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3812924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 114120                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 84965                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            501599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            503269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            543011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            935129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            519951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            550136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            506038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            499201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            561300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           511418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           504068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           526297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           499638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           499178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           510714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            247996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 312304714875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43355860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            474889189875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36016.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54766.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5332102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1733417                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8785292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3812924                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2822118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1867228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  919321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  771791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  688898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  409284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  333973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  271347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  196373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  123873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  91290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 249866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 251976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5333574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.782210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.866734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.837894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3869230     72.54%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       663661     12.44%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       258777      4.85%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       218678      4.10%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58923      1.10%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28279      0.53%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18988      0.36%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17350      0.33%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       199688      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5333574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.821073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.848064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.849317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229262    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202971     88.53%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2637      1.15%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16598      7.24%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5093      2.22%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1453      0.63%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              380      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              114      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              554955008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7303680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238587520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               562258688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244027136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    439.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1278169812500                       # Total gap between requests
system.mem_ctrls.avgGap                     101456.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5952960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    179504064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       241984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129112448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    240143552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238587520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4657409.262005041353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 140438351.717657387257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189320.694722798042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101013531.277775123715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 187880785.910805583000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186663395.259973704815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2903115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2032834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3752545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3812924                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3124616348                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 146396321739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142043523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 111114690012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 214111518253                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30518603098613                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33591.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50427.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37567.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54659.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57057.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8003989.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18866264760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10027642350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29365663320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9817979580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100897458480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     253267293450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     277539493920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       699781795860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.487337                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 718542815131                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42680820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 516946193869                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19215517860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10213270980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32546504760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9641815020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100897458480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     387235703310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     164723990880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       724474261290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.805948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 423870232887                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42680820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 811618776113                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11684482073.033709                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59512591564.143593                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494764314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238250924500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1039918904500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21730787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21730787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21730787                       # number of overall hits
system.cpu1.icache.overall_hits::total       21730787                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11042                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11042                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11042                       # number of overall misses
system.cpu1.icache.overall_misses::total        11042                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    483388999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    483388999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    483388999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    483388999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21741829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21741829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21741829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21741829                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000508                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000508                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000508                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000508                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 43777.304746                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43777.304746                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 43777.304746                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43777.304746                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9974                       # number of writebacks
system.cpu1.icache.writebacks::total             9974                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1036                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1036                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10006                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10006                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10006                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10006                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    423293000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    423293000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    423293000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    423293000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 42303.917649                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42303.917649                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 42303.917649                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42303.917649                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9974                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21730787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21730787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11042                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11042                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    483388999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    483388999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21741829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21741829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000508                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000508                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 43777.304746                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43777.304746                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10006                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10006                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    423293000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    423293000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 42303.917649                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42303.917649                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991087                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21552987                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9974                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2160.917084                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354635500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991087                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999721                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999721                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43493664                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43493664                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32983052                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32983052                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32983052                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32983052                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8717116                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8717116                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8717116                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8717116                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 781394592017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 781394592017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 781394592017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 781394592017                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41700168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41700168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41700168                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41700168                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209043                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209043                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209043                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89639.118261                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89639.118261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89639.118261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89639.118261                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6910743                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       333873                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102510                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4493                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.415306                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.309593                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2657470                       # number of writebacks
system.cpu1.dcache.writebacks::total          2657470                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6831768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6831768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6831768                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6831768                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1885348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1885348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1885348                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1885348                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 160735473389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160735473389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 160735473389                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160735473389                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045212                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045212                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045212                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045212                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85255.068767                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85255.068767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85255.068767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85255.068767                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2657470                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27530075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27530075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5151962                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5151962                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 399656507500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 399656507500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32682037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32682037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157639                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157639                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77573.652038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77573.652038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4086333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4086333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065629                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065629                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  77994130500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77994130500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73190.698170                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73190.698170                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5452977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5452977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3565154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3565154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 381738084517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 381738084517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.395332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107074.781206                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107074.781206                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2745435                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2745435                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819719                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819719                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  82741342889                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  82741342889                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090897                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090897                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100938.666652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100938.666652                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6986500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6986500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.337634                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.337634                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        44500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3695500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3695500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 80336.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80336.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          127                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1052500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1052500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.280973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.280973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8287.401575                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8287.401575                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          127                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       926500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       926500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.280973                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.280973                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7295.275591                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7295.275591                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76429423500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76429423500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099993                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099993                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368166                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368166                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98854.970012                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98854.970012                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75656276500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75656276500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368166                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368166                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97854.970012                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97854.970012                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.902091                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36966140                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2658376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.905535                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354647000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.902091                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90260561                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90260561                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1278169829000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61242254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12805660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60825427                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10324631                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6469777                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            624                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8577371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8577371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34568272                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26673983                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          203                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          203                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103674760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97778216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7973935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209456897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4423455616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171809344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1278720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340169664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936713344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20609507                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244132352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90427789                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.284735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82622952     91.37%     91.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7734045      8.55%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  70784      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90427789                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139637479492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48892724079                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51879012104                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3989040768                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15016984                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3183570764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72550                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703780                       # Number of bytes of host memory used
host_op_rate                                    72662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37605.44                       # Real time elapsed on the host
host_tick_rate                               50668222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728274573                       # Number of instructions simulated
sim_ops                                    2732480752                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.905401                       # Number of seconds simulated
sim_ticks                                1905400935000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.592002                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              333734755                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338500841                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28930385                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        455198110                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             26580                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         110863                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           84283                       # Number of indirect misses.
system.cpu0.branchPred.lookups              474607117                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2003                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1270                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28927641                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198881584                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42976538                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      720638504                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842735692                       # Number of instructions committed
system.cpu0.commit.committedOps             842736700                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3602483006                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.233932                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.133699                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3362325775     93.33%     93.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78316652      2.17%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65611634      1.82%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14455101      0.40%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4308743      0.12%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5671664      0.16%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1292412      0.04%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27524487      0.76%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42976538      1.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3602483006                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15440                       # Number of function calls committed.
system.cpu0.commit.int_insts                829100933                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586940                       # Number of loads committed
system.cpu0.commit.membars                       1536                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1587      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602837639     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230588154     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307440      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842736700                       # Class of committed instruction
system.cpu0.commit.refs                     239895688                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842735692                       # Number of Instructions Simulated
system.cpu0.committedOps                    842736700                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.411790                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.411790                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2652882690                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2846                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           275058555                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1713631870                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               258908685                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                716410354                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28928833                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6284                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58569384                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  474607117                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                365180880                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3311055568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9435221                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2040445593                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57863154                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127652                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         375712789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         333761335                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.548806                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3715699946                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.549142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2388986193     64.29%     64.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               830110209     22.34%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               363111258      9.77%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75113673      2.02%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45683519      1.23%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  135240      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12557184      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     523      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2147      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3715699946                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        2273137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31542843                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               271557182                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.411912                       # Inst execution rate
system.cpu0.iew.exec_refs                   656593074                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10552254                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              937847109                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            422131346                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3294                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22189047                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19181094                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1555649325                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            646040820                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28113087                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1531478093                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6000953                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1061136606                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28928833                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1071784097                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34874778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          157172                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2933                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          849                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    191544406                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9872346                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           849                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12514504                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19028339                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                960016877                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1171156228                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741238                       # average fanout of values written-back
system.cpu0.iew.wb_producers                711600942                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.314999                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1177696456                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1917255486                       # number of integer regfile reads
system.cpu0.int_regfile_writes              895597046                       # number of integer regfile writes
system.cpu0.ipc                              0.226665                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.226665                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2036      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            885476849     56.78%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10573      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  403      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           662449919     42.48%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11651080      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1559591179                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65730930                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042146                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4601752      7.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61126748     93.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2428      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1625319754                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6914347297                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1171155911                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2268562389                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1555644339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1559591179                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4986                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      712912628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13734700                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           433                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    526829682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3715699946                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.419730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.049389                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2951326615     79.43%     79.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          391423154     10.53%     89.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          179473485      4.83%     94.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59435490      1.60%     96.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74669352      2.01%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37182992      1.00%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12811063      0.34%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5566521      0.15%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3811274      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3715699946                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.419473                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37612407                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8805791                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           422131346                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19181094                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    772                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3717973083                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    92828789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2120258168                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634555416                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              68040678                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               297780820                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             492527685                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6157531                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2215921920                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1642598137                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1244308294                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                720153708                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6227781                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28928833                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            548441637                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               609752886                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              316                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2215921604                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136780                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2030                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                294225300                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2012                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5122876368                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3240154903                       # The number of ROB writes
system.cpu0.timesIdled                          24058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  449                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.917188                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              156666982                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           156796829                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16065320                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        208932562                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28603                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71161                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42558                       # Number of indirect misses.
system.cpu1.branchPred.lookups              228489713                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           824                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16064616                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108384199                       # Number of branches committed
system.cpu1.commit.bw_lim_events             30353031                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      328746370                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448940562                       # Number of instructions committed
system.cpu1.commit.committedOps             448941963                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1429356599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.314087                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.315343                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1299783865     90.93%     90.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     47645584      3.33%     94.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     29870506      2.09%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9233417      0.65%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1959332      0.14%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4872019      0.34%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       638470      0.04%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5000375      0.35%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     30353031      2.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1429356599                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7488                       # Number of function calls committed.
system.cpu1.commit.int_insts                435307954                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599764                       # Number of loads committed
system.cpu1.commit.membars                       2041                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2041      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331599362     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600588     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739540      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448941963                       # Class of committed instruction
system.cpu1.commit.refs                     117340128                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448940562                       # Number of Instructions Simulated
system.cpu1.committedOps                    448941963                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.304269                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.304269                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            905417236                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  741                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132355403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             856527129                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147243638                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                391756574                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16067719                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1399                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22475919                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  228489713                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                177516931                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1284444663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6185081                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     990488679                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32136846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154029                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         182448000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         156695585                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.667706                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1482961086                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.667917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.000412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               871486856     58.77%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               360423879     24.30%     83.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               164034573     11.06%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65895679      4.44%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11129102      0.75%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  149067      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9840930      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     100      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     900      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1482961086                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         459393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17745043                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146462302                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.453821                       # Inst execution rate
system.cpu1.iew.exec_refs                   196155313                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8773955                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              442243720                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            194471410                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3062                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15575314                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13696922                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          774423990                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187381358                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16608790                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            673207874                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2584712                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            224498412                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16067719                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            229270898                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4316689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           87874                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5249                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2750                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     84871646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5956558                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2750                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7913083                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9831960                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                463832032                       # num instructions consuming a value
system.cpu1.iew.wb_count                    621236722                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.782865                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363117879                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.418787                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     625549845                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               877757329                       # number of integer regfile reads
system.cpu1.int_regfile_writes              470323803                       # number of integer regfile writes
system.cpu1.ipc                              0.302639                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.302639                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2410      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            483653461     70.11%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4839      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197206614     28.59%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8949052      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             689816664                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8363359                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012124                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2217746     26.52%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6145233     73.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  380      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             698177613                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2873552554                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    621236722                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1099908753                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 774418593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                689816664                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5397                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      325482027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2594781                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           722                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203885478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1482961086                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.465162                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.017375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1107936812     74.71%     74.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          198051423     13.36%     88.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111107184      7.49%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27637850      1.86%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20495832      1.38%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8279354      0.56%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5085186      0.34%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2193451      0.15%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2173994      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1482961086                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.465018                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20035242                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6867055                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           194471410                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13696922                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    369                       # number of misc regfile reads
system.cpu1.numCycles                      1483420479                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2327264784                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              722899268                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332821512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27727040                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               164154219                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             156260956                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2636220                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1103420584                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             822687631                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          619773038                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                390605445                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6259567                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16067719                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            189115858                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               286951526                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1103420584                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        118577                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3020                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90320509                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3021                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2176690848                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1609046050                       # The number of ROB writes
system.cpu1.timesIdled                           4595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         29573004                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                85759                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            32021776                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             214962844                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     85998914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     171789464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1233443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       201706                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67996239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     60148257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135992972                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       60349963                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           85775135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5024540                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         80766508                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2032                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            857                       # Transaction distribution
system.membus.trans_dist::ReadExReq            220390                       # Transaction distribution
system.membus.trans_dist::ReadExResp           220382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      85775135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    257784981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              257784981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5825283776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5825283776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2080                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          85998414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                85998414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            85998414                       # Request fanout histogram
system.membus.respLayer1.occupancy       459506302713                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        214965903199                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 80                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1160360362.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1430921943.729856                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2920073000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1858986520500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  46414414500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    365157128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       365157128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    365157128                       # number of overall hits
system.cpu0.icache.overall_hits::total      365157128                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23752                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23752                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23752                       # number of overall misses
system.cpu0.icache.overall_misses::total        23752                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1813102000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1813102000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1813102000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1813102000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    365180880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    365180880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    365180880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    365180880                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76334.708656                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76334.708656                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76334.708656                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76334.708656                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1248                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.034483                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21435                       # number of writebacks
system.cpu0.icache.writebacks::total            21435                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2317                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2317                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21435                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21435                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1647102000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1647102000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1647102000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1647102000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76841.707488                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76841.707488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76841.707488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76841.707488                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21435                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    365157128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      365157128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23752                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23752                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1813102000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1813102000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    365180880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    365180880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76334.708656                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76334.708656                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21435                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21435                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1647102000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1647102000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76841.707488                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76841.707488                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          365178815                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21467                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17011.171333                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        730383195                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       730383195                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    225054390                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       225054390                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    225054390                       # number of overall hits
system.cpu0.dcache.overall_hits::total      225054390                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    103322235                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     103322235                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    103322235                       # number of overall misses
system.cpu0.dcache.overall_misses::total    103322235                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8334547609812                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8334547609812                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8334547609812                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8334547609812                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    328376625                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    328376625                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    328376625                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    328376625                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.314646                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.314646                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.314646                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.314646                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80665.576096                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80665.576096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80665.576096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80665.576096                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1899829169                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       966446                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35799686                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15781                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.068319                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.241113                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53498560                       # number of writebacks
system.cpu0.dcache.writebacks::total         53498560                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     49821061                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     49821061                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     49821061                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     49821061                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53501174                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53501174                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53501174                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53501174                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5247885188599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5247885188599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5247885188599                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5247885188599                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162926                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162926                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162926                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162926                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98089.159475                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98089.159475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98089.159475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98089.159475                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53498560                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    218072189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      218072189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    100998205                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    100998205                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8174577958000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8174577958000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    319070394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    319070394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.316539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80937.853876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80937.853876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47733512                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47733512                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53264693                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53264693                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5232698701000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5232698701000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166937                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166937                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98239.535540                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98239.535540                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6982201                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6982201                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2324030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2324030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 159969651812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 159969651812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.249728                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.249728                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68832.868686                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68832.868686                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2087549                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2087549                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236481                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236481                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15186487599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15186487599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025411                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025411                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64218.637434                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64218.637434                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          234                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8405000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8405000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.162500                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.162500                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35918.803419                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35918.803419                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          204                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          204                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       278500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       278500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020833                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020833                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9283.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9283.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          826                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          826                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1793000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1793000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.336546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.336546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4279.236277                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4279.236277                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1374000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1374000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.336546                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.336546                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3279.236277                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3279.236277                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1065                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1065                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          205                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          205                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       876000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       876000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1270                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1270                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.161417                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.161417                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4273.170732                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4273.170732                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          199                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          199                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       671000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       671000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.156693                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.156693                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3371.859296                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3371.859296                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999476                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          278562382                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53499903                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.206783                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999476                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        710261031                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       710261031                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4339698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1535493                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5877414                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1740                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4339698                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                483                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1535493                       # number of overall hits
system.l2.overall_hits::total                 5877414                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49156381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12930821                       # number of demand (read+write) misses
system.l2.demand_misses::total               62111047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19695                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49156381                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4150                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12930821                       # number of overall misses
system.l2.overall_misses::total              62111047                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1593055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5096436792975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    355045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1369530599934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6467915493409                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1593055500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5096436792975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    355045000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1369530599934                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6467915493409                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53496079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14466314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67988461                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53496079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14466314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67988461                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.918824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.918878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.895748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.918824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.918878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.895748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80886.290937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103678.030996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85553.012048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105912.114933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104134.703983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80886.290937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103678.030996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85553.012048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105912.114933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104134.703983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              53722                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1618                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.202719                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  22790729                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5024539                       # number of writebacks
system.l2.writebacks::total                   5024539                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         297675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         285059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              582797                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        297675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        285059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             582797                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48858706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12645762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61528250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48858706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12645762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     24661911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         86190161                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1395092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4592781746483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    312421004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1227438030440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5821927289927                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1395092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4592781746483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    312421004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1227438030440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2067427567027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7889354856954                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.916958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.913314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.890784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.874152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.904981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.916958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.913314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.890784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.874152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.267717                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70978.987535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94001.297261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75701.721347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97063.192431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94622.019803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70978.987535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94001.297261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75701.721347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97063.192431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83830.793446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91534.286111                       # average overall mshr miss latency
system.l2.replacements                      145930929                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5150445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5150445                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5150446                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5150446                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61616638                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61616638                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61616640                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61616640                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     24661911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       24661911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2067427567027                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2067427567027                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83830.793446                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83830.793446                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             234                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  239                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           535                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                750                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3905500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1384500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5290000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.695709                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.977273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758342                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6439.534884                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7053.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          528                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           738                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10916500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4256500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15173000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.686606                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.746208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20675.189394                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20269.047619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20559.620596                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.971831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.973333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1357500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1437500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.971831                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.973333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19673.913043                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19691.780822                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            84302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            70316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                154618                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         150909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         145658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              296567                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13761029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13400828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27161857500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.641590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.674424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91187.596499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92002.008129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91587.592348                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38098                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38093                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76191                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       112811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       107565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         220376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10694626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10379529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21074155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.479616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.498046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.488438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94801.269380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96495.416725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95628.178658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1593055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    355045000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1948100500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.918824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.895748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80886.290937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85553.012048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81698.490250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19655                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23782                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1395092000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    312421004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1707513004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.916958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.890784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70978.987535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75701.721347                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71798.545286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4255396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1465177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5720573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49005472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12785163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61790635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5082675763975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1356129771434                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6438805535409                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53260868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14250340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67511208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.920103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.897183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.915265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103716.494435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106070.589122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104203.582556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       259577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       246966                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       506543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48745895                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12538197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     61284092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4582087120483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1217058500940                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5799145621423                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.915229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.879852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93999.445912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97068.063370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94627.258595                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   158644871                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 145930994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.087123                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.784127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.815263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.700049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.691389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.465377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.231488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.245178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1223985034                       # Number of tag accesses
system.l2.tags.data_accesses               1223985034                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1257920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3126994304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        264128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     809358016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1565838720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5503713088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1257920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       264128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1522048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321570560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48859286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12646219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24466230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            85995517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5024540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5024540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           660187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1641121428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           138621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        424770452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    821789625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2888480312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       660187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       138621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           798807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168767924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168767924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168767924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          660187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1641121428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          138621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       424770452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    821789625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3057248236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5017601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48805745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12622015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24460085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.046441520250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           140704647                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4722490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    85995517                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5024542                       # Number of write requests accepted
system.mem_ctrls.readBursts                  85995517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5024542                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  83890                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6941                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5155572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5142457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4912824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5019067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6465879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6291800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5434040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5231980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5230797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5163782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5453525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5232211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5277295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5243705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5327670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            307943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322625                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2949766696597                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               429558135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4560609702847                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34334.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53084.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38317084                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2297728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              85995517                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5024542                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14162132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16646583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15234879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                12084104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8738312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6813896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4690567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2974490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1847249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1191145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 689886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 396609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 223873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 119360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  57224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 167384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 249406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 311998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 334540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 350413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 333884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 317424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 314861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 314725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50314428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.662054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.615851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.423684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     37450059     74.43%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7357062     14.62%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2886639      5.74%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1226599      2.44%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       509963      1.01%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       310776      0.62%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       150575      0.30%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       108023      0.21%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314732      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50314428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     277.763429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.346384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  12297.075966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       309176     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           72      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.24518e+06           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           277725     89.79%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7070      2.29%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16088      5.20%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5935      1.92%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1617      0.52%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              455      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              180      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              103      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               43      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5498344128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5368960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321127360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5503713088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321570688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2885.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2888.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1905400839000                       # Total gap between requests
system.mem_ctrls.avgGap                      20933.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1257920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3123567680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       264128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    807808960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1565445440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321127360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 660186.513448939775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1639323054.074180841446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 138620.694022069423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 423957470.137380778790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 821583222.325856566429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168535321.937374830246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48859286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12646219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24466230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5024542                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    581066018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2564044697767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    140840513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 703327630247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1292515468302                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47572333008487                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29563.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52478.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34126.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55615.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52828.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9467993.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         178793489700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          95030985885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        301722177120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13290015600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150410398320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     861172079130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6476418720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1606895564475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        843.337239                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9582656876                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63625380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1832192898124                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         180451540500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          95912268375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        311686839660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12901934700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150410398320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     861936899430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5832359520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1619132240505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        849.759340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7909964861                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63625380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1833865590139                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4026611901.384083                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8139324561.692837                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  29367623500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   741710095500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1163690839500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    177511860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       177511860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    177511860                       # number of overall hits
system.cpu1.icache.overall_hits::total      177511860                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5071                       # number of overall misses
system.cpu1.icache.overall_misses::total         5071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    401333000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    401333000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    401333000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    401333000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    177516931                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    177516931                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    177516931                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    177516931                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79142.772629                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79142.772629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79142.772629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79142.772629                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4633                       # number of writebacks
system.cpu1.icache.writebacks::total             4633                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          438                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          438                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          438                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          438                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4633                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4633                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    368514500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    368514500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    368514500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    368514500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79541.225987                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79541.225987                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79541.225987                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79541.225987                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4633                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    177511860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      177511860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    401333000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    401333000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    177516931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    177516931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79142.772629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79142.772629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          438                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          438                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    368514500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    368514500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79541.225987                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79541.225987                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          177704299                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4665                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         38093.097320                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        355038495                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       355038495                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    113853142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       113853142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    113853142                       # number of overall hits
system.cpu1.dcache.overall_hits::total      113853142                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     47480565                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      47480565                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     47480565                       # number of overall misses
system.cpu1.dcache.overall_misses::total     47480565                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3656183875903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3656183875903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3656183875903                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3656183875903                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161333707                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161333707                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161333707                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161333707                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.294300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.294300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.294300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.294300                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77003.798836                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77003.798836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77003.798836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77003.798836                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    287986340                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2625077                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4560931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          36104                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.142008                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.708758                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14468406                       # number of writebacks
system.cpu1.dcache.writebacks::total         14468406                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     33009521                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     33009521                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     33009521                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     33009521                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14471044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14471044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14471044                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14471044                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1412341940406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1412341940406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1412341940406                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1412341940406                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089696                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089696                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089696                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089696                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97597.791867                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97597.791867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97597.791867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97597.791867                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14468406                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    108413202                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      108413202                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     45182406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     45182406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3496650783500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3496650783500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    153595608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    153595608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.294165                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.294165                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77389.654360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77389.654360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     30927749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     30927749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14254657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14254657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1397835184000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1397835184000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092806                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092806                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98061.649887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98061.649887                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5439940                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5439940                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2298159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2298159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159533092403                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159533092403                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7738099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7738099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.296993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.296993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69417.778493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69417.778493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2081772                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2081772                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14506756406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14506756406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67040.794530                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67040.794530                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1191                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1191                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          286                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          286                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22134500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22134500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.193636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.193636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 77393.356643                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 77393.356643                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12256500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12256500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84527.586207                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84527.586207                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          440                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          440                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3724500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3724500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.305556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.305556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8464.772727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8464.772727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          440                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          440                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3284500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3284500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.305556                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.305556                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7464.772727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7464.772727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          556                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            556                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          268                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          268                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1479000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1479000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          824                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          824                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.325243                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.325243                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5518.656716                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5518.656716                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          268                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          268                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1211000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1211000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.325243                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.325243                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4518.656716                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4518.656716                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          128331075                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14470754                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.868306                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994336                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994336                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        337145621                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       337145621                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1905400935000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67545159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10174985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62842588                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       140906390                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         41800817                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2277                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           859                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451504                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451504                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26068                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67519091                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160497243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43406916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203982363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2743680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6847656960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       593024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851822208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8702815872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       187742023                       # Total snoops (count)
system.tol2bus.snoopTraffic                 322095616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        255731623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.241611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.429898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              194145831     75.92%     75.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               61384086     24.00%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 201706      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          255731623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135989593353                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80258998541                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32175454                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21711554726                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6962474                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
