
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000590  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       0000006c  00000590  00000590  000005e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000010  000005fc  000005fc  00000650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  0000060c  0000060c  00000660  2**2
                  ALLOC
  4 .debug_abbrev 00000207  00000000  00000000  00000660  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000059e  00000000  00000000  00000867  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000479  00000000  00000000  00000e05  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000110  00000000  00000000  00001280  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000186  00000000  00000000  00001390  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000138  00000000  00000000  00001516  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000077  00000000  00000000  0000164e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000040  00000000  00000000  000016c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000001db  00000000  00000000  00001705  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  000018e0  2**0
                  CONTENTS, READONLY
 14 .debug_ranges 00000018  00000000  00000000  000018f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 b5 	calli 3a0 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 06 10 	ori gp,gp,0x610
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 06 0c 	ori r1,r1,0x60c
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 06 90 	ori r3,r3,0x690

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:
 208:	37 9c ff dc 	addi sp,sp,-36
 20c:	5b 8b 00 24 	sw (sp+36),r11
 210:	5b 8c 00 20 	sw (sp+32),r12
 214:	5b 8d 00 1c 	sw (sp+28),r13
 218:	5b 8e 00 18 	sw (sp+24),r14
 21c:	5b 8f 00 14 	sw (sp+20),r15
 220:	5b 90 00 10 	sw (sp+16),r16
 224:	5b 91 00 0c 	sw (sp+12),r17
 228:	5b 92 00 08 	sw (sp+8),r18
 22c:	5b 9d 00 04 	sw (sp+4),ra
 230:	78 01 00 00 	mvhi r1,0x0
 234:	38 21 05 90 	ori r1,r1,0x590
 238:	78 12 00 00 	mvhi r18,0x0
 23c:	78 0f 00 00 	mvhi r15,0x0
 240:	78 11 00 00 	mvhi r17,0x0
 244:	f8 00 00 c6 	calli 55c <uart_putstr>
 248:	34 10 00 00 	mvi r16,0
 24c:	34 0b 00 00 	mvi r11,0
 250:	3a 52 05 c4 	ori r18,r18,0x5c4
 254:	39 ef 05 c0 	ori r15,r15,0x5c0
 258:	3a 31 05 dc 	ori r17,r17,0x5dc
 25c:	34 0c 00 09 	mvi r12,9
 260:	34 0d 00 63 	mvi r13,99
 264:	34 0e 00 77 	mvi r14,119
 268:	f8 00 00 ab 	calli 514 <uart_getchar>
 26c:	3d 64 00 01 	sli r4,r11,1
 270:	3d 63 00 03 	sli r3,r11,3
 274:	34 22 ff d0 	addi r2,r1,-48
 278:	b4 83 18 00 	add r3,r4,r3
 27c:	20 42 00 ff 	andi r2,r2,0xff
 280:	b4 61 18 00 	add r3,r3,r1
 284:	54 4c 00 0b 	bgu r2,r12,2b0 <main+0xa8>
 288:	20 6b 00 ff 	andi r11,r3,0xff
 28c:	f8 00 00 a2 	calli 514 <uart_getchar>
 290:	3d 64 00 01 	sli r4,r11,1
 294:	3d 63 00 03 	sli r3,r11,3
 298:	34 22 ff d0 	addi r2,r1,-48
 29c:	b4 83 18 00 	add r3,r4,r3
 2a0:	20 42 00 ff 	andi r2,r2,0xff
 2a4:	b4 61 18 00 	add r3,r3,r1
 2a8:	54 4c 00 02 	bgu r2,r12,2b0 <main+0xa8>
 2ac:	e3 ff ff f7 	bi 288 <main+0x80>
 2b0:	44 2d 00 10 	be r1,r13,2f0 <main+0xe8>
 2b4:	5c 2e ff ed 	bne r1,r14,268 <main+0x60>
 2b8:	ba 40 08 00 	mv r1,r18
 2bc:	f8 00 00 a8 	calli 55c <uart_putstr>
 2c0:	ba 00 08 00 	mv r1,r16
 2c4:	f8 00 00 9d 	calli 538 <uart_putchar>
 2c8:	b9 e0 08 00 	mv r1,r15
 2cc:	f8 00 00 a4 	calli 55c <uart_putstr>
 2d0:	ba 20 08 00 	mv r1,r17
 2d4:	f8 00 00 a2 	calli 55c <uart_putstr>
 2d8:	b9 60 08 00 	mv r1,r11
 2dc:	f8 00 00 97 	calli 538 <uart_putchar>
 2e0:	b9 e0 08 00 	mv r1,r15
 2e4:	f8 00 00 9e 	calli 55c <uart_putstr>
 2e8:	34 0b 00 00 	mvi r11,0
 2ec:	e3 ff ff df 	bi 268 <main+0x60>
 2f0:	b9 60 80 00 	mv r16,r11
 2f4:	34 0b 00 00 	mvi r11,0
 2f8:	e3 ff ff dc 	bi 268 <main+0x60>

000002fc <isr_null>:
 2fc:	c3 a0 00 00 	ret

00000300 <tic_isr>:
 300:	78 01 00 00 	mvhi r1,0x0
 304:	38 21 06 8c 	ori r1,r1,0x68c
 308:	28 23 00 00 	lw r3,(r1+0)
 30c:	78 02 00 00 	mvhi r2,0x0
 310:	38 42 06 00 	ori r2,r2,0x600
 314:	28 42 00 00 	lw r2,(r2+0)
 318:	34 63 00 01 	addi r3,r3,1
 31c:	58 23 00 00 	sw (r1+0),r3
 320:	34 01 00 0e 	mvi r1,14
 324:	58 41 00 00 	sw (r2+0),r1
 328:	c3 a0 00 00 	ret

0000032c <prueba>:
 32c:	78 02 00 00 	mvhi r2,0x0
 330:	38 42 05 fc 	ori r2,r2,0x5fc
 334:	78 01 00 00 	mvhi r1,0x0
 338:	28 44 00 00 	lw r4,(r2+0)
 33c:	38 21 06 00 	ori r1,r1,0x600
 340:	78 02 00 00 	mvhi r2,0x0
 344:	28 23 00 00 	lw r3,(r1+0)
 348:	38 42 06 04 	ori r2,r2,0x604
 34c:	78 01 00 00 	mvhi r1,0x0
 350:	28 42 00 00 	lw r2,(r2+0)
 354:	38 21 06 08 	ori r1,r1,0x608
 358:	34 05 00 1e 	mvi r5,30
 35c:	58 85 00 04 	sw (r4+4),r5
 360:	28 21 00 00 	lw r1,(r1+0)
 364:	34 04 00 aa 	mvi r4,170
 368:	58 64 00 00 	sw (r3+0),r4
 36c:	34 03 00 55 	mvi r3,85
 370:	58 43 00 00 	sw (r2+0),r3
 374:	34 02 00 01 	mvi r2,1
 378:	58 22 00 00 	sw (r1+0),r2
 37c:	34 02 00 02 	mvi r2,2
 380:	58 22 00 04 	sw (r1+4),r2
 384:	34 02 00 03 	mvi r2,3
 388:	58 22 00 08 	sw (r1+8),r2
 38c:	34 02 00 04 	mvi r2,4
 390:	58 22 00 10 	sw (r1+16),r2
 394:	34 02 00 05 	mvi r2,5
 398:	58 22 00 0c 	sw (r1+12),r2
 39c:	c3 a0 00 00 	ret

000003a0 <irq_handler>:
 3a0:	37 9c ff f0 	addi sp,sp,-16
 3a4:	5b 8b 00 10 	sw (sp+16),r11
 3a8:	5b 8c 00 0c 	sw (sp+12),r12
 3ac:	5b 8d 00 08 	sw (sp+8),r13
 3b0:	5b 9d 00 04 	sw (sp+4),ra
 3b4:	78 0b 00 00 	mvhi r11,0x0
 3b8:	39 6b 06 0c 	ori r11,r11,0x60c
 3bc:	b8 20 60 00 	mv r12,r1
 3c0:	35 6d 00 80 	addi r13,r11,128
 3c4:	e0 00 00 04 	bi 3d4 <irq_handler+0x34>
 3c8:	35 6b 00 04 	addi r11,r11,4
 3cc:	45 6d 00 08 	be r11,r13,3ec <irq_handler+0x4c>
 3d0:	01 8c 00 01 	srui r12,r12,1
 3d4:	21 81 00 01 	andi r1,r12,0x1
 3d8:	44 20 ff fc 	be r1,r0,3c8 <irq_handler+0x28>
 3dc:	29 61 00 00 	lw r1,(r11+0)
 3e0:	35 6b 00 04 	addi r11,r11,4
 3e4:	d8 20 00 00 	call r1
 3e8:	5d 6d ff fa 	bne r11,r13,3d0 <irq_handler+0x30>
 3ec:	2b 9d 00 04 	lw ra,(sp+4)
 3f0:	2b 8b 00 10 	lw r11,(sp+16)
 3f4:	2b 8c 00 0c 	lw r12,(sp+12)
 3f8:	2b 8d 00 08 	lw r13,(sp+8)
 3fc:	37 9c 00 10 	addi sp,sp,16
 400:	c3 a0 00 00 	ret

00000404 <isr_init>:
 404:	78 01 00 00 	mvhi r1,0x0
 408:	78 02 00 00 	mvhi r2,0x0
 40c:	38 21 06 0c 	ori r1,r1,0x60c
 410:	38 42 02 fc 	ori r2,r2,0x2fc
 414:	34 23 00 80 	addi r3,r1,128
 418:	58 22 00 00 	sw (r1+0),r2
 41c:	34 21 00 04 	addi r1,r1,4
 420:	5c 23 ff fe 	bne r1,r3,418 <isr_init+0x14>
 424:	c3 a0 00 00 	ret

00000428 <isr_register>:
 428:	78 03 00 00 	mvhi r3,0x0
 42c:	3c 21 00 02 	sli r1,r1,2
 430:	38 63 06 0c 	ori r3,r3,0x60c
 434:	b4 61 18 00 	add r3,r3,r1
 438:	58 62 00 00 	sw (r3+0),r2
 43c:	c3 a0 00 00 	ret

00000440 <isr_unregister>:
 440:	78 03 00 00 	mvhi r3,0x0
 444:	3c 21 00 02 	sli r1,r1,2
 448:	38 63 06 0c 	ori r3,r3,0x60c
 44c:	78 02 00 00 	mvhi r2,0x0
 450:	b4 61 18 00 	add r3,r3,r1
 454:	38 42 02 fc 	ori r2,r2,0x2fc
 458:	58 62 00 00 	sw (r3+0),r2
 45c:	c3 a0 00 00 	ret

00000460 <msleep>:
 460:	78 04 00 00 	mvhi r4,0x0
 464:	38 84 05 f8 	ori r4,r4,0x5f8
 468:	28 83 00 00 	lw r3,(r4+0)
 46c:	78 02 00 00 	mvhi r2,0x0
 470:	38 42 06 00 	ori r2,r2,0x600
 474:	28 42 00 00 	lw r2,(r2+0)
 478:	88 23 08 00 	mul r1,r1,r3
 47c:	58 41 00 10 	sw (r2+16),r1
 480:	58 40 00 14 	sw (r2+20),r0
 484:	34 01 00 08 	mvi r1,8
 488:	58 41 00 0c 	sw (r2+12),r1
 48c:	28 41 00 0c 	lw r1,(r2+12)
 490:	20 21 00 01 	andi r1,r1,0x1
 494:	44 20 ff fe 	be r1,r0,48c <msleep+0x2c>
 498:	c3 a0 00 00 	ret

0000049c <nsleep>:
 49c:	78 02 00 00 	mvhi r2,0x0
 4a0:	38 42 06 00 	ori r2,r2,0x600
 4a4:	28 42 00 00 	lw r2,(r2+0)
 4a8:	08 21 00 64 	muli r1,r1,100
 4ac:	58 41 00 10 	sw (r2+16),r1
 4b0:	58 40 00 14 	sw (r2+20),r0
 4b4:	34 01 00 08 	mvi r1,8
 4b8:	58 41 00 0c 	sw (r2+12),r1
 4bc:	28 41 00 0c 	lw r1,(r2+12)
 4c0:	20 21 00 01 	andi r1,r1,0x1
 4c4:	44 20 ff fe 	be r1,r0,4bc <nsleep+0x20>
 4c8:	c3 a0 00 00 	ret

000004cc <tic_init>:
 4cc:	78 01 00 00 	mvhi r1,0x0
 4d0:	38 21 06 00 	ori r1,r1,0x600
 4d4:	28 23 00 00 	lw r3,(r1+0)
 4d8:	34 02 27 10 	mvi r2,10000
 4dc:	78 01 00 00 	mvhi r1,0x0
 4e0:	58 62 00 04 	sw (r3+4),r2
 4e4:	38 21 06 8c 	ori r1,r1,0x68c
 4e8:	58 60 00 08 	sw (r3+8),r0
 4ec:	58 20 00 00 	sw (r1+0),r0
 4f0:	78 02 00 00 	mvhi r2,0x0
 4f4:	78 01 00 00 	mvhi r1,0x0
 4f8:	34 04 00 0e 	mvi r4,14
 4fc:	58 64 00 00 	sw (r3+0),r4
 500:	38 21 06 0c 	ori r1,r1,0x60c
 504:	38 42 03 00 	ori r2,r2,0x300
 508:	58 22 00 04 	sw (r1+4),r2
 50c:	c3 a0 00 00 	ret

00000510 <uart_init>:
 510:	c3 a0 00 00 	ret

00000514 <uart_getchar>:
 514:	78 01 00 00 	mvhi r1,0x0
 518:	38 21 05 fc 	ori r1,r1,0x5fc
 51c:	28 22 00 00 	lw r2,(r1+0)
 520:	28 41 00 00 	lw r1,(r2+0)
 524:	20 21 00 01 	andi r1,r1,0x1
 528:	44 20 ff fe 	be r1,r0,520 <uart_getchar+0xc>
 52c:	28 41 00 04 	lw r1,(r2+4)
 530:	20 21 00 ff 	andi r1,r1,0xff
 534:	c3 a0 00 00 	ret

00000538 <uart_putchar>:
 538:	78 02 00 00 	mvhi r2,0x0
 53c:	38 42 05 fc 	ori r2,r2,0x5fc
 540:	28 43 00 00 	lw r3,(r2+0)
 544:	20 21 00 ff 	andi r1,r1,0xff
 548:	28 62 00 00 	lw r2,(r3+0)
 54c:	20 42 00 10 	andi r2,r2,0x10
 550:	5c 40 ff fe 	bne r2,r0,548 <uart_putchar+0x10>
 554:	58 61 00 04 	sw (r3+4),r1
 558:	c3 a0 00 00 	ret

0000055c <uart_putstr>:
 55c:	40 24 00 00 	lbu r4,(r1+0)
 560:	44 80 00 0b 	be r4,r0,58c <uart_putstr+0x30>
 564:	78 02 00 00 	mvhi r2,0x0
 568:	38 42 05 fc 	ori r2,r2,0x5fc
 56c:	28 43 00 00 	lw r3,(r2+0)
 570:	28 62 00 00 	lw r2,(r3+0)
 574:	20 42 00 10 	andi r2,r2,0x10
 578:	5c 40 ff fe 	bne r2,r0,570 <uart_putstr+0x14>
 57c:	58 64 00 04 	sw (r3+4),r4
 580:	34 21 00 01 	addi r1,r1,1
 584:	40 24 00 00 	lbu r4,(r1+0)
 588:	5c 82 ff fa 	bne r4,r2,570 <uart_putstr+0x14>
 58c:	c3 a0 00 00 	ret
