<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUDisassembler.h source code [llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUDisassembler,llvm::AMDGPUSymbolizer "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Disassembler</a>/<a href='AMDGPUDisassembler.h.html'>AMDGPUDisassembler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUDisassembler.hpp - Disassembler for AMDGPU ISA -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>///</i></td></tr>
<tr><th id="11">11</th><td><i>/// This file contains declaration for AMDGPU ISA disassembler</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H">LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H">LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html">"llvm/MC/MCDisassembler/MCRelocationInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html">"llvm/MC/MCDisassembler/MCSymbolizer.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" id="llvm::MCInst">MCInst</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" id="llvm::MCOperand">MCOperand</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" id="llvm::Twine">Twine</a>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="37">37</th><td><i>// AMDGPUDisassembler</i></td></tr>
<tr><th id="38">38</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="41">41</th><td><b>private</b>:</td></tr>
<tr><th id="42">42</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> <em>const</em>&gt; <em>const</em> <dfn class="decl" id="llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="decl" id="llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI">MRI</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::AMDGPUDisassembler::TargetMaxInstBytes" title='llvm::AMDGPUDisassembler::TargetMaxInstBytes' data-ref="llvm::AMDGPUDisassembler::TargetMaxInstBytes">TargetMaxInstBytes</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <em>mutable</em> <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="decl" id="llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>mutable</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::AMDGPUDisassembler::Literal" title='llvm::AMDGPUDisassembler::Literal' data-ref="llvm::AMDGPUDisassembler::Literal">Literal</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <em>mutable</em> <em>bool</em> <dfn class="decl" id="llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral">HasLiteral</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" title='llvm::AMDGPUDisassembler::AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" id="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE">AMDGPUDisassembler</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="2Ctx">Ctx</dfn>,</td></tr>
<tr><th id="51">51</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> <em>const</em> *<dfn class="local col3 decl" id="3MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="3MCII">MCII</dfn>);</td></tr>
<tr><th id="52">52</th><td>  <dfn class="virtual decl" id="_ZN4llvm18AMDGPUDisassemblerD1Ev" title='llvm::AMDGPUDisassembler::~AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerD1Ev">~AMDGPUDisassembler</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="virtual decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_" title='llvm::AMDGPUDisassembler::getInstruction' data-ref="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_" id="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="4MI">MI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="5Size" title='Size' data-type='uint64_t &amp;' data-ref="5Size">Size</dfn>,</td></tr>
<tr><th id="55">55</th><td>                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col6 decl" id="6Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="6Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7Address" title='Address' data-type='uint64_t' data-ref="7Address">Address</dfn>,</td></tr>
<tr><th id="56">56</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8WS" title='WS' data-type='llvm::raw_ostream &amp;' data-ref="8WS">WS</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="9CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="9CS">CS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <em>char</em>* <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" id="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</a>(<em>unsigned</em> <dfn class="local col0 decl" id="10RegClassID" title='RegClassID' data-type='unsigned int' data-ref="10RegClassID">RegClassID</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="11RegId" title='RegId' data-type='unsigned int' data-ref="11RegId">RegId</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<em>unsigned</em> <dfn class="local col2 decl" id="12RegClassID" title='RegClassID' data-type='unsigned int' data-ref="12RegClassID">RegClassID</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13Val" title='Val' data-type='unsigned int' data-ref="13Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" id="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<em>unsigned</em> <dfn class="local col4 decl" id="14SRegClassID" title='SRegClassID' data-type='unsigned int' data-ref="14SRegClassID">SRegClassID</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15Val" title='Val' data-type='unsigned int' data-ref="15Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" id="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<em>unsigned</em> <dfn class="local col6 decl" id="16V" title='V' data-type='unsigned int' data-ref="16V">V</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a>&amp; <dfn class="local col7 decl" id="17ErrMsg" title='ErrMsg' data-type='const llvm::Twine &amp;' data-ref="17ErrMsg">ErrMsg</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" id="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>* <dfn class="local col8 decl" id="18Table" title='Table' data-type='const uint8_t *' data-ref="18Table">Table</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="19MI">MI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20Inst" title='Inst' data-type='uint64_t' data-ref="20Inst">Inst</dfn>,</td></tr>
<tr><th id="67">67</th><td>                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="21Address" title='Address' data-type='uint64_t' data-ref="21Address">Address</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertSDWAInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" id="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE">convertSDWAInst</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="22MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" id="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="23MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertMIMGInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" id="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE">convertMIMGInst</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="24MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej">decodeOperand_VGPR_32</a>(<em>unsigned</em> <dfn class="local col5 decl" id="25Val" title='Val' data-type='unsigned int' data-ref="25Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej">decodeOperand_VRegOrLds_32</a>(<em>unsigned</em> <dfn class="local col6 decl" id="26Val" title='Val' data-type='unsigned int' data-ref="26Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej">decodeOperand_VS_32</a>(<em>unsigned</em> <dfn class="local col7 decl" id="27Val" title='Val' data-type='unsigned int' data-ref="27Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_64' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej">decodeOperand_VS_64</a>(<em>unsigned</em> <dfn class="local col8 decl" id="28Val" title='Val' data-type='unsigned int' data-ref="28Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_128' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej">decodeOperand_VS_128</a>(<em>unsigned</em> <dfn class="local col9 decl" id="29Val" title='Val' data-type='unsigned int' data-ref="29Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</a>(<em>unsigned</em> <dfn class="local col0 decl" id="30Val" title='Val' data-type='unsigned int' data-ref="30Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrcV216' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej">decodeOperand_VSrcV216</a>(<em>unsigned</em> <dfn class="local col1 decl" id="31Val" title='Val' data-type='unsigned int' data-ref="31Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej">decodeOperand_VReg_64</a>(<em>unsigned</em> <dfn class="local col2 decl" id="32Val" title='Val' data-type='unsigned int' data-ref="32Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_96' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej">decodeOperand_VReg_96</a>(<em>unsigned</em> <dfn class="local col3 decl" id="33Val" title='Val' data-type='unsigned int' data-ref="33Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej">decodeOperand_VReg_128</a>(<em>unsigned</em> <dfn class="local col4 decl" id="34Val" title='Val' data-type='unsigned int' data-ref="34Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<em>unsigned</em> <dfn class="local col5 decl" id="35Val" title='Val' data-type='unsigned int' data-ref="35Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" id="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj">decodeOperand_SReg_32_XM0_XEXEC</a>(<em>unsigned</em> <dfn class="local col6 decl" id="36Val" title='Val' data-type='unsigned int' data-ref="36Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI' data-ref="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" id="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj">decodeOperand_SReg_32_XEXEC_HI</a>(<em>unsigned</em> <dfn class="local col7 decl" id="37Val" title='Val' data-type='unsigned int' data-ref="37Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej">decodeOperand_SRegOrLds_32</a>(<em>unsigned</em> <dfn class="local col8 decl" id="38Val" title='Val' data-type='unsigned int' data-ref="38Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej">decodeOperand_SReg_64</a>(<em>unsigned</em> <dfn class="local col9 decl" id="39Val" title='Val' data-type='unsigned int' data-ref="39Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" id="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj">decodeOperand_SReg_64_XEXEC</a>(<em>unsigned</em> <dfn class="local col0 decl" id="40Val" title='Val' data-type='unsigned int' data-ref="40Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej">decodeOperand_SReg_128</a>(<em>unsigned</em> <dfn class="local col1 decl" id="41Val" title='Val' data-type='unsigned int' data-ref="41Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_256' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej">decodeOperand_SReg_256</a>(<em>unsigned</em> <dfn class="local col2 decl" id="42Val" title='Val' data-type='unsigned int' data-ref="42Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej">decodeOperand_SReg_512</a>(<em>unsigned</em> <dfn class="local col3 decl" id="43Val" title='Val' data-type='unsigned int' data-ref="43Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</dfn> {</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</dfn>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</dfn>,</td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW128" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW128' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW128">OPW128</dfn>,</td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW256" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW256' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW256">OPW256</dfn>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW512" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW512' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW512">OPW512</dfn>,</td></tr>
<tr><th id="102">102</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</dfn>,</td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</dfn>,</td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_">OPW_LAST_</dfn>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_">OPW_FIRST_</dfn> = <a class="enum" href="#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a></td></tr>
<tr><th id="106">106</th><td>  };</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col4 decl" id="44Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="44Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td>  <em>unsigned</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col5 decl" id="45Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="45Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col6 decl" id="46Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="46Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" id="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</a>(<em>unsigned</em> <dfn class="local col7 decl" id="47Imm" title='Imm' data-type='unsigned int' data-ref="47Imm">Imm</dfn>);</td></tr>
<tr><th id="113">113</th><td>  <em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" id="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</a>(<a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col8 decl" id="48Width" title='Width' data-type='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="48Width">Width</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49Imm" title='Imm' data-type='unsigned int' data-ref="49Imm">Imm</dfn>);</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" title='llvm::AMDGPUDisassembler::decodeLiteralConstant' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" id="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv">decodeLiteralConstant</a>() <em>const</em>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" id="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col0 decl" id="50Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="50Width">Width</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51Val" title='Val' data-type='unsigned int' data-ref="51Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" id="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col2 decl" id="52Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="52Width">Width</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="53Val" title='Val' data-type='unsigned int' data-ref="53Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<em>unsigned</em> <dfn class="local col4 decl" id="54Val" title='Val' data-type='unsigned int' data-ref="54Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</a>(<em>unsigned</em> <dfn class="local col5 decl" id="55Val" title='Val' data-type='unsigned int' data-ref="55Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" id="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col6 decl" id="56Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="56Width">Width</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="57Val" title='Val' data-type='unsigned int' data-ref="57Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej">decodeSDWASrc16</a>(<em>unsigned</em> <dfn class="local col8 decl" id="58Val" title='Val' data-type='unsigned int' data-ref="58Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc32' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej">decodeSDWASrc32</a>(<em>unsigned</em> <dfn class="local col9 decl" id="59Val" title='Val' data-type='unsigned int' data-ref="59Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" title='llvm::AMDGPUDisassembler::decodeSDWAVopcDst' data-ref="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" id="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj">decodeSDWAVopcDst</a>(<em>unsigned</em> <dfn class="local col0 decl" id="60Val" title='Val' data-type='unsigned int' data-ref="60Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>int</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" id="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<em>unsigned</em> <dfn class="local col1 decl" id="61Val" title='Val' data-type='unsigned int' data-ref="61Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler4isVIEv" title='llvm::AMDGPUDisassembler::isVI' data-ref="_ZNK4llvm18AMDGPUDisassembler4isVIEv" id="_ZNK4llvm18AMDGPUDisassembler4isVIEv">isVI</a>() <em>const</em>;</td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" id="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</a>() <em>const</em>;</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <a class="decl" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" id="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</a>() <em>const</em>;</td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="134">134</th><td><i>// AMDGPUSymbolizer</i></td></tr>
<tr><th id="135">135</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer">AMDGPUSymbolizer</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer">MCSymbolizer</a> {</td></tr>
<tr><th id="138">138</th><td><b>private</b>:</td></tr>
<tr><th id="139">139</th><td>  <em>void</em> *<dfn class="decl" id="llvm::AMDGPUSymbolizer::DisInfo" title='llvm::AMDGPUSymbolizer::DisInfo' data-ref="llvm::AMDGPUSymbolizer::DisInfo">DisInfo</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><b>public</b>:</td></tr>
<tr><th id="142">142</th><td>  <dfn class="decl def" id="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv" title='llvm::AMDGPUSymbolizer::AMDGPUSymbolizer' data-ref="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv">AMDGPUSymbolizer</dfn>(<a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="62Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="62Ctx">Ctx</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo">MCRelocationInfo</a>&gt; &amp;&amp;<dfn class="local col3 decl" id="63RelInfo" title='RelInfo' data-type='std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;' data-ref="63RelInfo">RelInfo</dfn>,</td></tr>
<tr><th id="143">143</th><td>                   <em>void</em> *<dfn class="local col4 decl" id="64disInfo" title='disInfo' data-type='void *' data-ref="64disInfo">disInfo</dfn>)</td></tr>
<tr><th id="144">144</th><td>                   : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer">MCSymbolizer</a><a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE" title='llvm::MCSymbolizer::MCSymbolizer' data-ref="_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE">(</a><a class="local col2 ref" href="#62Ctx" title='Ctx' data-ref="62Ctx">Ctx</a>, <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col3 ref" href="#63RelInfo" title='RelInfo' data-ref="63RelInfo">RelInfo</a></span>)), <a class="member" href="#llvm::AMDGPUSymbolizer::DisInfo" title='llvm::AMDGPUSymbolizer::DisInfo' data-ref="llvm::AMDGPUSymbolizer::DisInfo">DisInfo</a>(<a class="local col4 ref" href="#64disInfo" title='disInfo' data-ref="64disInfo">disInfo</a>) {}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <a class="virtual decl" href="AMDGPUDisassembler.cpp.html#_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" title='llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand' data-ref="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" id="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm">tryAddingSymbolicOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="65Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="65Inst">Inst</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="66cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="66cStream">cStream</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="67Value" title='Value' data-type='int64_t' data-ref="67Value">Value</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="68Address" title='Address' data-type='uint64_t' data-ref="68Address">Address</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                <em>bool</em> <dfn class="local col9 decl" id="69IsBranch" title='IsBranch' data-type='bool' data-ref="69IsBranch">IsBranch</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70Offset" title='Offset' data-type='uint64_t' data-ref="70Offset">Offset</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="71InstSize" title='InstSize' data-type='uint64_t' data-ref="71InstSize">InstSize</dfn>) override;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>void</em> <a class="virtual decl" href="AMDGPUDisassembler.cpp.html#_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" title='llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment' data-ref="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" id="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm">tryAddingPcLoadReferenceComment</a>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="72cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="72cStream">cStream</dfn>,</td></tr>
<tr><th id="152">152</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="73Value" title='Value' data-type='int64_t' data-ref="73Value">Value</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="74Address" title='Address' data-type='uint64_t' data-ref="74Address">Address</dfn>) override;</td></tr>
<tr><th id="154">154</th><td>};</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUDisassembler.cpp.html'>llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
