$date
	Mon Sep  5 10:07:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab3q2_tb $end
$var wire 1 ! f2 $end
$var wire 1 " f $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f $end
$var wire 1 ! f2 $end
$var wire 1 ' g1 $end
$var wire 1 ( g2 $end
$var wire 1 ) g3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#20
1&
#40
0&
1%
#60
0"
0!
1)
1&
#80
0)
1'
0&
0%
1$
#100
1"
1!
0'
1&
#120
0"
0!
1'
0&
1%
#140
1)
0'
1&
#160
1"
1!
0)
0&
0%
0$
1#
#180
1&
#200
0&
1%
#220
0"
0!
1)
1&
#240
0)
1(
1'
0&
0%
1$
#260
0'
1&
#280
1'
0&
1%
#300
1)
0'
1&
#320
