Warnings in file C:\Users\Cheng Xin\Documents\Alchitry\50.002-Computation-Structures-1D-Project\Game\1D Comp Struct\source\fsm_auto.luc:
    Line 73, Column 6 : "vc" was never used
    Line 23, Column 4 : "rng16" was never used
    Line 31, Column 4 : "first_col" was never used
Warnings in file C:\Users\Cheng Xin\Documents\Alchitry\50.002-Computation-Structures-1D-Project\Game\1D Comp Struct\source\au_top.luc:
    Line 11, Column 4 : "io_button" was never used
Warnings in file C:\Users\Cheng Xin\Documents\Alchitry\50.002-Computation-Structures-1D-Project\Game\1D Comp Struct\source\reg_files.luc:
    Line 34, Column 6 : "p2_buttonPress" was never used
    Line 33, Column 6 : "p1_buttonPress" was never used
Warnings in file C:\Users\Cheng Xin\Documents\Alchitry\50.002-Computation-Structures-1D-Project\Game\1D Comp Struct\source\variable_counter.luc:
    Line 38, Column 12 : The signal "random_number.num" is wider than "debug" and the most significant bits will be dropped
Warnings in file C:\Users\Cheng Xin\Documents\Alchitry\50.002-Computation-Structures-1D-Project\Game\1D Comp Struct\source\beta.luc:
    Line 36, Column 4 : "game_timer_detector" was never used
    Line 35, Column 4 : "edge_detector_variableCounter" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Cheng Xin\Documents\Alchitry\50.002-Computation-Structures-1D-Project\Game\1D Comp Struct\work\project.tcl}
# set projDir "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/vivado"
# set projName "1D Comp Struct"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/au_top_0.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/reset_conditioner_1.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/button_conditioner_2.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/edge_detector_3.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/counter_4.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/pn_gen_5.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/beta_6.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/pipeline_7.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/alu16_8.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/look_up_table_9.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/fsm_auto_10.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/reg_files_11.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/variable_counter_12.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/counter_13.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/adder_14.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/boolean_15.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/shift_16.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/compare_17.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/multiplier_18.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/multi_seven_seg_19.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/multi_dec_ctr_20.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/decimal_counter_5_21.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/seven_seg_22.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/edge_detector_23.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/counter_24.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/counter_25.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/decoder_26.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/decimal_counter_27.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/decimal_counter_28.v" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/verilog/decimal_counter_29.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/constraint/alchitry.xdc" "D:/Program\ Files/Alchitry\ Labs/library/components/au.xdc" "C:/Users/Cheng\ Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D\ Comp\ Struct/work/constraint/io.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Fri Apr 15 22:40:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Apr 15 22:40:27 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (2#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (5#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_5' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_5' (6#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_6' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_8' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_14' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_14' (7#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (8#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_16' (9#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (10#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_18' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_18' (11#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu16_8' (12#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'look_up_table_9' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/look_up_table_9.v:16]
INFO: [Synth 8-6155] done synthesizing module 'look_up_table_9' (13#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_auto_10' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
	Parameter IDLE_1_states bound to: 6'b000000 
	Parameter START_states bound to: 6'b000001 
	Parameter START_COUNTDOWN_states bound to: 6'b000010 
	Parameter SET_MAIN_TIMER_60_states bound to: 6'b000011 
	Parameter DECREASE_GAMETIMER_states bound to: 6'b000100 
	Parameter MINITIMER_SET_5_states bound to: 6'b000101 
	Parameter MINITIMER_SET_2_states bound to: 6'b000110 
	Parameter DECREASE_MINITIMER_states bound to: 6'b000111 
	Parameter INCREMENT_P1_SCORE_states bound to: 6'b001000 
	Parameter INCREMENT_P2_SCORE_states bound to: 6'b001001 
	Parameter GEN_LED_SEQUENCEP11_states bound to: 6'b001010 
	Parameter GEN_LED_SEQUENCEP12_states bound to: 6'b001011 
	Parameter GEN_LED_SEQUENCEP13_states bound to: 6'b001100 
	Parameter GEN_LED_SEQUENCEP14_states bound to: 6'b001101 
	Parameter IDLE_2_states bound to: 6'b001110 
	Parameter SHR_P1_B1_states bound to: 6'b001111 
	Parameter SHR_P1_B2_states bound to: 6'b010000 
	Parameter SHR_P1_B3_states bound to: 6'b010001 
	Parameter SHR_P1_B4_states bound to: 6'b010010 
	Parameter SHR_P2_B1_states bound to: 6'b010011 
	Parameter SHR_P2_B2_states bound to: 6'b010100 
	Parameter SHR_P2_B3_states bound to: 6'b010101 
	Parameter SHR_P2_B4_states bound to: 6'b010110 
	Parameter SET_P1_B1_0_states bound to: 6'b010111 
	Parameter SET_P1_B2_0_states bound to: 6'b011000 
	Parameter SET_P1_B3_0_states bound to: 6'b011001 
	Parameter SET_P1_B4_0_states bound to: 6'b011010 
	Parameter SET_P2_B1_0_states bound to: 6'b011011 
	Parameter SET_P2_B2_0_states bound to: 6'b011100 
	Parameter SET_P2_B3_0_states bound to: 6'b011101 
	Parameter SET_P2_B4_0_states bound to: 6'b011110 
	Parameter CHECK_WIN_P1_states bound to: 6'b011111 
	Parameter LOSE_P1_states bound to: 6'b100000 
	Parameter CHECK_WIN_P2_states bound to: 6'b100001 
	Parameter LOSE_P2_states bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'variable_counter_12' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_23' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_23' (14#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_24' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_24.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (15#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_24.v:14]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_12' (16#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_19' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (17#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_22' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/seven_seg_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_22' (18#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/seven_seg_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_26' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decoder_26.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_26' (19#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decoder_26.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_19' (20#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_20' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
	Parameter DIGITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_27' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_27.v:11]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_27' (21#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_27.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_28' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
	Parameter INIT bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_28' (22#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_29' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_29' (23#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_20' (24#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_5_21' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_5_21' (25#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
WARNING: [Synth 8-151] case item 6'b001100 is unreachable [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/fsm_auto_10.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/fsm_auto_10.v:163]
INFO: [Synth 8-6155] done synthesizing module 'fsm_auto_10' (26#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'reg_files_11' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/reg_files_11.v:56]
INFO: [Synth 8-6155] done synthesizing module 'reg_files_11' (27#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (28#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6155] done synthesizing module 'beta_6' (29#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (30#1) [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/vivado/1D Comp Struct/1D Comp Struct.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.840 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1006.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Program Files/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [D:/Program Files/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cheng Xin/Documents/Alchitry/50.002-Computation-Structures-1D-Project/Game/1D Comp Struct/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1030.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.895 ; gain = 24.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.895 ; gain = 24.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.895 ; gain = 24.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'fsm_auto_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           IDLE_1_states |                              000 |                           000000
            START_states |                              001 |                           000001
GEN_LED_SEQUENCEP11_states |                              010 |                           001010
GEN_LED_SEQUENCEP12_states |                              011 |                           001011
GEN_LED_SEQUENCEP13_states |                              100 |                           001100
                  iSTATE |                              101 |                           001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'fsm_auto_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1030.895 ; gain = 24.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   4 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.895 ; gain = 24.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapp