Analysis & Synthesis report for lab2_main
Fri Feb 17 13:46:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: debouncer:debouncer1|counter:counter1
 13. Parameter Settings for Inferred Entity Instance: BinarytoBCD:bintoten_conv|lpm_divide:Mod1
 14. Parameter Settings for Inferred Entity Instance: BinarytoBCD:bintoten_conv|lpm_divide:Div2
 15. Parameter Settings for Inferred Entity Instance: BinarytoBCD:bintoten_conv|lpm_divide:Mod2
 16. Parameter Settings for Inferred Entity Instance: new_balance:new_balance_block|lpm_add_sub:Add2
 17. Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Mod2
 23. Parameter Settings for Inferred Entity Instance: new_balance:new_balance_block|lpm_mult:Mult0
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "digit7seg:hexdisp7"
 26. Port Connectivity Checks: "BinarytoBCD:bintoten_conv"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 17 13:46:01 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab2_main                                   ;
; Top-level Entity Name              ; roulette                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,106                                       ;
;     Total combinational functions  ; 1,080                                       ;
;     Dedicated logic registers      ; 89                                          ;
; Total registers                    ; 89                                          ;
; Total pins                         ; 83                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; roulette           ; lab2_main          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; task4/digit7seg.vhd              ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd                     ;         ;
; task3_2/new_balance_tb.vhd       ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd              ;         ;
; task3_1/new_balance.vhd          ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd                 ;         ;
; task2_2/win_tb.vhd               ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd                      ;         ;
; task2_1/win.vhd                  ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd                         ;         ;
; task5/spinwheel.vhd              ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd                     ;         ;
; task5/roulette.vhd               ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd                      ;         ;
; task4/digit7seg_tb.vhd           ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd                  ;         ;
; REG_6bit.vhd                     ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd                            ;         ;
; REG_3bit.vhd                     ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd                            ;         ;
; REG_12bit.vhd                    ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd                           ;         ;
; DFF.vhd                          ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd                                 ;         ;
; REG_2bit.vhd                     ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd                            ;         ;
; switch_converter.vhd             ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd                    ;         ;
; BinarytoBCD.vhd                  ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd                         ;         ;
; output_files/myDFF_EN.vhd        ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd               ;         ;
; debouncer.vhd                    ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd                           ;         ;
; counter.vhd                      ; yes             ; User VHDL File               ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/lpm_divide_gcm.tdf            ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_gcm.tdf                   ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_5nh.tdf              ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_u9f.tdf                    ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_7pc.tdf                      ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_8pc.tdf                      ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_uim.tdf                   ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_mlh.tdf              ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf                    ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_nvi.tdf               ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_nvi.tdf                      ;         ;
; db/lpm_divide_bkm.tdf            ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_bkm.tdf                   ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_3nh.tdf              ;         ;
; db/alt_u_div_q9f.tdf             ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_q9f.tdf                    ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_1jm.tdf                   ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_plh.tdf              ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_67f.tdf                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 1,106                  ;
;                                             ;                        ;
; Total combinational functions               ; 1080                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 322                    ;
;     -- 3 input functions                    ; 307                    ;
;     -- <=2 input functions                  ; 451                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 710                    ;
;     -- arithmetic mode                      ; 370                    ;
;                                             ;                        ;
; Total registers                             ; 89                     ;
;     -- Dedicated logic registers            ; 89                     ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 83                     ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; win:win_block|Equal2~0 ;
; Maximum fan-out                             ; 91                     ;
; Total fan-out                               ; 3427                   ;
; Average fan-out                             ; 2.56                   ;
+---------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |roulette                                 ; 1080 (0)            ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 83   ; 0            ; |roulette                                                                                                                           ; roulette            ; work         ;
;    |BinarytoBCD:bintoten_conv|            ; 101 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv                                                                                                 ; BinarytoBCD         ; work         ;
;       |lpm_divide:Div2|                   ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                   ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod2|                   ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                   ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:bintoten_conv|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f       ; work         ;
;    |BinarytoBCD:converter1|               ; 748 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1                                                                                                    ; BinarytoBCD         ; work         ;
;       |lpm_divide:Div0|                   ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_bkm:auto_generated|  ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                      ; lpm_divide_bkm      ; work         ;
;             |sign_div_unsign_3nh:divider| ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                          ; sign_div_unsign_3nh ; work         ;
;                |alt_u_div_q9f:divider|    ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider    ; alt_u_div_q9f       ; work         ;
;       |lpm_divide:Div1|                   ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                      ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                          ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|    ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider    ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Div2|                   ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div2                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                      ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                          ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 116 (116)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider    ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod0|                   ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                      ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                          ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 90 (90)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider    ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Mod1|                   ; 168 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 168 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod1|lpm_divide_gcm:auto_generated                                                      ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 168 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                          ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 168 (168)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider    ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Mod2|                   ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod2                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                      ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                          ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 195 (195)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|BinarytoBCD:converter1|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider    ; alt_u_div_u9f       ; work         ;
;    |REG_12bit:money_reg|                  ; 1 (1)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_12bit:money_reg                                                                                                       ; REG_12bit           ; work         ;
;    |REG_2bit:bet3_reg|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_2bit:bet3_reg                                                                                                         ; REG_2bit            ; work         ;
;    |REG_3bit:bet1_amount_reg|             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_3bit:bet1_amount_reg                                                                                                  ; REG_3bit            ; work         ;
;    |REG_3bit:bet2_amount_reg|             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_3bit:bet2_amount_reg                                                                                                  ; REG_3bit            ; work         ;
;    |REG_3bit:bet3_amount_reg|             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_3bit:bet3_amount_reg                                                                                                  ; REG_3bit            ; work         ;
;    |REG_6bit:bet1_reg|                    ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_6bit:bet1_reg                                                                                                         ; REG_6bit            ; work         ;
;    |REG_6bit:spin_result_reg|             ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|REG_6bit:spin_result_reg                                                                                                  ; REG_6bit            ; work         ;
;    |debouncer:debouncer1|                 ; 28 (1)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|debouncer:debouncer1                                                                                                      ; debouncer           ; work         ;
;       |counter:counter1|                  ; 25 (25)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|debouncer:debouncer1|counter:counter1                                                                                     ; counter             ; work         ;
;       |myDFF:DFF1|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|debouncer:debouncer1|myDFF:DFF1                                                                                           ; myDFF               ; work         ;
;       |myDFF:DFF2|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|debouncer:debouncer1|myDFF:DFF2                                                                                           ; myDFF               ; work         ;
;       |myDFF_EN:DFF_EN1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1                                                                                     ; myDFF_EN            ; work         ;
;    |digit7seg:hexdisp0|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|digit7seg:hexdisp0                                                                                                        ; digit7seg           ; work         ;
;    |digit7seg:hexdisp1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|digit7seg:hexdisp1                                                                                                        ; digit7seg           ; work         ;
;    |digit7seg:hexdisp2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|digit7seg:hexdisp2                                                                                                        ; digit7seg           ; work         ;
;    |digit7seg:hexdisp3|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|digit7seg:hexdisp3                                                                                                        ; digit7seg           ; work         ;
;    |digit7seg:hexdisp6|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|digit7seg:hexdisp6                                                                                                        ; digit7seg           ; work         ;
;    |digit7seg:hexdisp7|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|digit7seg:hexdisp7                                                                                                        ; digit7seg           ; work         ;
;    |myDFF:bet2_DFF|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|myDFF:bet2_DFF                                                                                                            ; myDFF               ; work         ;
;    |new_balance:new_balance_block|        ; 92 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|new_balance:new_balance_block                                                                                             ; new_balance         ; work         ;
;       |lpm_add_sub:Add2|                  ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|new_balance:new_balance_block|lpm_add_sub:Add2                                                                            ; lpm_add_sub         ; work         ;
;          |add_sub_nvi:auto_generated|     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|new_balance:new_balance_block|lpm_add_sub:Add2|add_sub_nvi:auto_generated                                                 ; add_sub_nvi         ; work         ;
;       |lpm_mult:Mult0|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|new_balance:new_balance_block|lpm_mult:Mult0                                                                              ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|new_balance:new_balance_block|lpm_mult:Mult0|multcore:mult_core                                                           ; multcore            ; work         ;
;    |spinwheel:inst_spinwheel|             ; 46 (46)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|spinwheel:inst_spinwheel                                                                                                  ; spinwheel           ; work         ;
;    |win:win_block|                        ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |roulette|win:win_block                                                                                                             ; win                 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                           ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                             ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; win:win_block|even_odd                             ; win:win_block|even_odd                          ; yes                    ;
; win:win_block|range_of_spin[0]                     ; GND                                             ; yes                    ;
; win:win_block|range_of_spin[1]                     ; GND                                             ; yes                    ;
; debouncer:debouncer1|myDFF_EN:DFF_EN1|stored_value ; debouncer:debouncer1|myDFF_EN:DFF_EN1|process_0 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                                 ;                        ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 89    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 71    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; REG_12bit:money_reg|stored_value[5]    ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |roulette|debouncer:debouncer1|counter:counter1|count[6] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |roulette|digit7seg:hexdisp7|seg7[4]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |roulette|digit7seg:hexdisp7|seg7[2]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer1|counter:counter1 ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                         ;
; stable_time    ; 4        ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:bintoten_conv|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 12             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:bintoten_conv|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:bintoten_conv|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 12             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: new_balance:new_balance_block|lpm_add_sub:Add2 ;
+------------------------+--------------+---------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                    ;
+------------------------+--------------+---------------------------------------------------------+
; LPM_WIDTH              ; 12           ; Untyped                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                 ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                 ;
; STYLE                  ; FAST         ; Untyped                                                 ;
; CBXI_PARAMETER         ; add_sub_nvi  ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                          ;
+------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 12             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 12             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinarytoBCD:converter1|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 12             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: new_balance:new_balance_block|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 6            ; Untyped                       ;
; LPM_WIDTHB                                     ; 3            ; Untyped                       ;
; LPM_WIDTHP                                     ; 9            ; Untyped                       ;
; LPM_WIDTHR                                     ; 9            ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; new_balance:new_balance_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                            ;
;     -- LPM_WIDTHB                     ; 3                                            ;
;     -- LPM_WIDTHP                     ; 9                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "digit7seg:hexdisp7" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; digit[3..2] ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinarytoBCD:bintoten_conv"                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; bin_value[11..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcd_value[15..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 83                          ;
; cycloneiii_ff         ; 89                          ;
;     CLR               ; 71                          ;
;     ENA SCLR          ; 18                          ;
; cycloneiii_lcell_comb ; 1096                        ;
;     arith             ; 370                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 257                         ;
;     normal            ; 726                         ;
;         0 data inputs ; 43                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 289                         ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 322                         ;
;                       ;                             ;
; Max LUT depth         ; 45.70                       ;
; Average LUT depth     ; 29.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 17 13:45:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_main -c lab2_main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file task4/digit7seg.vhd
    Info (12022): Found design unit 1: digit7seg-behavioral File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 26
    Info (12023): Found entity 1: digit7seg File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file task3_2/new_balance_tb.vhd
    Info (12022): Found design unit 1: new_balance_tb-behavioural File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd Line: 25
    Info (12023): Found entity 1: new_balance_tb File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file task3_1/new_balance.vhd
    Info (12022): Found design unit 1: new_balance-behavioural File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 30
    Info (12023): Found entity 1: new_balance File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file task2_2/win_tb.vhd
    Info (12022): Found design unit 1: win_tb-behavioural File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd Line: 25
    Info (12023): Found entity 1: win_tb File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file task2_1/win.vhd
    Info (12022): Found design unit 1: win-behavioural File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 31
    Info (12023): Found entity 1: win File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file task5/spinwheel.vhd
    Info (12022): Found design unit 1: spinwheel-behavioral File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd Line: 37
    Info (12023): Found entity 1: spinwheel File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file task5/roulette.vhd
    Info (12022): Found design unit 1: roulette-structural File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 39
    Info (12023): Found entity 1: roulette File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 20
Warning (12019): Can't analyze file -- file lab2_main.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file task4/digit7seg_tb.vhd
    Info (12022): Found design unit 1: digit7seg_tb-behaviour File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd Line: 23
    Info (12023): Found entity 1: digit7seg_tb File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_6bit.vhd
    Info (12022): Found design unit 1: REG_6bit-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd Line: 24
    Info (12023): Found entity 1: REG_6bit File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_3bit.vhd
    Info (12022): Found design unit 1: REG_3bit-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd Line: 25
    Info (12023): Found entity 1: REG_3bit File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_12bit.vhd
    Info (12022): Found design unit 1: REG_12bit-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd Line: 25
    Info (12023): Found entity 1: REG_12bit File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dff.vhd
    Info (12022): Found design unit 1: myDFF-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd Line: 25
    Info (12023): Found entity 1: myDFF File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_2bit.vhd
    Info (12022): Found design unit 1: REG_2bit-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd Line: 25
    Info (12023): Found entity 1: REG_2bit File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file switch_converter.vhd
    Info (12022): Found design unit 1: switch_converter-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd Line: 23
    Info (12023): Found entity 1: switch_converter File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd Line: 8
Warning (12019): Can't analyze file -- file roulette_tb.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcd.vhd
    Info (12022): Found design unit 1: BinarytoBCD-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 22
    Info (12023): Found entity 1: BinarytoBCD File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 8
Warning (12019): Can't analyze file -- file output_files/debouncer.vhd is missing
Warning (12019): Can't analyze file -- file output_files/counter.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file output_files/mydff_en.vhd
    Info (12022): Found design unit 1: myDFF_EN-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd Line: 25
    Info (12023): Found entity 1: myDFF_EN File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavioral File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd Line: 22
    Info (12023): Found entity 1: debouncer File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-bhv File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd Line: 8
Info (12127): Elaborating entity "roulette" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at roulette.vhd(28): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at roulette.vhd(29): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
Warning (10873): Using initial value X (don't care) for net "LEDG[3]" at roulette.vhd(25) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 25
Info (12129): Elaborating entity "debouncer" using architecture "A:behavioral" for hierarchy "debouncer:debouncer1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 80
Info (12129): Elaborating entity "myDFF" using architecture "A:bhv" for hierarchy "debouncer:debouncer1|myDFF:DFF1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd Line: 32
Info (12129): Elaborating entity "counter" using architecture "A:bhv" for hierarchy "debouncer:debouncer1|counter:counter1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd Line: 50
Info (12129): Elaborating entity "myDFF_EN" using architecture "A:bhv" for hierarchy "debouncer:debouncer1|myDFF_EN:DFF_EN1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd Line: 58
Warning (10492): VHDL Process Statement warning at myDFF_EN.vhd(37): signal "input_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd Line: 37
Warning (10631): VHDL Process Statement warning at myDFF_EN.vhd(30): inferring latch(es) for signal or variable "stored_value", which holds its previous value in one or more paths through the process File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd Line: 30
Info (10041): Inferred latch for "stored_value" at myDFF_EN.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd Line: 30
Info (12129): Elaborating entity "spinwheel" using architecture "A:behavioral" for hierarchy "spinwheel:inst_spinwheel" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 89
Info (12129): Elaborating entity "REG_6bit" using architecture "A:bhv" for hierarchy "REG_6bit:spin_result_reg" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 98
Info (12129): Elaborating entity "REG_2bit" using architecture "A:bhv" for hierarchy "REG_2bit:bet3_reg" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 122
Info (12129): Elaborating entity "BinarytoBCD" using architecture "A:bhv" for hierarchy "BinarytoBCD:bintoten_conv" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 132
Info (12129): Elaborating entity "digit7seg" using architecture "A:behavioral" for hierarchy "digit7seg:hexdisp6" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 140
Warning (10631): VHDL Process Statement warning at digit7seg.vhd(30): inferring latch(es) for signal or variable "seg7", which holds its previous value in one or more paths through the process File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[0]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[1]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[2]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[3]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[4]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[5]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (10041): Inferred latch for "seg7[6]" at digit7seg.vhd(30) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd Line: 30
Info (12129): Elaborating entity "win" using architecture "A:behavioural" for hierarchy "win:win_block" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 152
Warning (10631): VHDL Process Statement warning at win.vhd(37): inferring latch(es) for signal or variable "even_odd", which holds its previous value in one or more paths through the process File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 37
Warning (10631): VHDL Process Statement warning at win.vhd(37): inferring latch(es) for signal or variable "range_of_spin", which holds its previous value in one or more paths through the process File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 37
Info (10041): Inferred latch for "range_of_spin[0]" at win.vhd(87) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 87
Info (10041): Inferred latch for "range_of_spin[1]" at win.vhd(87) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 87
Info (10041): Inferred latch for "even_odd" at win.vhd(59) File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 59
Info (12129): Elaborating entity "REG_3bit" using architecture "A:bhv" for hierarchy "REG_3bit:bet1_amount_reg" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 169
Info (12129): Elaborating entity "REG_12bit" using architecture "A:bhv" for hierarchy "REG_12bit:money_reg" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 193
Info (12129): Elaborating entity "new_balance" using architecture "A:behavioural" for hierarchy "new_balance:new_balance_block" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 202
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:bintoten_conv|Mod1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:bintoten_conv|Div2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:bintoten_conv|Mod2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 44
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "new_balance:new_balance_block|Add2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:converter1|Div0" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:converter1|Mod0" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:converter1|Div1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:converter1|Mod1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:converter1|Div2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinarytoBCD:converter1|Mod2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 44
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "new_balance:new_balance_block|Mult0" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:bintoten_conv|lpm_divide:Mod1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 40
Info (12133): Instantiated megafunction "BinarytoBCD:bintoten_conv|lpm_divide:Mod1" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_gcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_u9f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:bintoten_conv|lpm_divide:Div2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 41
Info (12133): Instantiated megafunction "BinarytoBCD:bintoten_conv|lpm_divide:Div2" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_uim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:bintoten_conv|lpm_divide:Mod2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 44
Info (12133): Instantiated megafunction "BinarytoBCD:bintoten_conv|lpm_divide:Mod2" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "new_balance:new_balance_block|lpm_add_sub:Add2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 105
Info (12133): Instantiated megafunction "new_balance:new_balance_block|lpm_add_sub:Add2" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 105
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nvi.tdf
    Info (12023): Found entity 1: add_sub_nvi File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_nvi.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:converter1|lpm_divide:Div0" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 33
Info (12133): Instantiated megafunction "BinarytoBCD:converter1|lpm_divide:Div0" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_bkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_3nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_q9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:converter1|lpm_divide:Mod0" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 36
Info (12133): Instantiated megafunction "BinarytoBCD:converter1|lpm_divide:Mod0" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:converter1|lpm_divide:Div1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 37
Info (12133): Instantiated megafunction "BinarytoBCD:converter1|lpm_divide:Div1" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_67f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:converter1|lpm_divide:Mod1" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 40
Info (12133): Instantiated megafunction "BinarytoBCD:converter1|lpm_divide:Mod1" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:converter1|lpm_divide:Div2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 41
Info (12133): Instantiated megafunction "BinarytoBCD:converter1|lpm_divide:Div2" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BinarytoBCD:converter1|lpm_divide:Mod2" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 44
Info (12133): Instantiated megafunction "BinarytoBCD:converter1|lpm_divide:Mod2" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 99
Info (12133): Instantiated megafunction "new_balance:new_balance_block|lpm_mult:Mult0" with the following parameter: File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd Line: 99
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "new_balance:new_balance_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (13012): Latch win:win_block|even_odd has unsafe behavior File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_6bit:spin_result_reg|stored_value[0] File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd Line: 33
Info (13000): Registers with preset signals will power-up high File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd Line: 34
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 25
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 26
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 28
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 29
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register spinwheel:inst_spinwheel|wheel_internal[0] will power up to Low File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd Line: 51
    Critical Warning (18010): Register spinwheel:inst_spinwheel|wheel_internal[31] will power up to Low File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd Line: 51
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "BinarytoBCD:bintoten_conv|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "BinarytoBCD:bintoten_conv|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf Line: 36
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd Line: 23
Info (21057): Implemented 1199 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 1116 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Fri Feb 17 13:46:01 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:23


