/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:21.1.1, Ensure that IUT cannot map input port with output port
 ** @verdict  pass reject
 ***************************************************/
 
// Mycompport A P1 is output port mapped to SUT in port
module NegSem_210101_map_operation_002{ 

    type port loopbackPort message {
	  	in integer
	} with {extension "internal"}

	type port IntegerOutputPortType message {
	  	out integer
	} with {extension "internal"}
	
	type component GeneralComp
	{
		port IntegerOutputPortType MycomportA
	}

	type component MyTestSystemInterface
	{
	 	port loopbackPort messagePort
	}

	// MyTestSystemInterface is the test system interface
	testcase TC_NegSem_210101_map_operation_002() runs on GeneralComp system MyTestSystemInterface {
	
		// establishing the port connections
		map(mtc:MycomportA, system:messagePort); 
		//not allowed: MycomportA is out port, meanwhile MySysteminterface port is input

		setverdict(fail);

	}

	control{
		execute(TC_NegSem_210101_map_operation_002());
	}
}
