
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037244                       # Number of seconds simulated
sim_ticks                                 37244193500                       # Number of ticks simulated
final_tick                               464444633500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90905                       # Simulator instruction rate (inst/s)
host_op_rate                                   152390                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33856736                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210068                       # Number of bytes of host memory used
host_seconds                                  1100.05                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     167636863                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             35904                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             84864                       # Number of bytes read from this memory
system.physmem.bytes_read::total               120768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        35904                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35904                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                561                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1326                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1887                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               964016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2278583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3242599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          964016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             964016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              964016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2278583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3242599                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1390.154047                       # Cycle average of tags in use
system.l2.total_refs                           358859                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1577                       # Sample count of references to valid blocks.
system.l2.avg_refs                         227.558022                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           363.463194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             492.804453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             533.886401                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088736                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.120314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.130343                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.339393                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 8063                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               219801                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  227864                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231814                       # number of Writeback hits
system.l2.Writeback_hits::total                231814                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187504                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  8063                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                407305                       # number of demand (read+write) hits
system.l2.demand_hits::total                   415368                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 8063                       # number of overall hits
system.l2.overall_hits::cpu.data               407305                       # number of overall hits
system.l2.overall_hits::total                  415368                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                561                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                683                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1244                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 643                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 561                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1326                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1887                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                561                       # number of overall misses
system.l2.overall_misses::cpu.data               1326                       # number of overall misses
system.l2.overall_misses::total                  1887                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30075500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     37967000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        68042500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     33756500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33756500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30075500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      71723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101799000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30075500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     71723500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101799000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           220484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              229108                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231814                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231814                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         188147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            188147                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8624                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            408631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               417255                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8624                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           408631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              417255                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.065051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.003098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005430                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003418                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.065051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003245                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004522                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.065051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003245                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004522                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53610.516934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55588.579795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54696.543408                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52498.444790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52498.444790                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53610.516934                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54090.120664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53947.535771                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53610.516934                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54090.120664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53947.535771                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           561                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           683                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1244                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            643                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1887                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23243500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29664000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     52907500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     25987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     25987500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     55651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78895000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     55651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78895000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.065051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.003098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005430                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003418                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.065051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.065051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004522                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41432.263815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43431.918009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42530.144695                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40416.018663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40416.018663                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41432.263815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41969.457014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41809.750927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41432.263815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41969.457014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41809.750927                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                15832977                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15832977                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1118056                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9406509                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8835898                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.933871                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         74488387                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19308032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      120863424                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15832977                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8835898                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33875998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4436162                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               17823718                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18226889                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                195048                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           74319400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.758879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.435034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 41028861     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1873332      2.52%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   745690      1.00%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4846713      6.52%     65.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1411771      1.90%     67.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1722960      2.32%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3018453      4.06%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2612165      3.51%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17059455     22.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             74319400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212556                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.622581                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 23559660                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14813762                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30053025                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2581294                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3311652                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              200643607                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3311652                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 25198915                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8494927                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  29877966                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7435933                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              196712816                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               5001872                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents               1048584                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           232210149                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             479636907                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        296859920                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         182776987                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 32394335                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18190505                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             32244518                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9108857                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2264250                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           866680                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  189690811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               19949                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 179179162                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2572899                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        22034843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     34903078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8229                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      74319400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.410934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.617272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9329970     12.55%     12.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17688552     23.80%     36.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10874434     14.63%     50.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15590843     20.98%     71.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13465735     18.12%     90.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5278601      7.10%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1933884      2.60%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              149084      0.20%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8297      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        74319400                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14457449     43.32%     43.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              18768297     56.23%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 140900      0.42%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9693      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            150794      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             104103438     58.10%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35839279     20.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31369130     17.51%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7716521      4.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              179179162                       # Type of FU issued
system.cpu.iq.rate                           2.405464                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    33376339                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.186274                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          334960623                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         143213720                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    120216289                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           133666334                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68535002                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56393814                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              136422413                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                75982294                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2320551                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3846878                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5300                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1878985                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3311652                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  460187                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24868                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           189710760                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            833435                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              32244518                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9108857                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6589                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1040415                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       108326                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1148741                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             177595345                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30970784                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1583812                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38525329                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13127718                       # Number of branches executed
system.cpu.iew.exec_stores                    7554545                       # Number of stores executed
system.cpu.iew.exec_rate                     2.384202                       # Inst execution rate
system.cpu.iew.wb_sent                      176939393                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     176610103                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 135814367                       # num instructions producing a value
system.cpu.iew.wb_consumers                 207696113                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.370975                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.653909                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        22073861                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1118056                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     71007748                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.360825                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.695698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     23084554     32.51%     32.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15818784     22.28%     54.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6130255      8.63%     63.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8619211     12.14%     75.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3889400      5.48%     81.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1679551      2.37%     83.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1737208      2.45%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1068947      1.51%     87.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8979838     12.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     71007748                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              167636863                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627502                       # Number of memory references committed
system.cpu.commit.loads                      28397631                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087435                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8979838                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    251738634                       # The number of ROB reads
system.cpu.rob.rob_writes                   382739890                       # The number of ROB writes
system.cpu.timesIdled                           36425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          168987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     167636863                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               0.744884                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.744884                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.342491                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.342491                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                263049995                       # number of integer regfile reads
system.cpu.int_regfile_writes               160038464                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94942550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50792622                       # number of floating regfile writes
system.cpu.misc_regfile_reads                72306579                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8185                       # number of replacements
system.cpu.icache.tagsinuse                399.439703                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18217519                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8624                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2112.421034                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     399.439703                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.780156                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.780156                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18217519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18217519                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18217519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18217519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18217519                       # number of overall hits
system.cpu.icache.overall_hits::total        18217519                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9370                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9370                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9370                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9370                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9370                       # number of overall misses
system.cpu.icache.overall_misses::total          9370                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    145422000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145422000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    145422000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145422000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    145422000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145422000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18226889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18226889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18226889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18226889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18226889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18226889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15519.957311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15519.957311                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15519.957311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15519.957311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15519.957311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15519.957311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          746                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          746                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          746                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          746                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          746                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          746                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8624                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8624                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8624                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8624                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8624                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    119638500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119638500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    119638500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119638500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    119638500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119638500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000473                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000473                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000473                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000473                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13872.738868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13872.738868                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13872.738868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13872.738868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13872.738868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13872.738868                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 408119                       # number of replacements
system.cpu.dcache.tagsinuse                511.596253                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35316496                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 408631                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  86.426375                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428323736000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.596253                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999211                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999211                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     28274774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28274774                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7041722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7041722                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35316496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35316496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35316496                       # number of overall hits
system.cpu.dcache.overall_hits::total        35316496                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       367782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        367782                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       188149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       188149                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       555931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         555931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       555931                       # number of overall misses
system.cpu.dcache.overall_misses::total        555931                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4888026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4888026500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2474235000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2474235000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7362261500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7362261500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7362261500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7362261500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28642556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28642556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35872427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35872427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35872427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35872427                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012840                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026024                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015497                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13290.553915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13290.553915                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13150.402075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13150.402075                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13243.120999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13243.120999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13243.120999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13243.120999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53706                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3818                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.066527                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231814                       # number of writebacks
system.cpu.dcache.writebacks::total            231814                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       147298                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       147298                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       147300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       147300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       147300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       147300                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       220484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       220484                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       188147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       188147                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       408631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       408631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       408631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       408631                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2500637000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2500637000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2097878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2097878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4598515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4598515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4598515000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4598515000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011391                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11341.580341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11341.580341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11150.207019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11150.207019                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11253.465841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11253.465841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11253.465841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11253.465841                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
