{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683842223035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683842223036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 00:57:02 2023 " "Processing started: Fri May 12 00:57:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683842223036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842223036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_g8_p5 -c lab3_g8_p5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_g8_p5 -c lab3_g8_p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842223036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683842223176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683842223176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../../Modelsim/lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229511 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4x16 " "Found entity 2: decoder4x16" {  } { { "../../Modelsim/lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842229511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../Modelsim/lab3_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842229512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g8_p2 " "Found entity 1: lab3_g8_p2" {  } { { "../../Modelsim/lab3_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842229512 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOT " "Entity \"NOT\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Modelsim/lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1683842229513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../Modelsim/lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842229513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv 3 3 " "Found 3 design units, including 3 entities, in source file /home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../../Modelsim/mux.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229513 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8 " "Found entity 2: mux8" {  } { { "../../Modelsim/mux.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229513 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16 " "Found entity 3: mux16" {  } { { "../../Modelsim/mux.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842229513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and1 AND1 lab3_g8_p5.sv(21) " "Verilog HDL Declaration information at lab3_g8_p5.sv(21): object \"and1\" differs only in case from object \"AND1\" in the same scope" {  } { { "../../Modelsim/lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and2 AND2 lab3_g8_p5.sv(21) " "Verilog HDL Declaration information at lab3_g8_p5.sv(21): object \"and2\" differs only in case from object \"AND2\" in the same scope" {  } { { "../../Modelsim/lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and3 AND3 lab3_g8_p5.sv(21) " "Verilog HDL Declaration information at lab3_g8_p5.sv(21): object \"and3\" differs only in case from object \"AND3\" in the same scope" {  } { { "../../Modelsim/lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g8_p5 " "Found entity 1: lab3_g8_p5" {  } { { "../../Modelsim/lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683842229514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e lab3_g8_p4.sv(23) " "Verilog HDL Implicit Net warning at lab3_g8_p4.sv(23): created implicit net for \"e\"" {  } { { "../../Modelsim/lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnd lab3_g8_p2.sv(7) " "Verilog HDL Implicit Net warning at lab3_g8_p2.sv(7): created implicit net for \"gnd\"" {  } { { "../../Modelsim/lab3_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vdd lab3_g8_p2.sv(8) " "Verilog HDL Implicit Net warning at lab3_g8_p2.sv(8): created implicit net for \"vdd\"" {  } { { "../../Modelsim/lab3_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns lab3_g8_p1.sv(16) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(16): created implicit net for \"ns\"" {  } { { "../../Modelsim/lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 lab3_g8_p1.sv(17) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(17): created implicit net for \"y1\"" {  } { { "../../Modelsim/lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 lab3_g8_p1.sv(18) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(18): created implicit net for \"y2\"" {  } { { "../../Modelsim/lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683842229514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_g8_p5 " "Elaborating entity \"lab3_g8_p5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683842229539 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_map " "Current module quartus_map ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Analysis & Synthesis" 0 -1 1683842231013 ""}
