$date
	Sat Oct 22 23:37:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#471271
b110 !
1"
#471274
b110 &
b110 %
1$
#471275
0"
#471278
b11 &
b11 %
#471282
b1010 &
b1010 %
#471286
b101 &
b101 %
#471290
b10000 &
b10000 %
#471294
b1000 &
b1000 %
#471298
b100 &
b100 %
#471302
b10 &
b10 %
#471306
b1 &
b1 %
1#
#471310
b0 &
0#
b0 %
0$
#1526169
1"
#1526170
b110 &
b110 %
1$
#1526171
0"
#1526174
b11 &
b11 %
#1526178
b1010 &
b1010 %
#1526182
b101 &
b101 %
#1526186
b10000 &
b10000 %
#1526190
b1000 &
b1000 %
#1526194
b100 &
b100 %
#1526198
b10 &
b10 %
#1526202
b1 &
b1 %
1#
#1526206
b0 &
0#
b0 %
0$
#2476433
b1000 !
1"
#2476434
b1000 &
b1000 %
1$
#2476435
0"
#2476438
b100 &
b100 %
#2476442
b10 &
b10 %
#2476446
b1 &
1#
b1 %
#2476450
b0 &
b0 %
0#
0$
#4500012
