{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480126044026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480126044026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 21:07:23 2016 " "Processing started: Fri Nov 25 21:07:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480126044026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126044026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126044026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480126044306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480126044306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126050984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126050984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126050984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126050984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SnakeFSM.v(137) " "Verilog HDL information at SnakeFSM.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "SnakeFSM.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeFSM.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ld_head LD_HEAD SnakeFSM.v(11) " "Verilog HDL Declaration information at SnakeFSM.v(11): object \"ld_head\" differs only in case from object \"LD_HEAD\" in the same scope" {  } { { "SnakeFSM.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeFSM.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update_head UPDATE_HEAD SnakeFSM.v(17) " "Verilog HDL Declaration information at SnakeFSM.v(17): object \"update_head\" differs only in case from object \"UPDATE_HEAD\" in the same scope" {  } { { "SnakeFSM.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeFSM.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_curr DRAW_CURR SnakeFSM.v(23) " "Verilog HDL Declaration information at SnakeFSM.v(23): object \"draw_curr\" differs only in case from object \"DRAW_CURR\" in the same scope" {  } { { "SnakeFSM.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeFSM.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 SnakeDatapath.v(202) " "Verilog HDL Expression warning at SnakeDatapath.v(202): truncated literal to match 3 bits" {  } { { "SnakeDatapath.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeDatapath.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 SnakeDatapath.v(203) " "Verilog HDL Expression warning at SnakeDatapath.v(203): truncated literal to match 3 bits" {  } { { "SnakeDatapath.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeDatapath.v" 203 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "drawBlack DRAWBLACK splash.v(7) " "Verilog HDL Declaration information at splash.v(7): object \"drawBlack\" differs only in case from object \"DRAWBLACK\" in the same scope" {  } { { "splash.v" "" { Text "W:/Snake-master (2)/Snake-master/splash.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480126051000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 12 12 " "Found 12 design units, including 12 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimalTimer " "Found entity 1: decimalTimer" {  } { { "DecimalCounter.v" "" { Text "W:/Snake-master (2)/Snake-master/DecimalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlMovement " "Found entity 2: controlMovement" {  } { { "SnakeFSM.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeFSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram " "Found entity 3: ram" {  } { { "ram.v" "" { Text "W:/Snake-master (2)/Snake-master/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "SnakeDatapath.v" "" { Text "W:/Snake-master (2)/Snake-master/SnakeDatapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "5 dirControl " "Found entity 5: dirControl" {  } { { "Movement.v" "" { Text "W:/Snake-master (2)/Snake-master/Movement.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "6 splash " "Found entity 6: splash" {  } { { "splash.v" "" { Text "W:/Snake-master (2)/Snake-master/splash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "7 ram_title " "Found entity 7: ram_title" {  } { { "ram_title.v" "" { Text "W:/Snake-master (2)/Snake-master/ram_title.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "8 DrawBlack " "Found entity 8: DrawBlack" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "9 snakeInterface " "Found entity 9: snakeInterface" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "10 rate_divider " "Found entity 10: rate_divider" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "11 snake " "Found entity 11: snake" {  } { { "snake.v" "" { Text "W:/Snake-master (2)/Snake-master/snake.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""} { "Info" "ISGN_ENTITY_NAME" "12 hex_decoder " "Found entity 12: hex_decoder" {  } { { "snake.v" "" { Text "W:/Snake-master (2)/Snake-master/snake.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "secondsClock Backend.v(29) " "Verilog HDL Implicit Net warning at Backend.v(29): created implicit net for \"secondsClock\"" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start Backend.v(56) " "Verilog HDL Implicit Net warning at Backend.v(56): created implicit net for \"start\"" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showTitle Backend.v(57) " "Verilog HDL Implicit Net warning at Backend.v(57): created implicit net for \"showTitle\"" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showBlack Backend.v(58) " "Verilog HDL Implicit Net warning at Backend.v(58): created implicit net for \"showBlack\"" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showGameOver Backend.v(59) " "Verilog HDL Implicit Net warning at Backend.v(59): created implicit net for \"showGameOver\"" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeEn snake.v(59) " "Verilog HDL Implicit Net warning at snake.v(59): created implicit net for \"writeEn\"" {  } { { "snake.v" "" { Text "W:/Snake-master (2)/Snake-master/snake.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480126051093 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] snake.v(45) " "Output port \"LEDR\[9..1\]\" at snake.v(45) has no driver" {  } { { "snake.v" "" { Text "W:/Snake-master (2)/Snake-master/snake.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480126051109 "|snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "snake.v" "VGA" { Text "W:/Snake-master (2)/Snake-master/snake.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051172 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480126051172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051359 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480126051359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/Snake-master (2)/Snake-master/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snakeInterface snakeInterface:si " "Elaborating entity \"snakeInterface\" for hierarchy \"snakeInterface:si\"" {  } { { "snake.v" "si" { Text "W:/Snake-master (2)/Snake-master/snake.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051406 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "plot Backend.v(16) " "Output port \"plot\" at Backend.v(16) has no driver" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480126051406 "|snake|snakeInterface:si"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr_out Backend.v(19) " "Output port \"ledr_out\" at Backend.v(19) has no driver" {  } { { "Backend.v" "" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480126051406 "|snake|snakeInterface:si"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalTimer snakeInterface:si\|decimalTimer:outputTimer " "Elaborating entity \"decimalTimer\" for hierarchy \"snakeInterface:si\|decimalTimer:outputTimer\"" {  } { { "Backend.v" "outputTimer" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DecimalCounter.v(15) " "Verilog HDL assignment warning at DecimalCounter.v(15): truncated value with size 32 to match size of target (13)" {  } { { "DecimalCounter.v" "" { Text "W:/Snake-master (2)/Snake-master/DecimalCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051421 "|snake|snakeInterface:si|decimalTimer:outputTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(21) " "Verilog HDL assignment warning at DecimalCounter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "W:/Snake-master (2)/Snake-master/DecimalCounter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051421 "|snake|snakeInterface:si|decimalTimer:outputTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(22) " "Verilog HDL assignment warning at DecimalCounter.v(22): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "W:/Snake-master (2)/Snake-master/DecimalCounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051421 "|snake|snakeInterface:si|decimalTimer:outputTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(23) " "Verilog HDL assignment warning at DecimalCounter.v(23): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "W:/Snake-master (2)/Snake-master/DecimalCounter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051421 "|snake|snakeInterface:si|decimalTimer:outputTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(24) " "Verilog HDL assignment warning at DecimalCounter.v(24): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "W:/Snake-master (2)/Snake-master/DecimalCounter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051421 "|snake|snakeInterface:si|decimalTimer:outputTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider snakeInterface:si\|rate_divider:secondsTick " "Elaborating entity \"rate_divider\" for hierarchy \"snakeInterface:si\|rate_divider:secondsTick\"" {  } { { "Backend.v" "secondsTick" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splash snakeInterface:si\|splash:sp " "Elaborating entity \"splash\" for hierarchy \"snakeInterface:si\|splash:sp\"" {  } { { "Backend.v" "sp" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051468 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "splash.v(39) " "Verilog HDL Case Statement warning at splash.v(39): incomplete case statement has no default case item" {  } { { "splash.v" "" { Text "W:/Snake-master (2)/Snake-master/splash.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480126051468 "|snake|snakeInterface:si|splash:sp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "splash.v(39) " "Verilog HDL Case Statement information at splash.v(39): all case item expressions in this case statement are onehot" {  } { { "splash.v" "" { Text "W:/Snake-master (2)/Snake-master/splash.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480126051468 "|snake|snakeInterface:si|splash:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 splash.v(61) " "Verilog HDL assignment warning at splash.v(61): truncated value with size 32 to match size of target (15)" {  } { { "splash.v" "" { Text "W:/Snake-master (2)/Snake-master/splash.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051468 "|snake|snakeInterface:si|splash:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawBlack snakeInterface:si\|DrawBlack:db " "Elaborating entity \"DrawBlack\" for hierarchy \"snakeInterface:si\|DrawBlack:db\"" {  } { { "Backend.v" "db" { Text "W:/Snake-master (2)/Snake-master/Backend.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DrawScreen.v(43) " "Verilog HDL assignment warning at DrawScreen.v(43): truncated value with size 32 to match size of target (7)" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 "|snake|snakeInterface:si|DrawBlack:db"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawScreen.v(46) " "Verilog HDL assignment warning at DrawScreen.v(46): truncated value with size 32 to match size of target (8)" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 "|snake|snakeInterface:si|DrawBlack:db"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colourOut DrawScreen.v(53) " "Verilog HDL Always Construct warning at DrawScreen.v(53): inferring latch(es) for variable \"colourOut\", which holds its previous value in one or more paths through the always construct" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 "|snake|snakeInterface:si|DrawBlack:db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colourOut\[0\] DrawScreen.v(55) " "Inferred latch for \"colourOut\[0\]\" at DrawScreen.v(55)" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 "|snake|snakeInterface:si|DrawBlack:db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colourOut\[1\] DrawScreen.v(55) " "Inferred latch for \"colourOut\[1\]\" at DrawScreen.v(55)" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 "|snake|snakeInterface:si|DrawBlack:db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colourOut\[2\] DrawScreen.v(55) " "Inferred latch for \"colourOut\[2\]\" at DrawScreen.v(55)" {  } { { "DrawScreen.v" "" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051499 "|snake|snakeInterface:si|DrawBlack:db"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_title snakeInterface:si\|DrawBlack:db\|ram_title:title " "Elaborating entity \"ram_title\" for hierarchy \"snakeInterface:si\|DrawBlack:db\|ram_title:title\"" {  } { { "DrawScreen.v" "title" { Text "W:/Snake-master (2)/Snake-master/DrawScreen.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\"" {  } { { "ram_title.v" "altsyncram_component" { Text "W:/Snake-master (2)/Snake-master/ram_title.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\"" {  } { { "ram_title.v" "" { Text "W:/Snake-master (2)/Snake-master/ram_title.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component " "Instantiated megafunction \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.colour.mif " "Parameter \"init_file\" = \"image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480126051686 ""}  } { { "ram_title.v" "" { Text "W:/Snake-master (2)/Snake-master/ram_title.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480126051686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4p1 " "Found entity 1: altsyncram_g4p1" {  } { { "db/altsyncram_g4p1.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_g4p1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4p1 snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated " "Elaborating entity \"altsyncram_g4p1\" for hierarchy \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051733 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "19200 19200 19200 10 " "19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19040 " "Memory Initialization File address 19040 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19041 " "Memory Initialization File address 19041 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19042 " "Memory Initialization File address 19042 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19043 " "Memory Initialization File address 19043 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19044 " "Memory Initialization File address 19044 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19045 " "Memory Initialization File address 19045 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19046 " "Memory Initialization File address 19046 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19047 " "Memory Initialization File address 19047 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19048 " "Memory Initialization File address 19048 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19049 " "Memory Initialization File address 19049 is reinitialized" {  } { { "" "" { Text "W:/Snake-master (2)/Snake-master/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1480126051796 ""}  } { { "W:/Snake-master (2)/Snake-master/image.colour.mif" "" { Text "W:/Snake-master (2)/Snake-master/image.colour.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1480126051796 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 19200 W:/Snake-master (2)/Snake-master/image.colour.mif " "Memory depth (32768) in the design file differs from memory depth (19200) in the Memory Initialization File \"W:/Snake-master (2)/Snake-master/image.colour.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ram_title.v" "" { Text "W:/Snake-master (2)/Snake-master/ram_title.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1480126051811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_g4p1.tdf" "decode3" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_g4p1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126051967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126051967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_g4p1.tdf" "rden_decode" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_g4p1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126051967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jfb " "Found entity 1: mux_jfb" {  } { { "db/mux_jfb.tdf" "" { Text "W:/Snake-master (2)/Snake-master/db/mux_jfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480126052030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126052030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jfb snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\|mux_jfb:mux2 " "Elaborating entity \"mux_jfb\" for hierarchy \"snakeInterface:si\|DrawBlack:db\|ram_title:title\|altsyncram:altsyncram_component\|altsyncram_g4p1:auto_generated\|mux_jfb:mux2\"" {  } { { "db/altsyncram_g4p1.tdf" "mux2" { Text "W:/Snake-master (2)/Snake-master/db/altsyncram_g4p1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126052030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:u1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:u1\"" {  } { { "snake.v" "u1" { Text "W:/Snake-master (2)/Snake-master/snake.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126052061 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset_n si " "Port \"reset_n\" does not exist in macrofunction \"si\"" {  } { { "snake.v" "si" { Text "W:/Snake-master (2)/Snake-master/snake.v" 95 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480126052154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480126052201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Snake-master (2)/Snake-master/output_files/snake.map.smsg " "Generated suppressed messages file W:/Snake-master (2)/Snake-master/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126052248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480126052404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 25 21:07:32 2016 " "Processing ended: Fri Nov 25 21:07:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480126052404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480126052404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480126052404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126052404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480126053293 ""}
